
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017d8c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08017f5c  08017f5c  00018f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801800c  0801800c  0001d000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801800c  0801800c  0001900c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018014  08018014  0001d000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018014  08018014  00019014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018018  08018018  00019018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  0801801c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  080180d0  0001a0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08018170  0001a154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00009b24  200121f4  08018210  0001a1f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001b000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 15 .debug_info   000432b8  00000000  00000000  0001d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008e9f  00000000  00000000  000602e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003740  00000000  00000000  00069188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002ab4  00000000  00000000  0006c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000376b9  00000000  00000000  0006f37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045d82  00000000  00000000  000a6a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012dade  00000000  00000000  000ec7b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021a295  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ee10  00000000  00000000  0021a2d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  002290e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017f44 	.word	0x08017f44

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08017f44 	.word	0x08017f44

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <Codec_WriteReg>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Helper to write to the Codec
void Codec_WriteReg(uint16_t Reg, uint16_t Value)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af04      	add	r7, sp, #16
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    data[0] = (Value >> 8) & 0xFF;
 800060c:	88bb      	ldrh	r3, [r7, #4]
 800060e:	0a1b      	lsrs	r3, r3, #8
 8000610:	b29b      	uxth	r3, r3
 8000612:	b2db      	uxtb	r3, r3
 8000614:	733b      	strb	r3, [r7, #12]
    data[1] = Value & 0xFF;
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(&hi2c1, CODEC_I2C_ADDRESS, Reg, I2C_MEMADD_SIZE_16BIT, data, 2, 100);
 800061c:	88fa      	ldrh	r2, [r7, #6]
 800061e:	2364      	movs	r3, #100	@ 0x64
 8000620:	9302      	str	r3, [sp, #8]
 8000622:	2302      	movs	r3, #2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	2134      	movs	r1, #52	@ 0x34
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <Codec_WriteReg+0x44>)
 8000632:	f009 fb47 	bl	8009cc4 <HAL_I2C_Mem_Write>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	2001284c 	.word	0x2001284c

08000644 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 800064a:	f001 fab7 	bl	8001bbc <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064e:	f004 ffa7 	bl	80055a0 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000652:	f000 f8b5 	bl	80007c0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000656:	f000 f925 	bl	80008a4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f001 f8bf 	bl	80017dc <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f001 f847 	bl	80016f0 <MX_DMA_Init>
  MX_ADC3_Init();
 8000662:	f000 f951 	bl	8000908 <MX_ADC3_Init>
  MX_CRC_Init();
 8000666:	f000 f9a1 	bl	80009ac <MX_CRC_Init>
  MX_DCMI_Init();
 800066a:	f000 f9c1 	bl	80009f0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 800066e:	f000 f9f3 	bl	8000a58 <MX_DMA2D_Init>
  MX_ETH_Init();
 8000672:	f000 fa23 	bl	8000abc <MX_ETH_Init>
  MX_FMC_Init();
 8000676:	f001 f861 	bl	800173c <MX_FMC_Init>
  MX_I2C1_Init();
 800067a:	f000 fa6d 	bl	8000b58 <MX_I2C1_Init>
  MX_I2C3_Init();
 800067e:	f000 faab 	bl	8000bd8 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000682:	f000 fae9 	bl	8000c58 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000686:	f000 fb69 	bl	8000d5c <MX_QUADSPI_Init>
  MX_RTC_Init();
 800068a:	f000 fb93 	bl	8000db4 <MX_RTC_Init>
  MX_SAI2_Init();
 800068e:	f000 fc35 	bl	8000efc <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000692:	f000 fc93 	bl	8000fbc <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8000696:	f000 fcb1 	bl	8000ffc <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800069a:	f000 fcdf 	bl	800105c <MX_SPI2_Init>
  MX_TIM1_Init();
 800069e:	f000 fd1b 	bl	80010d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006a2:	f000 fdc5 	bl	8001230 <MX_TIM2_Init>
  MX_TIM3_Init();
 80006a6:	f000 fe39 	bl	800131c <MX_TIM3_Init>
  MX_TIM5_Init();
 80006aa:	f000 feaf 	bl	800140c <MX_TIM5_Init>
  MX_TIM8_Init();
 80006ae:	f000 ff25 	bl	80014fc <MX_TIM8_Init>
  MX_TIM12_Init();
 80006b2:	f000 ff77 	bl	80015a4 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80006b6:	f000 ffbb 	bl	8001630 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80006ba:	f000 ffe9 	bl	8001690 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006be:	f011 ffeb 	bl	8012698 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

    // 1. Initialize Audio OUT (Headphone) - MASTER (Generates Clock)
    // This MUST be first because it sets up the SAI PLL and Codec Clocks.
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, SAI_AUDIO_FREQUENCY_16K) != AUDIO_OK)
 80006c2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80006c6:	2146      	movs	r1, #70	@ 0x46
 80006c8:	2002      	movs	r0, #2
 80006ca:	f004 fac9 	bl	8004c60 <BSP_AUDIO_OUT_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <main+0x94>
    {
      Error_Handler();
 80006d4:	f001 fad6 	bl	8001c84 <Error_Handler>
    }

    // 2. Initialize Audio IN (Microphone) - SLAVE (Uses Clock)
    if (BSP_AUDIO_IN_Init(SAI_AUDIO_FREQUENCY_16K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
 80006d8:	2202      	movs	r2, #2
 80006da:	2110      	movs	r1, #16
 80006dc:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80006e0:	f004 fd28 	bl	8005134 <BSP_AUDIO_IN_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <main+0xaa>
    {
      Error_Handler();
 80006ea:	f001 facb 	bl	8001c84 <Error_Handler>
    }

    // 3. Start Playing (Output) - Starts the Clock Generation
    // Even if the buffer is empty (0), we MUST start this to generate the clock for the mic.
    // Note: Size is in BYTES (multiply by 2 for int16_t)
    if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80006ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f2:	482f      	ldr	r0, [pc, #188]	@ (80007b0 <main+0x16c>)
 80006f4:	f004 fb06 	bl	8004d04 <BSP_AUDIO_OUT_Play>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <main+0xbe>
    {
      Error_Handler();
 80006fe:	f001 fac1 	bl	8001c84 <Error_Handler>
    }

    // 4. Start Recording (Input) - Starts capturing data
    if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 8000702:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000706:	482b      	ldr	r0, [pc, #172]	@ (80007b4 <main+0x170>)
 8000708:	f004 fd92 	bl	8005230 <BSP_AUDIO_IN_Record>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <main+0xd2>
    {
      Error_Handler();
 8000712:	f001 fab7 	bl	8001c84 <Error_Handler>
    }
    // FORCE UNMUTE HEADPHONES & ROUTE DAC TO OUTPUT
    BSP_AUDIO_OUT_SetVolume(80);
 8000716:	2050      	movs	r0, #80	@ 0x50
 8000718:	f004 fb1e 	bl	8004d58 <BSP_AUDIO_OUT_SetVolume>

    // 1. Enable Bias & VMID (Power Management 1) <<-- NEW: REQUIRED FOR ANALOG
    // Bit 1: VMID_SEL (2x50k), Bit 0: BIAS_ENA
    Codec_WriteReg(0x0001, 0x0003);
 800071c:	2103      	movs	r1, #3
 800071e:	2001      	movs	r0, #1
 8000720:	f7ff ff6c 	bl	80005fc <Codec_WriteReg>

    // 2. Enable Power for DACs and ADCs (Power Management 4) <<-- NEW: REQUIRED FOR LOOPBACK
    // Bits 5,4: AIF1DAC1 L/R | Bits 3,2: AIF1ADC1 L/R | Bits 1,0: ADC L/R
    // Value 0x003F enables the whole Digital Audio Interface 1 chain
    Codec_WriteReg(0x0004, 0x003F);
 8000724:	213f      	movs	r1, #63	@ 0x3f
 8000726:	2004      	movs	r0, #4
 8000728:	f7ff ff68 	bl	80005fc <Codec_WriteReg>

    // 3. Enable Headphone Output PGAs (Power Management 2)
    // 0x6350 (Mics) | 0x0018 (Headphones) = 0x6368
    Codec_WriteReg(0x0002, 0x6368);
 800072c:	f246 3168 	movw	r1, #25448	@ 0x6368
 8000730:	2002      	movs	r0, #2
 8000732:	f7ff ff63 	bl	80005fc <Codec_WriteReg>

    // 4. Enable Output Mixers (Power Management 3)
    // Enable MIXOUTL (Bit 8) and MIXOUTR (Bit 9) | MIXINL (Bit 5) | MIXINR (Bit 4)
    Codec_WriteReg(0x0003, 0x0330);
 8000736:	f44f 714c 	mov.w	r1, #816	@ 0x330
 800073a:	2003      	movs	r0, #3
 800073c:	f7ff ff5e 	bl	80005fc <Codec_WriteReg>

    // 5. Connect DAC1 to Output Mixers
    // Reg 0x2D (Left Output Mixer): Enable DAC1L (Bit 0)
    Codec_WriteReg(0x002D, 0x0001);
 8000740:	2101      	movs	r1, #1
 8000742:	202d      	movs	r0, #45	@ 0x2d
 8000744:	f7ff ff5a 	bl	80005fc <Codec_WriteReg>
    // Reg 0x2E (Right Output Mixer): Enable DAC1R (Bit 0)
    Codec_WriteReg(0x002E, 0x0001);
 8000748:	2101      	movs	r1, #1
 800074a:	202e      	movs	r0, #46	@ 0x2e
 800074c:	f7ff ff56 	bl	80005fc <Codec_WriteReg>

    // 6. Set Headphone Volume
    // Reg 0x39/0x3A: 0x100 (Update) | 0x39 (Volume +0dB)
    Codec_WriteReg(0x0039, 0x0139);
 8000750:	f240 1139 	movw	r1, #313	@ 0x139
 8000754:	2039      	movs	r0, #57	@ 0x39
 8000756:	f7ff ff51 	bl	80005fc <Codec_WriteReg>
    Codec_WriteReg(0x003A, 0x0139);
 800075a:	f240 1139 	movw	r1, #313	@ 0x139
 800075e:	203a      	movs	r0, #58	@ 0x3a
 8000760:	f7ff ff4c 	bl	80005fc <Codec_WriteReg>

    // 7. Unmute DAC1 (Digital Path)
    Codec_WriteReg(0x0400, 0x01C0);
 8000764:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000768:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800076c:	f7ff ff46 	bl	80005fc <Codec_WriteReg>
    Codec_WriteReg(0x0401, 0x01C0);
 8000770:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000774:	f240 4001 	movw	r0, #1025	@ 0x401
 8000778:	f7ff ff40 	bl	80005fc <Codec_WriteReg>

    // 8. Disable DAC1 Soft Mute
    Codec_WriteReg(0x0420, 0x0000);
 800077c:	2100      	movs	r1, #0
 800077e:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8000782:	f7ff ff3b 	bl	80005fc <Codec_WriteReg>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <main+0x174>)
 8000788:	1d3c      	adds	r4, r7, #4
 800078a:	461d      	mov	r5, r3
 800078c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800078e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000790:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f014 fc41 	bl	8015024 <osThreadCreate>
 80007a2:	4603      	mov	r3, r0
 80007a4:	4a05      	ldr	r2, [pc, #20]	@ (80007bc <main+0x178>)
 80007a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007a8:	f014 fc19 	bl	8014fde <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ac:	bf00      	nop
 80007ae:	e7fd      	b.n	80007ac <main+0x168>
 80007b0:	20011000 	.word	0x20011000
 80007b4:	20010000 	.word	0x20010000
 80007b8:	08017f68 	.word	0x08017f68
 80007bc:	20013010 	.word	0x20013010

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b094      	sub	sp, #80	@ 0x50
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	2230      	movs	r2, #48	@ 0x30
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f017 fb1c 	bl	8017e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007e4:	f00a fb16 	bl	800ae14 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e8:	4b2c      	ldr	r3, [pc, #176]	@ (800089c <SystemClock_Config+0xdc>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	4a2b      	ldr	r2, [pc, #172]	@ (800089c <SystemClock_Config+0xdc>)
 80007ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <SystemClock_Config+0xdc>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000800:	4b27      	ldr	r3, [pc, #156]	@ (80008a0 <SystemClock_Config+0xe0>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a26      	ldr	r2, [pc, #152]	@ (80008a0 <SystemClock_Config+0xe0>)
 8000806:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800080a:	6013      	str	r3, [r2, #0]
 800080c:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <SystemClock_Config+0xe0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000818:	2309      	movs	r3, #9
 800081a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800081c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000822:	2301      	movs	r3, #1
 8000824:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800082e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000830:	2319      	movs	r3, #25
 8000832:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000834:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000838:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800083a:	2302      	movs	r3, #2
 800083c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800083e:	2309      	movs	r3, #9
 8000840:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000842:	f107 0320 	add.w	r3, r7, #32
 8000846:	4618      	mov	r0, r3
 8000848:	f00a fc06 	bl	800b058 <HAL_RCC_OscConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000852:	f001 fa17 	bl	8001c84 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000856:	f00a faed 	bl	800ae34 <HAL_PWREx_EnableOverDrive>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000860:	f001 fa10 	bl	8001c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000864:	230f      	movs	r3, #15
 8000866:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000868:	2302      	movs	r3, #2
 800086a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000870:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000874:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800087a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	2106      	movs	r1, #6
 8000882:	4618      	mov	r0, r3
 8000884:	f00a fe8c 	bl	800b5a0 <HAL_RCC_ClockConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800088e:	f001 f9f9 	bl	8001c84 <Error_Handler>
  }
}
 8000892:	bf00      	nop
 8000894:	3750      	adds	r7, #80	@ 0x50
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800
 80008a0:	40007000 	.word	0x40007000

080008a4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b0a2      	sub	sp, #136	@ 0x88
 80008a8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2284      	movs	r2, #132	@ 0x84
 80008ae:	2100      	movs	r1, #0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f017 faab 	bl	8017e0c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <PeriphCommonClock_Config+0x60>)
 80008b8:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80008ba:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80008be:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80008c0:	2305      	movs	r3, #5
 80008c2:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80008c4:	2302      	movs	r3, #2
 80008c6:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80008c8:	2303      	movs	r3, #3
 80008ca:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80008d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80008d4:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 80008d6:	2300      	movs	r3, #0
 80008d8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80008da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80008de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80008e2:	2300      	movs	r3, #0
 80008e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	4618      	mov	r0, r3
 80008ec:	f00b f870 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80008f6:	f001 f9c5 	bl	8001c84 <Error_Handler>
  }
}
 80008fa:	bf00      	nop
 80008fc:	3788      	adds	r7, #136	@ 0x88
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	00b00008 	.word	0x00b00008

08000908 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800090e:	463b      	mov	r3, r7
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800091a:	4b21      	ldr	r3, [pc, #132]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800091c:	4a21      	ldr	r2, [pc, #132]	@ (80009a4 <MX_ADC3_Init+0x9c>)
 800091e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000920:	4b1f      	ldr	r3, [pc, #124]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000922:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000926:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000928:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800092e:	4b1c      	ldr	r3, [pc, #112]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000934:	4b1a      	ldr	r3, [pc, #104]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800093a:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800093c:	2200      	movs	r2, #0
 800093e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000942:	4b17      	ldr	r3, [pc, #92]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000944:	2200      	movs	r2, #0
 8000946:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000948:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800094a:	4a17      	ldr	r2, [pc, #92]	@ (80009a8 <MX_ADC3_Init+0xa0>)
 800094c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800094e:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000954:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000956:	2201      	movs	r2, #1
 8000958:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800095c:	2200      	movs	r2, #0
 800095e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000962:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <MX_ADC3_Init+0x98>)
 8000964:	2201      	movs	r2, #1
 8000966:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000968:	480d      	ldr	r0, [pc, #52]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800096a:	f004 fe6b 	bl	8005644 <HAL_ADC_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000974:	f001 f986 	bl	8001c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000978:	2304      	movs	r3, #4
 800097a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800097c:	2301      	movs	r3, #1
 800097e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000980:	2300      	movs	r3, #0
 8000982:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000984:	463b      	mov	r3, r7
 8000986:	4619      	mov	r1, r3
 8000988:	4805      	ldr	r0, [pc, #20]	@ (80009a0 <MX_ADC3_Init+0x98>)
 800098a:	f004 fe9f 	bl	80056cc <HAL_ADC_ConfigChannel>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000994:	f001 f976 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200126a0 	.word	0x200126a0
 80009a4:	40012200 	.word	0x40012200
 80009a8:	0f000001 	.word	0x0f000001

080009ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009b0:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009b2:	4a0e      	ldr	r2, [pc, #56]	@ (80009ec <MX_CRC_Init+0x40>)
 80009b4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80009bc:	4b0a      	ldr	r3, [pc, #40]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80009c8:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009d4:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <MX_CRC_Init+0x3c>)
 80009d6:	f005 fa27 	bl	8005e28 <HAL_CRC_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80009e0:	f001 f950 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	200126e8 	.word	0x200126e8
 80009ec:	40023000 	.word	0x40023000

080009f0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <MX_DCMI_Init+0x60>)
 80009f6:	4a17      	ldr	r2, [pc, #92]	@ (8000a54 <MX_DCMI_Init+0x64>)
 80009f8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009fa:	4b15      	ldr	r3, [pc, #84]	@ (8000a50 <MX_DCMI_Init+0x60>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000a06:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000a12:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000a30:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000a3c:	4804      	ldr	r0, [pc, #16]	@ (8000a50 <MX_DCMI_Init+0x60>)
 8000a3e:	f005 fae5 	bl	800600c <HAL_DCMI_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000a48:	f001 f91c 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	2001270c 	.word	0x2001270c
 8000a54:	50050000 	.word	0x50050000

08000a58 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a5c:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a5e:	4a16      	ldr	r2, [pc, #88]	@ (8000ab8 <MX_DMA2D_Init+0x60>)
 8000a60:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a62:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a8c:	4809      	ldr	r0, [pc, #36]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000a8e:	f005 ff19 	bl	80068c4 <HAL_DMA2D_Init>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a98:	f001 f8f4 	bl	8001c84 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_DMA2D_Init+0x5c>)
 8000aa0:	f006 f86a 	bl	8006b78 <HAL_DMA2D_ConfigLayer>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000aaa:	f001 f8eb 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	2001275c 	.word	0x2001275c
 8000ab8:	4002b000 	.word	0x4002b000

08000abc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000ac2:	4a20      	ldr	r2, [pc, #128]	@ (8000b44 <MX_ETH_Init+0x88>)
 8000ac4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000ac6:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ace:	2280      	movs	r2, #128	@ 0x80
 8000ad0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ad4:	22e1      	movs	r2, #225	@ 0xe1
 8000ad6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000ade:	4b1a      	ldr	r3, [pc, #104]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000ae4:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000aec:	4a16      	ldr	r2, [pc, #88]	@ (8000b48 <MX_ETH_Init+0x8c>)
 8000aee:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000af0:	4b13      	ldr	r3, [pc, #76]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000af2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000af6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000af8:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000afa:	4a14      	ldr	r2, [pc, #80]	@ (8000b4c <MX_ETH_Init+0x90>)
 8000afc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000afe:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000b00:	4a13      	ldr	r2, [pc, #76]	@ (8000b50 <MX_ETH_Init+0x94>)
 8000b02:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000b04:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000b06:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000b0a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000b0c:	480c      	ldr	r0, [pc, #48]	@ (8000b40 <MX_ETH_Init+0x84>)
 8000b0e:	f006 f8c5 	bl	8006c9c <HAL_ETH_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000b18:	f001 f8b4 	bl	8001c84 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000b1c:	2238      	movs	r2, #56	@ 0x38
 8000b1e:	2100      	movs	r1, #0
 8000b20:	480c      	ldr	r0, [pc, #48]	@ (8000b54 <MX_ETH_Init+0x98>)
 8000b22:	f017 f973 	bl	8017e0c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <MX_ETH_Init+0x98>)
 8000b28:	2221      	movs	r2, #33	@ 0x21
 8000b2a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	@ (8000b54 <MX_ETH_Init+0x98>)
 8000b2e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000b32:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000b34:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <MX_ETH_Init+0x98>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	2001279c 	.word	0x2001279c
 8000b44:	40028000 	.word	0x40028000
 8000b48:	20013018 	.word	0x20013018
 8000b4c:	20012154 	.word	0x20012154
 8000b50:	200120b4 	.word	0x200120b4
 8000b54:	20012668 	.word	0x20012668

08000b58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd0 <MX_I2C1_Init+0x78>)
 8000b60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b62:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b64:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd4 <MX_I2C1_Init+0x7c>)
 8000b66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b68:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b6e:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b74:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b80:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b86:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b92:	480e      	ldr	r0, [pc, #56]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000b94:	f008 ffca 	bl	8009b2c <HAL_I2C_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b9e:	f001 f871 	bl	8001c84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000ba6:	f009 fd8b 	bl	800a6c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bb0:	f001 f868 	bl	8001c84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <MX_I2C1_Init+0x74>)
 8000bb8:	f009 fdcd 	bl	800a756 <HAL_I2CEx_ConfigDigitalFilter>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bc2:	f001 f85f 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2001284c 	.word	0x2001284c
 8000bd0:	40005400 	.word	0x40005400
 8000bd4:	00c0eaff 	.word	0x00c0eaff

08000bd8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000bde:	4a1c      	ldr	r2, [pc, #112]	@ (8000c50 <MX_I2C3_Init+0x78>)
 8000be0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000be2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000be4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c54 <MX_I2C3_Init+0x7c>)
 8000be6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bee:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf4:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000bfa:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c12:	480e      	ldr	r0, [pc, #56]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c14:	f008 ff8a 	bl	8009b2c <HAL_I2C_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000c1e:	f001 f831 	bl	8001c84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c22:	2100      	movs	r1, #0
 8000c24:	4809      	ldr	r0, [pc, #36]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c26:	f009 fd4b 	bl	800a6c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000c30:	f001 f828 	bl	8001c84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000c34:	2100      	movs	r1, #0
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_I2C3_Init+0x74>)
 8000c38:	f009 fd8d 	bl	800a756 <HAL_I2CEx_ConfigDigitalFilter>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000c42:	f001 f81f 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200128a0 	.word	0x200128a0
 8000c50:	40005c00 	.word	0x40005c00
 8000c54:	00c0eaff 	.word	0x00c0eaff

08000c58 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08e      	sub	sp, #56	@ 0x38
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2234      	movs	r2, #52	@ 0x34
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f017 f8d1 	bl	8017e0c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c6c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d58 <MX_LTDC_Init+0x100>)
 8000c6e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c70:	4b38      	ldr	r3, [pc, #224]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c76:	4b37      	ldr	r3, [pc, #220]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c7c:	4b35      	ldr	r3, [pc, #212]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c82:	4b34      	ldr	r3, [pc, #208]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c88:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c8a:	2228      	movs	r2, #40	@ 0x28
 8000c8c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c8e:	4b31      	ldr	r3, [pc, #196]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c90:	2209      	movs	r2, #9
 8000c92:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c94:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c96:	2235      	movs	r2, #53	@ 0x35
 8000c98:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000c9c:	220b      	movs	r2, #11
 8000c9e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000ca0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000ca2:	f240 2215 	movw	r2, #533	@ 0x215
 8000ca6:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000caa:	f240 121b 	movw	r2, #283	@ 0x11b
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000cb0:	4b28      	ldr	r3, [pc, #160]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cb2:	f240 2235 	movw	r2, #565	@ 0x235
 8000cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000cb8:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cba:	f240 121d 	movw	r2, #285	@ 0x11d
 8000cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000cc8:	4b22      	ldr	r3, [pc, #136]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000cd0:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000cd8:	481e      	ldr	r0, [pc, #120]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000cda:	f009 fd88 	bl	800a7ee <HAL_LTDC_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000ce4:	f000 ffce 	bl	8001c84 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000cec:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cf0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000cf6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cfa:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000d00:	23ff      	movs	r3, #255	@ 0xff
 8000d02:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000d08:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d0c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000d0e:	2307      	movs	r3, #7
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000d12:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000d18:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000d1e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4805      	ldr	r0, [pc, #20]	@ (8000d54 <MX_LTDC_Init+0xfc>)
 8000d3e:	f009 feb5 	bl	800aaac <HAL_LTDC_ConfigLayer>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000d48:	f000 ff9c 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000d4c:	bf00      	nop
 8000d4e:	3738      	adds	r7, #56	@ 0x38
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200128f4 	.word	0x200128f4
 8000d58:	40016800 	.word	0x40016800

08000d5c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d62:	4a13      	ldr	r2, [pc, #76]	@ (8000db0 <MX_QUADSPI_Init+0x54>)
 8000d64:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d6e:	2204      	movs	r2, #4
 8000d70:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d74:	2210      	movs	r2, #16
 8000d76:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d7a:	2218      	movs	r2, #24
 8000d7c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d80:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d84:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d86:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d92:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d98:	4804      	ldr	r0, [pc, #16]	@ (8000dac <MX_QUADSPI_Init+0x50>)
 8000d9a:	f00a f89b 	bl	800aed4 <HAL_QSPI_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000da4:	f000 ff6e 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	2001299c 	.word	0x2001299c
 8000db0:	a0001000 	.word	0xa0001000

08000db4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b090      	sub	sp, #64	@ 0x40
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000dba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000dca:	2300      	movs	r3, #0
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000dce:	463b      	mov	r3, r7
 8000dd0:	2228      	movs	r2, #40	@ 0x28
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f017 f819 	bl	8017e0c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000dda:	4b46      	ldr	r3, [pc, #280]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000ddc:	4a46      	ldr	r2, [pc, #280]	@ (8000ef8 <MX_RTC_Init+0x144>)
 8000dde:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000de0:	4b44      	ldr	r3, [pc, #272]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000de6:	4b43      	ldr	r3, [pc, #268]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000de8:	227f      	movs	r2, #127	@ 0x7f
 8000dea:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000dec:	4b41      	ldr	r3, [pc, #260]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000dee:	22ff      	movs	r2, #255	@ 0xff
 8000df0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000df2:	4b40      	ldr	r3, [pc, #256]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000df8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e04:	483b      	ldr	r0, [pc, #236]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000e06:	f00b fc1f 	bl	800c648 <HAL_RTC_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000e10:	f000 ff38 	bl	8001c84 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e32:	2201      	movs	r2, #1
 8000e34:	4619      	mov	r1, r3
 8000e36:	482f      	ldr	r0, [pc, #188]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000e38:	f00b fc88 	bl	800c74c <HAL_RTC_SetTime>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000e42:	f000 ff1f 	bl	8001c84 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e46:	2301      	movs	r3, #1
 8000e48:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000e52:	2301      	movs	r3, #1
 8000e54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e62:	2201      	movs	r2, #1
 8000e64:	4619      	mov	r1, r3
 8000e66:	4823      	ldr	r0, [pc, #140]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000e68:	f00b fd0a 	bl	800c880 <HAL_RTC_SetDate>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000e72:	f000 ff07 	bl	8001c84 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000ea0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4811      	ldr	r0, [pc, #68]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000eae:	f00b fd6b 	bl	800c988 <HAL_RTC_SetAlarm>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000eb8:	f000 fee4 	bl	8001c84 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000ebc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	480a      	ldr	r0, [pc, #40]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000eca:	f00b fd5d 	bl	800c988 <HAL_RTC_SetAlarm>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000ed4:	f000 fed6 	bl	8001c84 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000ed8:	2202      	movs	r2, #2
 8000eda:	2100      	movs	r1, #0
 8000edc:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MX_RTC_Init+0x140>)
 8000ede:	f00b ff1d 	bl	800cd1c <HAL_RTCEx_SetTimeStamp>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000ee8:	f000 fecc 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000eec:	bf00      	nop
 8000eee:	3740      	adds	r7, #64	@ 0x40
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200129e8 	.word	0x200129e8
 8000ef8:	40002800 	.word	0x40002800

08000efc <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000f00:	4b2a      	ldr	r3, [pc, #168]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f02:	4a2b      	ldr	r2, [pc, #172]	@ (8000fb0 <MX_SAI2_Init+0xb4>)
 8000f04:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f06:	4b29      	ldr	r3, [pc, #164]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000f0c:	4b27      	ldr	r3, [pc, #156]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f12:	4b26      	ldr	r3, [pc, #152]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f18:	4b24      	ldr	r3, [pc, #144]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f1e:	4b23      	ldr	r3, [pc, #140]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000f24:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f26:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000f2a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f32:	4b1e      	ldr	r3, [pc, #120]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f38:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f44:	2302      	movs	r3, #2
 8000f46:	2200      	movs	r2, #0
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4818      	ldr	r0, [pc, #96]	@ (8000fac <MX_SAI2_Init+0xb0>)
 8000f4c:	f00b ff4e 	bl	800cdec <HAL_SAI_InitProtocol>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f56:	f000 fe95 	bl	8001c84 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f5a:	4b16      	ldr	r3, [pc, #88]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f5c:	4a16      	ldr	r2, [pc, #88]	@ (8000fb8 <MX_SAI2_Init+0xbc>)
 8000f5e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f60:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f62:	2203      	movs	r2, #3
 8000f64:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f66:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f72:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f78:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f90:	2302      	movs	r3, #2
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	4807      	ldr	r0, [pc, #28]	@ (8000fb4 <MX_SAI2_Init+0xb8>)
 8000f98:	f00b ff28 	bl	800cdec <HAL_SAI_InitProtocol>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000fa2:	f000 fe6f 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20012a08 	.word	0x20012a08
 8000fb0:	40015c04 	.word	0x40015c04
 8000fb4:	20012a8c 	.word	0x20012a8c
 8000fb8:	40015c24 	.word	0x40015c24

08000fbc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff8 <MX_SDMMC1_SD_Init+0x3c>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000fde:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	20012bd0 	.word	0x20012bd0
 8000ff8:	40012c00 	.word	0x40012c00

08000ffc <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001002:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001006:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8001008:	4b13      	ldr	r3, [pc, #76]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 800100a:	2200      	movs	r2, #0
 800100c:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 800100e:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001010:	2200      	movs	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8001014:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001016:	2200      	movs	r2, #0
 8001018:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 800101a:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 800101c:	2200      	movs	r2, #0
 800101e:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8001020:	4b0d      	ldr	r3, [pc, #52]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001022:	2200      	movs	r2, #0
 8001024:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8001026:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001028:	2200      	movs	r2, #0
 800102a:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 800102c:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 800102e:	2200      	movs	r2, #0
 8001030:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001034:	2200      	movs	r2, #0
 8001036:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 800103a:	2200      	movs	r2, #0
 800103c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001040:	2200      	movs	r2, #0
 8001042:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001044:	4804      	ldr	r0, [pc, #16]	@ (8001058 <MX_SPDIFRX_Init+0x5c>)
 8001046:	f00d fd1f 	bl	800ea88 <HAL_SPDIFRX_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8001050:	f000 fe18 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20012c54 	.word	0x20012c54

0800105c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001060:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001062:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <MX_SPI2_Init+0x78>)
 8001064:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001066:	4b1a      	ldr	r3, [pc, #104]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001068:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800106c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800106e:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001074:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001076:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800107a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800107c:	4b14      	ldr	r3, [pc, #80]	@ (80010d0 <MX_SPI2_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001082:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001088:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <MX_SPI2_Init+0x74>)
 800108a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <MX_SPI2_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_SPI2_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <MX_SPI2_Init+0x74>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80010a8:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_SPI2_Init+0x74>)
 80010aa:	2207      	movs	r2, #7
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010ae:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <MX_SPI2_Init+0x74>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_SPI2_Init+0x74>)
 80010b6:	2208      	movs	r2, #8
 80010b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010ba:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <MX_SPI2_Init+0x74>)
 80010bc:	f00d fd40 	bl	800eb40 <HAL_SPI_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010c6:	f000 fddd 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20012ca0 	.word	0x20012ca0
 80010d4:	40003800 	.word	0x40003800

080010d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b09a      	sub	sp, #104	@ 0x68
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010de:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
 8001108:	615a      	str	r2, [r3, #20]
 800110a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	222c      	movs	r2, #44	@ 0x2c
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f016 fe7a 	bl	8017e0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001118:	4b43      	ldr	r3, [pc, #268]	@ (8001228 <MX_TIM1_Init+0x150>)
 800111a:	4a44      	ldr	r2, [pc, #272]	@ (800122c <MX_TIM1_Init+0x154>)
 800111c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800111e:	4b42      	ldr	r3, [pc, #264]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	4b40      	ldr	r3, [pc, #256]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800112a:	4b3f      	ldr	r3, [pc, #252]	@ (8001228 <MX_TIM1_Init+0x150>)
 800112c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001130:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001132:	4b3d      	ldr	r3, [pc, #244]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001138:	4b3b      	ldr	r3, [pc, #236]	@ (8001228 <MX_TIM1_Init+0x150>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113e:	4b3a      	ldr	r3, [pc, #232]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001144:	4838      	ldr	r0, [pc, #224]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001146:	f00d fda6 	bl	800ec96 <HAL_TIM_Base_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001150:	f000 fd98 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800115a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800115e:	4619      	mov	r1, r3
 8001160:	4831      	ldr	r0, [pc, #196]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001162:	f00e f8d9 	bl	800f318 <HAL_TIM_ConfigClockSource>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800116c:	f000 fd8a 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001170:	482d      	ldr	r0, [pc, #180]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001172:	f00d fe5f 	bl	800ee34 <HAL_TIM_PWM_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800117c:	f000 fd82 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001180:	2300      	movs	r3, #0
 8001182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001184:	2300      	movs	r3, #0
 8001186:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800118c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001190:	4619      	mov	r1, r3
 8001192:	4825      	ldr	r0, [pc, #148]	@ (8001228 <MX_TIM1_Init+0x150>)
 8001194:	f00e fd50 	bl	800fc38 <HAL_TIMEx_MasterConfigSynchronization>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800119e:	f000 fd71 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a2:	2360      	movs	r3, #96	@ 0x60
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011aa:	2300      	movs	r3, #0
 80011ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011ae:	2300      	movs	r3, #0
 80011b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b2:	2300      	movs	r3, #0
 80011b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011b6:	2300      	movs	r3, #0
 80011b8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c2:	2200      	movs	r2, #0
 80011c4:	4619      	mov	r1, r3
 80011c6:	4818      	ldr	r0, [pc, #96]	@ (8001228 <MX_TIM1_Init+0x150>)
 80011c8:	f00d ff92 	bl	800f0f0 <HAL_TIM_PWM_ConfigChannel>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80011d2:	f000 fd57 	bl	8001c84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001202:	2300      	movs	r3, #0
 8001204:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4619      	mov	r1, r3
 800120a:	4807      	ldr	r0, [pc, #28]	@ (8001228 <MX_TIM1_Init+0x150>)
 800120c:	f00e fda2 	bl	800fd54 <HAL_TIMEx_ConfigBreakDeadTime>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001216:	f000 fd35 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800121a:	4803      	ldr	r0, [pc, #12]	@ (8001228 <MX_TIM1_Init+0x150>)
 800121c:	f001 fb76 	bl	800290c <HAL_TIM_MspPostInit>

}
 8001220:	bf00      	nop
 8001222:	3768      	adds	r7, #104	@ 0x68
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20012d04 	.word	0x20012d04
 800122c:	40010000 	.word	0x40010000

08001230 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08e      	sub	sp, #56	@ 0x38
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001236:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001250:	463b      	mov	r3, r7
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]
 800125e:	615a      	str	r2, [r3, #20]
 8001260:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001262:	4b2d      	ldr	r3, [pc, #180]	@ (8001318 <MX_TIM2_Init+0xe8>)
 8001264:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001268:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800126a:	4b2b      	ldr	r3, [pc, #172]	@ (8001318 <MX_TIM2_Init+0xe8>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001270:	4b29      	ldr	r3, [pc, #164]	@ (8001318 <MX_TIM2_Init+0xe8>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001276:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <MX_TIM2_Init+0xe8>)
 8001278:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800127c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127e:	4b26      	ldr	r3, [pc, #152]	@ (8001318 <MX_TIM2_Init+0xe8>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001284:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <MX_TIM2_Init+0xe8>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800128a:	4823      	ldr	r0, [pc, #140]	@ (8001318 <MX_TIM2_Init+0xe8>)
 800128c:	f00d fd03 	bl	800ec96 <HAL_TIM_Base_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001296:	f000 fcf5 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800129a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800129e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012a4:	4619      	mov	r1, r3
 80012a6:	481c      	ldr	r0, [pc, #112]	@ (8001318 <MX_TIM2_Init+0xe8>)
 80012a8:	f00e f836 	bl	800f318 <HAL_TIM_ConfigClockSource>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80012b2:	f000 fce7 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012b6:	4818      	ldr	r0, [pc, #96]	@ (8001318 <MX_TIM2_Init+0xe8>)
 80012b8:	f00d fdbc 	bl	800ee34 <HAL_TIM_PWM_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80012c2:	f000 fcdf 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ce:	f107 031c 	add.w	r3, r7, #28
 80012d2:	4619      	mov	r1, r3
 80012d4:	4810      	ldr	r0, [pc, #64]	@ (8001318 <MX_TIM2_Init+0xe8>)
 80012d6:	f00e fcaf 	bl	800fc38 <HAL_TIMEx_MasterConfigSynchronization>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80012e0:	f000 fcd0 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012e4:	2360      	movs	r3, #96	@ 0x60
 80012e6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	2200      	movs	r2, #0
 80012f8:	4619      	mov	r1, r3
 80012fa:	4807      	ldr	r0, [pc, #28]	@ (8001318 <MX_TIM2_Init+0xe8>)
 80012fc:	f00d fef8 	bl	800f0f0 <HAL_TIM_PWM_ConfigChannel>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001306:	f000 fcbd 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800130a:	4803      	ldr	r0, [pc, #12]	@ (8001318 <MX_TIM2_Init+0xe8>)
 800130c:	f001 fafe 	bl	800290c <HAL_TIM_MspPostInit>

}
 8001310:	bf00      	nop
 8001312:	3738      	adds	r7, #56	@ 0x38
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20012d50 	.word	0x20012d50

0800131c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08e      	sub	sp, #56	@ 0x38
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800133c:	463b      	mov	r3, r7
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]
 800134a:	615a      	str	r2, [r3, #20]
 800134c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800134e:	4b2d      	ldr	r3, [pc, #180]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001350:	4a2d      	ldr	r2, [pc, #180]	@ (8001408 <MX_TIM3_Init+0xec>)
 8001352:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001354:	4b2b      	ldr	r3, [pc, #172]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b2a      	ldr	r3, [pc, #168]	@ (8001404 <MX_TIM3_Init+0xe8>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001360:	4b28      	ldr	r3, [pc, #160]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001362:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001366:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b26      	ldr	r3, [pc, #152]	@ (8001404 <MX_TIM3_Init+0xe8>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b25      	ldr	r3, [pc, #148]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001374:	4823      	ldr	r0, [pc, #140]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001376:	f00d fc8e 	bl	800ec96 <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001380:	f000 fc80 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800138a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800138e:	4619      	mov	r1, r3
 8001390:	481c      	ldr	r0, [pc, #112]	@ (8001404 <MX_TIM3_Init+0xe8>)
 8001392:	f00d ffc1 	bl	800f318 <HAL_TIM_ConfigClockSource>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800139c:	f000 fc72 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013a0:	4818      	ldr	r0, [pc, #96]	@ (8001404 <MX_TIM3_Init+0xe8>)
 80013a2:	f00d fd47 	bl	800ee34 <HAL_TIM_PWM_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80013ac:	f000 fc6a 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013b8:	f107 031c 	add.w	r3, r7, #28
 80013bc:	4619      	mov	r1, r3
 80013be:	4811      	ldr	r0, [pc, #68]	@ (8001404 <MX_TIM3_Init+0xe8>)
 80013c0:	f00e fc3a 	bl	800fc38 <HAL_TIMEx_MasterConfigSynchronization>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80013ca:	f000 fc5b 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ce:	2360      	movs	r3, #96	@ 0x60
 80013d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013de:	463b      	mov	r3, r7
 80013e0:	2200      	movs	r2, #0
 80013e2:	4619      	mov	r1, r3
 80013e4:	4807      	ldr	r0, [pc, #28]	@ (8001404 <MX_TIM3_Init+0xe8>)
 80013e6:	f00d fe83 	bl	800f0f0 <HAL_TIM_PWM_ConfigChannel>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013f0:	f000 fc48 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013f4:	4803      	ldr	r0, [pc, #12]	@ (8001404 <MX_TIM3_Init+0xe8>)
 80013f6:	f001 fa89 	bl	800290c <HAL_TIM_MspPostInit>

}
 80013fa:	bf00      	nop
 80013fc:	3738      	adds	r7, #56	@ 0x38
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20012d9c 	.word	0x20012d9c
 8001408:	40000400 	.word	0x40000400

0800140c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08e      	sub	sp, #56	@ 0x38
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001412:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001420:	f107 031c 	add.w	r3, r7, #28
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800142c:	463b      	mov	r3, r7
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]
 800143a:	615a      	str	r2, [r3, #20]
 800143c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800143e:	4b2d      	ldr	r3, [pc, #180]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001440:	4a2d      	ldr	r2, [pc, #180]	@ (80014f8 <MX_TIM5_Init+0xec>)
 8001442:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001444:	4b2b      	ldr	r3, [pc, #172]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144a:	4b2a      	ldr	r3, [pc, #168]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001450:	4b28      	ldr	r3, [pc, #160]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001452:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001456:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001458:	4b26      	ldr	r3, [pc, #152]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 800145a:	2200      	movs	r2, #0
 800145c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800145e:	4b25      	ldr	r3, [pc, #148]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001464:	4823      	ldr	r0, [pc, #140]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001466:	f00d fc16 	bl	800ec96 <HAL_TIM_Base_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001470:	f000 fc08 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800147a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800147e:	4619      	mov	r1, r3
 8001480:	481c      	ldr	r0, [pc, #112]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001482:	f00d ff49 	bl	800f318 <HAL_TIM_ConfigClockSource>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800148c:	f000 fbfa 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001490:	4818      	ldr	r0, [pc, #96]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 8001492:	f00d fccf 	bl	800ee34 <HAL_TIM_PWM_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800149c:	f000 fbf2 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	4619      	mov	r1, r3
 80014ae:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 80014b0:	f00e fbc2 	bl	800fc38 <HAL_TIMEx_MasterConfigSynchronization>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80014ba:	f000 fbe3 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014be:	2360      	movs	r3, #96	@ 0x60
 80014c0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014ce:	463b      	mov	r3, r7
 80014d0:	220c      	movs	r2, #12
 80014d2:	4619      	mov	r1, r3
 80014d4:	4807      	ldr	r0, [pc, #28]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 80014d6:	f00d fe0b 	bl	800f0f0 <HAL_TIM_PWM_ConfigChannel>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80014e0:	f000 fbd0 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80014e4:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <MX_TIM5_Init+0xe8>)
 80014e6:	f001 fa11 	bl	800290c <HAL_TIM_MspPostInit>

}
 80014ea:	bf00      	nop
 80014ec:	3738      	adds	r7, #56	@ 0x38
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20012de8 	.word	0x20012de8
 80014f8:	40000c00 	.word	0x40000c00

080014fc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	f107 0310 	add.w	r3, r7, #16
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800151a:	4b20      	ldr	r3, [pc, #128]	@ (800159c <MX_TIM8_Init+0xa0>)
 800151c:	4a20      	ldr	r2, [pc, #128]	@ (80015a0 <MX_TIM8_Init+0xa4>)
 800151e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001520:	4b1e      	ldr	r3, [pc, #120]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001526:	4b1d      	ldr	r3, [pc, #116]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <MX_TIM8_Init+0xa0>)
 800152e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001532:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001534:	4b19      	ldr	r3, [pc, #100]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800153a:	4b18      	ldr	r3, [pc, #96]	@ (800159c <MX_TIM8_Init+0xa0>)
 800153c:	2200      	movs	r2, #0
 800153e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001540:	4b16      	ldr	r3, [pc, #88]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001542:	2200      	movs	r2, #0
 8001544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001546:	4815      	ldr	r0, [pc, #84]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001548:	f00d fba5 	bl	800ec96 <HAL_TIM_Base_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001552:	f000 fb97 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001556:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800155a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	4619      	mov	r1, r3
 8001562:	480e      	ldr	r0, [pc, #56]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001564:	f00d fed8 	bl	800f318 <HAL_TIM_ConfigClockSource>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800156e:	f000 fb89 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	4619      	mov	r1, r3
 8001582:	4806      	ldr	r0, [pc, #24]	@ (800159c <MX_TIM8_Init+0xa0>)
 8001584:	f00e fb58 	bl	800fc38 <HAL_TIMEx_MasterConfigSynchronization>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800158e:	f000 fb79 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	3720      	adds	r7, #32
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20012e34 	.word	0x20012e34
 80015a0:	40010400 	.word	0x40010400

080015a4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
 80015b8:	615a      	str	r2, [r3, #20]
 80015ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015be:	4a1b      	ldr	r2, [pc, #108]	@ (800162c <MX_TIM12_Init+0x88>)
 80015c0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80015c2:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c8:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80015ce:	4b16      	ldr	r3, [pc, #88]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015d4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d6:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015dc:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015de:	2200      	movs	r2, #0
 80015e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <MX_TIM12_Init+0x84>)
 80015e4:	f00d fc26 	bl	800ee34 <HAL_TIM_PWM_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80015ee:	f000 fb49 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f2:	2360      	movs	r3, #96	@ 0x60
 80015f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	4619      	mov	r1, r3
 8001608:	4807      	ldr	r0, [pc, #28]	@ (8001628 <MX_TIM12_Init+0x84>)
 800160a:	f00d fd71 	bl	800f0f0 <HAL_TIM_PWM_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001614:	f000 fb36 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001618:	4803      	ldr	r0, [pc, #12]	@ (8001628 <MX_TIM12_Init+0x84>)
 800161a:	f001 f977 	bl	800290c <HAL_TIM_MspPostInit>

}
 800161e:	bf00      	nop
 8001620:	3720      	adds	r7, #32
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20012e80 	.word	0x20012e80
 800162c:	40001800 	.word	0x40001800

08001630 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <MX_USART1_UART_Init+0x5c>)
 8001638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800163a:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 800163c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001672:	4805      	ldr	r0, [pc, #20]	@ (8001688 <MX_USART1_UART_Init+0x58>)
 8001674:	f00e fc0a 	bl	800fe8c <HAL_UART_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800167e:	f000 fb01 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20012ecc 	.word	0x20012ecc
 800168c:	40011000 	.word	0x40011000

08001690 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001694:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 8001696:	4a15      	ldr	r2, [pc, #84]	@ (80016ec <MX_USART6_UART_Init+0x5c>)
 8001698:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800169a:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 800169c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016b6:	220c      	movs	r2, #12
 80016b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <MX_USART6_UART_Init+0x58>)
 80016d4:	f00e fbda 	bl	800fe8c <HAL_UART_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80016de:	f000 fad1 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20012f54 	.word	0x20012f54
 80016ec:	40011400 	.word	0x40011400

080016f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <MX_DMA_Init+0x48>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <MX_DMA_Init+0x48>)
 80016fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b0d      	ldr	r3, [pc, #52]	@ (8001738 <MX_DMA_Init+0x48>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2105      	movs	r1, #5
 8001712:	203c      	movs	r0, #60	@ 0x3c
 8001714:	f004 fae6 	bl	8005ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001718:	203c      	movs	r0, #60	@ 0x3c
 800171a:	f004 faff 	bl	8005d1c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2105      	movs	r1, #5
 8001722:	2045      	movs	r0, #69	@ 0x45
 8001724:	f004 fade 	bl	8005ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001728:	2045      	movs	r0, #69	@ 0x45
 800172a:	f004 faf7 	bl	8005d1c <HAL_NVIC_EnableIRQ>

}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800

0800173c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
 8001750:	615a      	str	r2, [r3, #20]
 8001752:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001754:	4b1f      	ldr	r3, [pc, #124]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001756:	4a20      	ldr	r2, [pc, #128]	@ (80017d8 <MX_FMC_Init+0x9c>)
 8001758:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800175a:	4b1e      	ldr	r3, [pc, #120]	@ (80017d4 <MX_FMC_Init+0x98>)
 800175c:	2200      	movs	r2, #0
 800175e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001760:	4b1c      	ldr	r3, [pc, #112]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001766:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001768:	2204      	movs	r2, #4
 800176a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800176c:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <MX_FMC_Init+0x98>)
 800176e:	2210      	movs	r2, #16
 8001770:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001774:	2240      	movs	r2, #64	@ 0x40
 8001776:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001778:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <MX_FMC_Init+0x98>)
 800177a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800177e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001780:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800178c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800178e:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001790:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001794:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <MX_FMC_Init+0x98>)
 8001798:	2200      	movs	r2, #0
 800179a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800179c:	2302      	movs	r3, #2
 800179e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80017a0:	2307      	movs	r3, #7
 80017a2:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80017a4:	2304      	movs	r3, #4
 80017a6:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80017a8:	2307      	movs	r3, #7
 80017aa:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80017ac:	2303      	movs	r3, #3
 80017ae:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80017b0:	2302      	movs	r3, #2
 80017b2:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80017b4:	2302      	movs	r3, #2
 80017b6:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	4619      	mov	r1, r3
 80017bc:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <MX_FMC_Init+0x98>)
 80017be:	f00d f92e 	bl	800ea1e <HAL_SDRAM_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80017c8:	f000 fa5c 	bl	8001c84 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80017cc:	bf00      	nop
 80017ce:	3720      	adds	r7, #32
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20012fdc 	.word	0x20012fdc
 80017d8:	a0000140 	.word	0xa0000140

080017dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b090      	sub	sp, #64	@ 0x40
 80017e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	60da      	str	r2, [r3, #12]
 80017f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017f2:	4bb0      	ldr	r3, [pc, #704]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4aaf      	ldr	r2, [pc, #700]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80017f8:	f043 0310 	orr.w	r3, r3, #16
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4bad      	ldr	r3, [pc, #692]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f003 0310 	and.w	r3, r3, #16
 8001806:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800180a:	4baa      	ldr	r3, [pc, #680]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4aa9      	ldr	r2, [pc, #676]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4ba7      	ldr	r3, [pc, #668]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001822:	4ba4      	ldr	r3, [pc, #656]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4aa3      	ldr	r2, [pc, #652]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4ba1      	ldr	r3, [pc, #644]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	623b      	str	r3, [r7, #32]
 8001838:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183a:	4b9e      	ldr	r3, [pc, #632]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a9d      	ldr	r2, [pc, #628]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001840:	f043 0308 	orr.w	r3, r3, #8
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b9b      	ldr	r3, [pc, #620]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	61fb      	str	r3, [r7, #28]
 8001850:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001852:	4b98      	ldr	r3, [pc, #608]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a97      	ldr	r2, [pc, #604]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001858:	f043 0304 	orr.w	r3, r3, #4
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b95      	ldr	r3, [pc, #596]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	61bb      	str	r3, [r7, #24]
 8001868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	4b92      	ldr	r3, [pc, #584]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a91      	ldr	r2, [pc, #580]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b8f      	ldr	r3, [pc, #572]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001882:	4b8c      	ldr	r3, [pc, #560]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	4a8b      	ldr	r2, [pc, #556]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001888:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800188c:	6313      	str	r3, [r2, #48]	@ 0x30
 800188e:	4b89      	ldr	r3, [pc, #548]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800189a:	4b86      	ldr	r3, [pc, #536]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	4a85      	ldr	r2, [pc, #532]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a6:	4b83      	ldr	r3, [pc, #524]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80018b2:	4b80      	ldr	r3, [pc, #512]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a7f      	ldr	r2, [pc, #508]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b7d      	ldr	r3, [pc, #500]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ca:	4b7a      	ldr	r3, [pc, #488]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a79      	ldr	r2, [pc, #484]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018d0:	f043 0320 	orr.w	r3, r3, #32
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b77      	ldr	r3, [pc, #476]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0320 	and.w	r3, r3, #32
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e2:	4b74      	ldr	r3, [pc, #464]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a73      	ldr	r2, [pc, #460]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b71      	ldr	r3, [pc, #452]	@ (8001ab4 <MX_GPIO_Init+0x2d8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018f6:	603b      	str	r3, [r7, #0]
 80018f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80018fa:	2201      	movs	r2, #1
 80018fc:	2120      	movs	r1, #32
 80018fe:	486e      	ldr	r0, [pc, #440]	@ (8001ab8 <MX_GPIO_Init+0x2dc>)
 8001900:	f005 ffea 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	210c      	movs	r1, #12
 8001908:	486c      	ldr	r0, [pc, #432]	@ (8001abc <MX_GPIO_Init+0x2e0>)
 800190a:	f005 ffe5 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800190e:	2201      	movs	r2, #1
 8001910:	2108      	movs	r1, #8
 8001912:	486b      	ldr	r0, [pc, #428]	@ (8001ac0 <MX_GPIO_Init+0x2e4>)
 8001914:	f005 ffe0 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800191e:	4867      	ldr	r0, [pc, #412]	@ (8001abc <MX_GPIO_Init+0x2e0>)
 8001920:	f005 ffda 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800192a:	4866      	ldr	r0, [pc, #408]	@ (8001ac4 <MX_GPIO_Init+0x2e8>)
 800192c:	f005 ffd4 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	21c8      	movs	r1, #200	@ 0xc8
 8001934:	4864      	ldr	r0, [pc, #400]	@ (8001ac8 <MX_GPIO_Init+0x2ec>)
 8001936:	f005 ffcf 	bl	80078d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800193a:	2308      	movs	r3, #8
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193e:	2300      	movs	r3, #0
 8001940:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001946:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194a:	4619      	mov	r1, r3
 800194c:	485f      	ldr	r0, [pc, #380]	@ (8001acc <MX_GPIO_Init+0x2f0>)
 800194e:	f005 fcf3 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001952:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001960:	2303      	movs	r3, #3
 8001962:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001964:	230a      	movs	r3, #10
 8001966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800196c:	4619      	mov	r1, r3
 800196e:	4858      	ldr	r0, [pc, #352]	@ (8001ad0 <MX_GPIO_Init+0x2f4>)
 8001970:	f005 fce2 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001974:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001978:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800197a:	2300      	movs	r3, #0
 800197c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001986:	4619      	mov	r1, r3
 8001988:	4852      	ldr	r0, [pc, #328]	@ (8001ad4 <MX_GPIO_Init+0x2f8>)
 800198a:	f005 fcd5 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800198e:	2340      	movs	r3, #64	@ 0x40
 8001990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001992:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001996:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800199c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a0:	4619      	mov	r1, r3
 80019a2:	4845      	ldr	r0, [pc, #276]	@ (8001ab8 <MX_GPIO_Init+0x2dc>)
 80019a4:	f005 fcc8 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80019a8:	2320      	movs	r3, #32
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019bc:	4619      	mov	r1, r3
 80019be:	483e      	ldr	r0, [pc, #248]	@ (8001ab8 <MX_GPIO_Init+0x2dc>)
 80019c0:	f005 fcba 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80019c4:	f241 030c 	movw	r3, #4108	@ 0x100c
 80019c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80019d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019da:	4619      	mov	r1, r3
 80019dc:	4837      	ldr	r0, [pc, #220]	@ (8001abc <MX_GPIO_Init+0x2e0>)
 80019de:	f005 fcab 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80019e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019f4:	4619      	mov	r1, r3
 80019f6:	4838      	ldr	r0, [pc, #224]	@ (8001ad8 <MX_GPIO_Init+0x2fc>)
 80019f8:	f005 fc9e 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019fc:	2308      	movs	r3, #8
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	2301      	movs	r3, #1
 8001a02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001a0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a10:	4619      	mov	r1, r3
 8001a12:	482b      	ldr	r0, [pc, #172]	@ (8001ac0 <MX_GPIO_Init+0x2e4>)
 8001a14:	f005 fc90 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a18:	2310      	movs	r3, #16
 8001a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4823      	ldr	r0, [pc, #140]	@ (8001ab8 <MX_GPIO_Init+0x2dc>)
 8001a2c:	f005 fc84 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001a30:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a36:	2300      	movs	r3, #0
 8001a38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a42:	4619      	mov	r1, r3
 8001a44:	481f      	ldr	r0, [pc, #124]	@ (8001ac4 <MX_GPIO_Init+0x2e8>)
 8001a46:	f005 fc77 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001a4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a50:	2301      	movs	r3, #1
 8001a52:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001a5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a60:	4619      	mov	r1, r3
 8001a62:	4818      	ldr	r0, [pc, #96]	@ (8001ac4 <MX_GPIO_Init+0x2e8>)
 8001a64:	f005 fc68 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001a68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a6e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001a78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480f      	ldr	r0, [pc, #60]	@ (8001abc <MX_GPIO_Init+0x2e0>)
 8001a80:	f005 fc5a 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a84:	2310      	movs	r3, #16
 8001a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a94:	230a      	movs	r3, #10
 8001a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <MX_GPIO_Init+0x2e8>)
 8001aa0:	f005 fc4a 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001aa4:	23c8      	movs	r3, #200	@ 0xc8
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ab0:	e014      	b.n	8001adc <MX_GPIO_Init+0x300>
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40020c00 	.word	0x40020c00
 8001abc:	40022000 	.word	0x40022000
 8001ac0:	40022800 	.word	0x40022800
 8001ac4:	40021c00 	.word	0x40021c00
 8001ac8:	40021800 	.word	0x40021800
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40022400 	.word	0x40022400
 8001ad8:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001adc:	2300      	movs	r3, #0
 8001ade:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4819      	ldr	r0, [pc, #100]	@ (8001b4c <MX_GPIO_Init+0x370>)
 8001ae8:	f005 fc26 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001aec:	2305      	movs	r3, #5
 8001aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001afc:	230a      	movs	r3, #10
 8001afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b04:	4619      	mov	r1, r3
 8001b06:	4812      	ldr	r0, [pc, #72]	@ (8001b50 <MX_GPIO_Init+0x374>)
 8001b08:	f005 fc16 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b10:	2300      	movs	r3, #0
 8001b12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <MX_GPIO_Init+0x370>)
 8001b20:	f005 fc0a 	bl	8007338 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001b24:	2328      	movs	r3, #40	@ 0x28
 8001b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b30:	2303      	movs	r3, #3
 8001b32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b34:	230a      	movs	r3, #10
 8001b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4805      	ldr	r0, [pc, #20]	@ (8001b54 <MX_GPIO_Init+0x378>)
 8001b40:	f005 fbfa 	bl	8007338 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b44:	bf00      	nop
 8001b46:	3740      	adds	r7, #64	@ 0x40
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40021800 	.word	0x40021800
 8001b50:	40020800 	.word	0x40020800
 8001b54:	40020000 	.word	0x40020000

08001b58 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
    // 1. Increment Debug Counter
    RxCallbackCount++;
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	3301      	adds	r3, #1
 8001b64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b66:	6013      	str	r3, [r2, #0]

    // 2. Copy Input Buffer to Output Buffer (Loopback)
    // We iterate through the buffer and copy values.
    // Note: You can add simple processing here (volume, filtering) if you want.
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	e00a      	b.n	8001b84 <BSP_AUDIO_IN_TransferComplete_CallBack+0x2c>
    {
        TxBuffer[i] = RxBuffer[i];
 8001b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x4c>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001b76:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3301      	adds	r3, #1
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b8a:	dbf0      	blt.n	8001b6e <BSP_AUDIO_IN_TransferComplete_CallBack+0x16>

    // Note: BSP_AUDIO_OUT_Play is circular, so it automatically picks up
    // the new data in TxBuffer for the next transmission cycle.
    // ADD THIS LINE TEMPORARILY:
    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it.
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001b8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b90:	4805      	ldr	r0, [pc, #20]	@ (8001ba8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b92:	f7fe fd07 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20013014 	.word	0x20013014
 8001ba4:	20010000 	.word	0x20010000
 8001ba8:	20011000 	.word	0x20011000

08001bac <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
	...

08001bbc <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001bc2:	463b      	mov	r3, r7
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001bce:	f004 f8b3 	bl	8005d38 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001bde:	231f      	movs	r3, #31
 8001be0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001be2:	2387      	movs	r3, #135	@ 0x87
 8001be4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001bea:	2303      	movs	r3, #3
 8001bec:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bfe:	463b      	mov	r3, r7
 8001c00:	4618      	mov	r0, r3
 8001c02:	f004 f8d1 	bl	8005da8 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001c06:	2301      	movs	r3, #1
 8001c08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <User_MPU_Config+0x8c>)
 8001c10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001c12:	230e      	movs	r3, #14
 8001c14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001c16:	2300      	movs	r3, #0
 8001c18:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c26:	2301      	movs	r3, #1
 8001c28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c32:	463b      	mov	r3, r7
 8001c34:	4618      	mov	r0, r3
 8001c36:	f004 f8b7 	bl	8005da8 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c3a:	2004      	movs	r0, #4
 8001c3c:	f004 f894 	bl	8005d68 <HAL_MPU_Enable>
}
 8001c40:	bf00      	nop
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20010000 	.word	0x20010000

08001c4c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001c54:	f015 fd36 	bl	80176c4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c58:	2001      	movs	r0, #1
 8001c5a:	f013 fa2f 	bl	80150bc <osDelay>
 8001c5e:	e7fb      	b.n	8001c58 <StartDefaultTask+0xc>

08001c60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d101      	bne.n	8001c76 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001c72:	f003 fca3 	bl	80055bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40001000 	.word	0x40001000

08001c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c88:	b672      	cpsid	i
}
 8001c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <Error_Handler+0x8>

08001c90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	4a10      	ldr	r2, [pc, #64]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	210f      	movs	r1, #15
 8001cca:	f06f 0001 	mvn.w	r0, #1
 8001cce:	f004 f809 	bl	8005ce4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800

08001ce0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a21      	ldr	r2, [pc, #132]	@ (8001d84 <HAL_ADC_MspInit+0xa4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d13c      	bne.n	8001d7c <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001d02:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d06:	4a20      	ldr	r2, [pc, #128]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d20:	f043 0320 	orr.w	r3, r3, #32
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0320 	and.w	r3, r3, #32
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4a14      	ldr	r2, [pc, #80]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <HAL_ADC_MspInit+0xa8>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001d4a:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001d4e:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d50:	2303      	movs	r3, #3
 8001d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	480b      	ldr	r0, [pc, #44]	@ (8001d8c <HAL_ADC_MspInit+0xac>)
 8001d60:	f005 faea 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001d64:	2301      	movs	r3, #1
 8001d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	4619      	mov	r1, r3
 8001d76:	4806      	ldr	r0, [pc, #24]	@ (8001d90 <HAL_ADC_MspInit+0xb0>)
 8001d78:	f005 fade 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001d7c:	bf00      	nop
 8001d7e:	3728      	adds	r7, #40	@ 0x28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40012200 	.word	0x40012200
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40021400 	.word	0x40021400
 8001d90:	40020000 	.word	0x40020000

08001d94 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <HAL_CRC_MspInit+0x38>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d10b      	bne.n	8001dbe <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001da6:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <HAL_CRC_MspInit+0x3c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	4a09      	ldr	r2, [pc, #36]	@ (8001dd0 <HAL_CRC_MspInit+0x3c>)
 8001dac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <HAL_CRC_MspInit+0x3c>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001dbe:	bf00      	nop
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40023000 	.word	0x40023000
 8001dd0:	40023800 	.word	0x40023800

08001dd4 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08e      	sub	sp, #56	@ 0x38
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a50      	ldr	r2, [pc, #320]	@ (8001f34 <HAL_DCMI_MspInit+0x160>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	f040 809a 	bne.w	8001f2c <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001df8:	4b4f      	ldr	r3, [pc, #316]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dfc:	4a4e      	ldr	r2, [pc, #312]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e04:	4b4c      	ldr	r3, [pc, #304]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	623b      	str	r3, [r7, #32]
 8001e0e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e10:	4b49      	ldr	r3, [pc, #292]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e14:	4a48      	ldr	r2, [pc, #288]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e16:	f043 0310 	orr.w	r3, r3, #16
 8001e1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1c:	4b46      	ldr	r3, [pc, #280]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e28:	4b43      	ldr	r3, [pc, #268]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2c:	4a42      	ldr	r2, [pc, #264]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e2e:	f043 0308 	orr.w	r3, r3, #8
 8001e32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e34:	4b40      	ldr	r3, [pc, #256]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e40:	4b3d      	ldr	r3, [pc, #244]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e44:	4a3c      	ldr	r2, [pc, #240]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5c:	4a36      	ldr	r2, [pc, #216]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e62:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e64:	4b34      	ldr	r3, [pc, #208]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e70:	4b31      	ldr	r3, [pc, #196]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e74:	4a30      	ldr	r2, [pc, #192]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f38 <HAL_DCMI_MspInit+0x164>)
 8001e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001e88:	2360      	movs	r3, #96	@ 0x60
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e98:	230d      	movs	r3, #13
 8001e9a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4826      	ldr	r0, [pc, #152]	@ (8001f3c <HAL_DCMI_MspInit+0x168>)
 8001ea4:	f005 fa48 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001ea8:	2308      	movs	r3, #8
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eac:	2302      	movs	r3, #2
 8001eae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001eb8:	230d      	movs	r3, #13
 8001eba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	481f      	ldr	r0, [pc, #124]	@ (8001f40 <HAL_DCMI_MspInit+0x16c>)
 8001ec4:	f005 fa38 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001ec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001eda:	230d      	movs	r3, #13
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4817      	ldr	r0, [pc, #92]	@ (8001f44 <HAL_DCMI_MspInit+0x170>)
 8001ee6:	f005 fa27 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001eea:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001efc:	230d      	movs	r3, #13
 8001efe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f04:	4619      	mov	r1, r3
 8001f06:	4810      	ldr	r0, [pc, #64]	@ (8001f48 <HAL_DCMI_MspInit+0x174>)
 8001f08:	f005 fa16 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001f0c:	2350      	movs	r3, #80	@ 0x50
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001f1c:	230d      	movs	r3, #13
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f24:	4619      	mov	r1, r3
 8001f26:	4809      	ldr	r0, [pc, #36]	@ (8001f4c <HAL_DCMI_MspInit+0x178>)
 8001f28:	f005 fa06 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3738      	adds	r7, #56	@ 0x38
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	50050000 	.word	0x50050000
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	40021800 	.word	0x40021800
 8001f48:	40021c00 	.word	0x40021c00
 8001f4c:	40020000 	.word	0x40020000

08001f50 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f94 <HAL_DMA2D_MspInit+0x44>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d113      	bne.n	8001f8a <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_DMA2D_MspInit+0x48>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <HAL_DMA2D_MspInit+0x48>)
 8001f68:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_DMA2D_MspInit+0x48>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2105      	movs	r1, #5
 8001f7e:	205a      	movs	r0, #90	@ 0x5a
 8001f80:	f003 feb0 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001f84:	205a      	movs	r0, #90	@ 0x5a
 8001f86:	f003 fec9 	bl	8005d1c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001f8a:	bf00      	nop
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	4002b000 	.word	0x4002b000
 8001f98:	40023800 	.word	0x40023800

08001f9c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08e      	sub	sp, #56	@ 0x38
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
 8001fb2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a3f      	ldr	r2, [pc, #252]	@ (80020b8 <HAL_ETH_MspInit+0x11c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d178      	bne.n	80020b0 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	4a3e      	ldr	r2, [pc, #248]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fca:	4b3c      	ldr	r3, [pc, #240]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd2:	623b      	str	r3, [r7, #32]
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
 8001fd6:	4b39      	ldr	r3, [pc, #228]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	4a38      	ldr	r2, [pc, #224]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fdc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe2:	4b36      	ldr	r3, [pc, #216]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	4b33      	ldr	r3, [pc, #204]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	4a32      	ldr	r2, [pc, #200]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001ff4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffa:	4b30      	ldr	r3, [pc, #192]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002002:	61bb      	str	r3, [r7, #24]
 8002004:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002006:	4b2d      	ldr	r3, [pc, #180]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	4a2c      	ldr	r2, [pc, #176]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 800200c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002010:	6313      	str	r3, [r2, #48]	@ 0x30
 8002012:	4b2a      	ldr	r3, [pc, #168]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800201e:	4b27      	ldr	r3, [pc, #156]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a26      	ldr	r2, [pc, #152]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002024:	f043 0304 	orr.w	r3, r3, #4
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b24      	ldr	r3, [pc, #144]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	4b21      	ldr	r3, [pc, #132]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	4a20      	ldr	r2, [pc, #128]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6313      	str	r3, [r2, #48]	@ 0x30
 8002042:	4b1e      	ldr	r3, [pc, #120]	@ (80020bc <HAL_ETH_MspInit+0x120>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800204e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002052:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800205c:	2302      	movs	r3, #2
 800205e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002060:	230b      	movs	r3, #11
 8002062:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002064:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002068:	4619      	mov	r1, r3
 800206a:	4815      	ldr	r0, [pc, #84]	@ (80020c0 <HAL_ETH_MspInit+0x124>)
 800206c:	f005 f964 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002070:	2332      	movs	r3, #50	@ 0x32
 8002072:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800207c:	2302      	movs	r3, #2
 800207e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002080:	230b      	movs	r3, #11
 8002082:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002084:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002088:	4619      	mov	r1, r3
 800208a:	480e      	ldr	r0, [pc, #56]	@ (80020c4 <HAL_ETH_MspInit+0x128>)
 800208c:	f005 f954 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002090:	2386      	movs	r3, #134	@ 0x86
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800209c:	2302      	movs	r3, #2
 800209e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020a0:	230b      	movs	r3, #11
 80020a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020a8:	4619      	mov	r1, r3
 80020aa:	4807      	ldr	r0, [pc, #28]	@ (80020c8 <HAL_ETH_MspInit+0x12c>)
 80020ac:	f005 f944 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80020b0:	bf00      	nop
 80020b2:	3738      	adds	r7, #56	@ 0x38
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40028000 	.word	0x40028000
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40021800 	.word	0x40021800
 80020c4:	40020800 	.word	0x40020800
 80020c8:	40020000 	.word	0x40020000

080020cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0ac      	sub	sp, #176	@ 0xb0
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020e4:	f107 0318 	add.w	r3, r7, #24
 80020e8:	2284      	movs	r2, #132	@ 0x84
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f015 fe8d 	bl	8017e0c <memset>
  if(hi2c->Instance==I2C1)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a44      	ldr	r2, [pc, #272]	@ (8002208 <HAL_I2C_MspInit+0x13c>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d13d      	bne.n	8002178 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002100:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002102:	2300      	movs	r3, #0
 8002104:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002106:	f107 0318 	add.w	r3, r7, #24
 800210a:	4618      	mov	r0, r3
 800210c:	f009 fc60 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002116:	f7ff fdb5 	bl	8001c84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211a:	4b3c      	ldr	r3, [pc, #240]	@ (800220c <HAL_I2C_MspInit+0x140>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a3b      	ldr	r2, [pc, #236]	@ (800220c <HAL_I2C_MspInit+0x140>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b39      	ldr	r3, [pc, #228]	@ (800220c <HAL_I2C_MspInit+0x140>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002132:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002136:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800213a:	2312      	movs	r3, #18
 800213c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002140:	2301      	movs	r3, #1
 8002142:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002146:	2300      	movs	r3, #0
 8002148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800214c:	2304      	movs	r3, #4
 800214e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002152:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002156:	4619      	mov	r1, r3
 8002158:	482d      	ldr	r0, [pc, #180]	@ (8002210 <HAL_I2C_MspInit+0x144>)
 800215a:	f005 f8ed 	bl	8007338 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800215e:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <HAL_I2C_MspInit+0x140>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a2a      	ldr	r2, [pc, #168]	@ (800220c <HAL_I2C_MspInit+0x140>)
 8002164:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b28      	ldr	r3, [pc, #160]	@ (800220c <HAL_I2C_MspInit+0x140>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002176:	e042      	b.n	80021fe <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a25      	ldr	r2, [pc, #148]	@ (8002214 <HAL_I2C_MspInit+0x148>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d13d      	bne.n	80021fe <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002182:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002186:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002188:	2300      	movs	r3, #0
 800218a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800218e:	f107 0318 	add.w	r3, r7, #24
 8002192:	4618      	mov	r0, r3
 8002194:	f009 fc1c 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800219e:	f7ff fd71 	bl	8001c84 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80021a2:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a19      	ldr	r2, [pc, #100]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b17      	ldr	r3, [pc, #92]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80021ba:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80021be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c2:	2312      	movs	r3, #18
 80021c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ce:	2303      	movs	r3, #3
 80021d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021d4:	2304      	movs	r3, #4
 80021d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021de:	4619      	mov	r1, r3
 80021e0:	480d      	ldr	r0, [pc, #52]	@ (8002218 <HAL_I2C_MspInit+0x14c>)
 80021e2:	f005 f8a9 	bl	8007338 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a08      	ldr	r2, [pc, #32]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_I2C_MspInit+0x140>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
}
 80021fe:	bf00      	nop
 8002200:	37b0      	adds	r7, #176	@ 0xb0
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40005400 	.word	0x40005400
 800220c:	40023800 	.word	0x40023800
 8002210:	40020400 	.word	0x40020400
 8002214:	40005c00 	.word	0x40005c00
 8002218:	40021c00 	.word	0x40021c00

0800221c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <HAL_I2C_MspDeInit+0x64>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d110      	bne.n	8002250 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800222e:	4b15      	ldr	r3, [pc, #84]	@ (8002284 <HAL_I2C_MspDeInit+0x68>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	4a14      	ldr	r2, [pc, #80]	@ (8002284 <HAL_I2C_MspDeInit+0x68>)
 8002234:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002238:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 800223a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800223e:	4812      	ldr	r0, [pc, #72]	@ (8002288 <HAL_I2C_MspDeInit+0x6c>)
 8002240:	f005 fa26 	bl	8007690 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8002244:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002248:	480f      	ldr	r0, [pc, #60]	@ (8002288 <HAL_I2C_MspDeInit+0x6c>)
 800224a:	f005 fa21 	bl	8007690 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800224e:	e013      	b.n	8002278 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a0d      	ldr	r2, [pc, #52]	@ (800228c <HAL_I2C_MspDeInit+0x70>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d10e      	bne.n	8002278 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800225a:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <HAL_I2C_MspDeInit+0x68>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	4a09      	ldr	r2, [pc, #36]	@ (8002284 <HAL_I2C_MspDeInit+0x68>)
 8002260:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002264:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8002266:	2180      	movs	r1, #128	@ 0x80
 8002268:	4809      	ldr	r0, [pc, #36]	@ (8002290 <HAL_I2C_MspDeInit+0x74>)
 800226a:	f005 fa11 	bl	8007690 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800226e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002272:	4807      	ldr	r0, [pc, #28]	@ (8002290 <HAL_I2C_MspDeInit+0x74>)
 8002274:	f005 fa0c 	bl	8007690 <HAL_GPIO_DeInit>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40005400 	.word	0x40005400
 8002284:	40023800 	.word	0x40023800
 8002288:	40020400 	.word	0x40020400
 800228c:	40005c00 	.word	0x40005c00
 8002290:	40021c00 	.word	0x40021c00

08002294 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08e      	sub	sp, #56	@ 0x38
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a55      	ldr	r2, [pc, #340]	@ (8002408 <HAL_LTDC_MspInit+0x174>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	f040 80a3 	bne.w	80023fe <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80022b8:	4b54      	ldr	r3, [pc, #336]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022bc:	4a53      	ldr	r2, [pc, #332]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80022c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c4:	4b51      	ldr	r3, [pc, #324]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022cc:	623b      	str	r3, [r7, #32]
 80022ce:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022d0:	4b4e      	ldr	r3, [pc, #312]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	4a4d      	ldr	r2, [pc, #308]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022d6:	f043 0310 	orr.w	r3, r3, #16
 80022da:	6313      	str	r3, [r2, #48]	@ 0x30
 80022dc:	4b4b      	ldr	r3, [pc, #300]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	61fb      	str	r3, [r7, #28]
 80022e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80022e8:	4b48      	ldr	r3, [pc, #288]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ec:	4a47      	ldr	r2, [pc, #284]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f4:	4b45      	ldr	r3, [pc, #276]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022fc:	61bb      	str	r3, [r7, #24]
 80022fe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002300:	4b42      	ldr	r3, [pc, #264]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002304:	4a41      	ldr	r2, [pc, #260]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 8002306:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800230a:	6313      	str	r3, [r2, #48]	@ 0x30
 800230c:	4b3f      	ldr	r3, [pc, #252]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 800230e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002318:	4b3c      	ldr	r3, [pc, #240]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 800231a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231c:	4a3b      	ldr	r2, [pc, #236]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 800231e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002322:	6313      	str	r3, [r2, #48]	@ 0x30
 8002324:	4b39      	ldr	r3, [pc, #228]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 8002326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002330:	4b36      	ldr	r3, [pc, #216]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	4a35      	ldr	r2, [pc, #212]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 8002336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800233a:	6313      	str	r3, [r2, #48]	@ 0x30
 800233c:	4b33      	ldr	r3, [pc, #204]	@ (800240c <HAL_LTDC_MspInit+0x178>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002348:	2310      	movs	r3, #16
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002358:	230e      	movs	r3, #14
 800235a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800235c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002360:	4619      	mov	r1, r3
 8002362:	482b      	ldr	r0, [pc, #172]	@ (8002410 <HAL_LTDC_MspInit+0x17c>)
 8002364:	f004 ffe8 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002368:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236e:	2302      	movs	r3, #2
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	2300      	movs	r3, #0
 8002378:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800237a:	230e      	movs	r3, #14
 800237c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800237e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002382:	4619      	mov	r1, r3
 8002384:	4823      	ldr	r0, [pc, #140]	@ (8002414 <HAL_LTDC_MspInit+0x180>)
 8002386:	f004 ffd7 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800238a:	23f7      	movs	r3, #247	@ 0xf7
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238e:	2302      	movs	r3, #2
 8002390:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002396:	2300      	movs	r3, #0
 8002398:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800239a:	230e      	movs	r3, #14
 800239c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800239e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023a2:	4619      	mov	r1, r3
 80023a4:	481c      	ldr	r0, [pc, #112]	@ (8002418 <HAL_LTDC_MspInit+0x184>)
 80023a6:	f004 ffc7 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80023aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b8:	2300      	movs	r3, #0
 80023ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80023bc:	2309      	movs	r3, #9
 80023be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80023c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023c4:	4619      	mov	r1, r3
 80023c6:	4815      	ldr	r0, [pc, #84]	@ (800241c <HAL_LTDC_MspInit+0x188>)
 80023c8:	f004 ffb6 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80023cc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80023d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023da:	2300      	movs	r3, #0
 80023dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023de:	230e      	movs	r3, #14
 80023e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80023e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023e6:	4619      	mov	r1, r3
 80023e8:	480d      	ldr	r0, [pc, #52]	@ (8002420 <HAL_LTDC_MspInit+0x18c>)
 80023ea:	f004 ffa5 	bl	8007338 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2105      	movs	r1, #5
 80023f2:	2058      	movs	r0, #88	@ 0x58
 80023f4:	f003 fc76 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80023f8:	2058      	movs	r0, #88	@ 0x58
 80023fa:	f003 fc8f 	bl	8005d1c <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80023fe:	bf00      	nop
 8002400:	3738      	adds	r7, #56	@ 0x38
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40016800 	.word	0x40016800
 800240c:	40023800 	.word	0x40023800
 8002410:	40021000 	.word	0x40021000
 8002414:	40022400 	.word	0x40022400
 8002418:	40022800 	.word	0x40022800
 800241c:	40021800 	.word	0x40021800
 8002420:	40022000 	.word	0x40022000

08002424 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	@ 0x30
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242c:	f107 031c 	add.w	r3, r7, #28
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a3b      	ldr	r2, [pc, #236]	@ (8002530 <HAL_QSPI_MspInit+0x10c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d170      	bne.n	8002528 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002446:	4b3b      	ldr	r3, [pc, #236]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800244a:	4a3a      	ldr	r2, [pc, #232]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 800244c:	f043 0302 	orr.w	r3, r3, #2
 8002450:	6393      	str	r3, [r2, #56]	@ 0x38
 8002452:	4b38      	ldr	r3, [pc, #224]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800245e:	4b35      	ldr	r3, [pc, #212]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	4a34      	ldr	r2, [pc, #208]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002464:	f043 0310 	orr.w	r3, r3, #16
 8002468:	6313      	str	r3, [r2, #48]	@ 0x30
 800246a:	4b32      	ldr	r3, [pc, #200]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f003 0310 	and.w	r3, r3, #16
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	4b2f      	ldr	r3, [pc, #188]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a2e      	ldr	r2, [pc, #184]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 800247c:	f043 0302 	orr.w	r3, r3, #2
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b2c      	ldr	r3, [pc, #176]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800248e:	4b29      	ldr	r3, [pc, #164]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a28      	ldr	r2, [pc, #160]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 8002494:	f043 0308 	orr.w	r3, r3, #8
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b26      	ldr	r3, [pc, #152]	@ (8002534 <HAL_QSPI_MspInit+0x110>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80024a6:	2304      	movs	r3, #4
 80024a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024b6:	2309      	movs	r3, #9
 80024b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80024ba:	f107 031c 	add.w	r3, r7, #28
 80024be:	4619      	mov	r1, r3
 80024c0:	481d      	ldr	r0, [pc, #116]	@ (8002538 <HAL_QSPI_MspInit+0x114>)
 80024c2:	f004 ff39 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80024c6:	2340      	movs	r3, #64	@ 0x40
 80024c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ca:	2302      	movs	r3, #2
 80024cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d2:	2303      	movs	r3, #3
 80024d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80024d6:	230a      	movs	r3, #10
 80024d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80024da:	f107 031c 	add.w	r3, r7, #28
 80024de:	4619      	mov	r1, r3
 80024e0:	4816      	ldr	r0, [pc, #88]	@ (800253c <HAL_QSPI_MspInit+0x118>)
 80024e2:	f004 ff29 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024e6:	2304      	movs	r3, #4
 80024e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f2:	2303      	movs	r3, #3
 80024f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024f6:	2309      	movs	r3, #9
 80024f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fa:	f107 031c 	add.w	r3, r7, #28
 80024fe:	4619      	mov	r1, r3
 8002500:	480e      	ldr	r0, [pc, #56]	@ (800253c <HAL_QSPI_MspInit+0x118>)
 8002502:	f004 ff19 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002506:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800250a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002514:	2303      	movs	r3, #3
 8002516:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002518:	2309      	movs	r3, #9
 800251a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800251c:	f107 031c 	add.w	r3, r7, #28
 8002520:	4619      	mov	r1, r3
 8002522:	4807      	ldr	r0, [pc, #28]	@ (8002540 <HAL_QSPI_MspInit+0x11c>)
 8002524:	f004 ff08 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002528:	bf00      	nop
 800252a:	3730      	adds	r7, #48	@ 0x30
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	a0001000 	.word	0xa0001000
 8002534:	40023800 	.word	0x40023800
 8002538:	40021000 	.word	0x40021000
 800253c:	40020400 	.word	0x40020400
 8002540:	40020c00 	.word	0x40020c00

08002544 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b0a4      	sub	sp, #144	@ 0x90
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800254c:	f107 030c 	add.w	r3, r7, #12
 8002550:	2284      	movs	r2, #132	@ 0x84
 8002552:	2100      	movs	r1, #0
 8002554:	4618      	mov	r0, r3
 8002556:	f015 fc59 	bl	8017e0c <memset>
  if(hrtc->Instance==RTC)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a0e      	ldr	r2, [pc, #56]	@ (8002598 <HAL_RTC_MspInit+0x54>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d114      	bne.n	800258e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002564:	2320      	movs	r3, #32
 8002566:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800256c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800256e:	f107 030c 	add.w	r3, r7, #12
 8002572:	4618      	mov	r0, r3
 8002574:	f009 fa2c 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800257e:	f7ff fb81 	bl	8001c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_RTC_MspInit+0x58>)
 8002584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002586:	4a05      	ldr	r2, [pc, #20]	@ (800259c <HAL_RTC_MspInit+0x58>)
 8002588:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800258c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800258e:	bf00      	nop
 8002590:	3790      	adds	r7, #144	@ 0x90
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40002800 	.word	0x40002800
 800259c:	40023800 	.word	0x40023800

080025a0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b08a      	sub	sp, #40	@ 0x28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 0314 	add.w	r3, r7, #20
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a25      	ldr	r2, [pc, #148]	@ (8002654 <HAL_SD_MspInit+0xb4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d144      	bne.n	800264c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80025c2:	4b25      	ldr	r3, [pc, #148]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c6:	4a24      	ldr	r2, [pc, #144]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ce:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025da:	4b1f      	ldr	r3, [pc, #124]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a1e      	ldr	r2, [pc, #120]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025e0:	f043 0304 	orr.w	r3, r3, #4
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025f2:	4b19      	ldr	r3, [pc, #100]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a18      	ldr	r2, [pc, #96]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 80025f8:	f043 0308 	orr.w	r3, r3, #8
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b16      	ldr	r3, [pc, #88]	@ (8002658 <HAL_SD_MspInit+0xb8>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800260a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800260e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002610:	2302      	movs	r3, #2
 8002612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002618:	2303      	movs	r3, #3
 800261a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800261c:	230c      	movs	r3, #12
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	4619      	mov	r1, r3
 8002626:	480d      	ldr	r0, [pc, #52]	@ (800265c <HAL_SD_MspInit+0xbc>)
 8002628:	f004 fe86 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800262c:	2304      	movs	r3, #4
 800262e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002630:	2302      	movs	r3, #2
 8002632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800263c:	230c      	movs	r3, #12
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	4619      	mov	r1, r3
 8002646:	4806      	ldr	r0, [pc, #24]	@ (8002660 <HAL_SD_MspInit+0xc0>)
 8002648:	f004 fe76 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	@ 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40012c00 	.word	0x40012c00
 8002658:	40023800 	.word	0x40023800
 800265c:	40020800 	.word	0x40020800
 8002660:	40020c00 	.word	0x40020c00

08002664 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b0aa      	sub	sp, #168	@ 0xa8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800267c:	f107 0310 	add.w	r3, r7, #16
 8002680:	2284      	movs	r2, #132	@ 0x84
 8002682:	2100      	movs	r1, #0
 8002684:	4618      	mov	r0, r3
 8002686:	f015 fbc1 	bl	8017e0c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002692:	d143      	bne.n	800271c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002694:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002698:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800269a:	2364      	movs	r3, #100	@ 0x64
 800269c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800269e:	2302      	movs	r3, #2
 80026a0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80026a2:	2302      	movs	r3, #2
 80026a4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80026a6:	2302      	movs	r3, #2
 80026a8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 80026aa:	2301      	movs	r3, #1
 80026ac:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026ae:	f107 0310 	add.w	r3, r7, #16
 80026b2:	4618      	mov	r0, r3
 80026b4:	f009 f98c 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 80026be:	f7ff fae1 	bl	8001c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80026c2:	4b18      	ldr	r3, [pc, #96]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	4a17      	ldr	r2, [pc, #92]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ce:	4b15      	ldr	r3, [pc, #84]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026da:	4b12      	ldr	r3, [pc, #72]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	4a11      	ldr	r2, [pc, #68]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026e0:	f043 0308 	orr.w	r3, r3, #8
 80026e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002724 <HAL_SPDIFRX_MspInit+0xc0>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80026f2:	2380      	movs	r3, #128	@ 0x80
 80026f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f8:	2302      	movs	r3, #2
 80026fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002704:	2300      	movs	r3, #0
 8002706:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800270a:	2308      	movs	r3, #8
 800270c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002710:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002714:	4619      	mov	r1, r3
 8002716:	4804      	ldr	r0, [pc, #16]	@ (8002728 <HAL_SPDIFRX_MspInit+0xc4>)
 8002718:	f004 fe0e 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800271c:	bf00      	nop
 800271e:	37a8      	adds	r7, #168	@ 0xa8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40023800 	.word	0x40023800
 8002728:	40020c00 	.word	0x40020c00

0800272c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	@ 0x28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a25      	ldr	r2, [pc, #148]	@ (80027e0 <HAL_SPI_MspInit+0xb4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d144      	bne.n	80027d8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800274e:	4b25      	ldr	r3, [pc, #148]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	4a24      	ldr	r2, [pc, #144]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002758:	6413      	str	r3, [r2, #64]	@ 0x40
 800275a:	4b22      	ldr	r3, [pc, #136]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002762:	613b      	str	r3, [r7, #16]
 8002764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002766:	4b1f      	ldr	r3, [pc, #124]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	4a1e      	ldr	r2, [pc, #120]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 800276c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002770:	6313      	str	r3, [r2, #48]	@ 0x30
 8002772:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800277e:	4b19      	ldr	r3, [pc, #100]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	4a18      	ldr	r2, [pc, #96]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 8002784:	f043 0302 	orr.w	r3, r3, #2
 8002788:	6313      	str	r3, [r2, #48]	@ 0x30
 800278a:	4b16      	ldr	r3, [pc, #88]	@ (80027e4 <HAL_SPI_MspInit+0xb8>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	60bb      	str	r3, [r7, #8]
 8002794:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002796:	2302      	movs	r3, #2
 8002798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2302      	movs	r3, #2
 800279c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a2:	2300      	movs	r3, #0
 80027a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027a6:	2305      	movs	r3, #5
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 80027aa:	f107 0314 	add.w	r3, r7, #20
 80027ae:	4619      	mov	r1, r3
 80027b0:	480d      	ldr	r0, [pc, #52]	@ (80027e8 <HAL_SPI_MspInit+0xbc>)
 80027b2:	f004 fdc1 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80027b6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80027ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027c8:	2305      	movs	r3, #5
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	4619      	mov	r1, r3
 80027d2:	4806      	ldr	r0, [pc, #24]	@ (80027ec <HAL_SPI_MspInit+0xc0>)
 80027d4:	f004 fdb0 	bl	8007338 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80027d8:	bf00      	nop
 80027da:	3728      	adds	r7, #40	@ 0x28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40003800 	.word	0x40003800
 80027e4:	40023800 	.word	0x40023800
 80027e8:	40022000 	.word	0x40022000
 80027ec:	40020400 	.word	0x40020400

080027f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b089      	sub	sp, #36	@ 0x24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a2e      	ldr	r2, [pc, #184]	@ (80028b8 <HAL_TIM_Base_MspInit+0xc8>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d10c      	bne.n	800281c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002802:	4b2e      	ldr	r3, [pc, #184]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	4a2d      	ldr	r2, [pc, #180]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6453      	str	r3, [r2, #68]	@ 0x44
 800280e:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	61fb      	str	r3, [r7, #28]
 8002818:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800281a:	e046      	b.n	80028aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002824:	d10c      	bne.n	8002840 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002826:	4b25      	ldr	r3, [pc, #148]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	4a24      	ldr	r2, [pc, #144]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	6413      	str	r3, [r2, #64]	@ 0x40
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	69bb      	ldr	r3, [r7, #24]
}
 800283e:	e034      	b.n	80028aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1e      	ldr	r2, [pc, #120]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d10c      	bne.n	8002864 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800284a:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	4a1b      	ldr	r2, [pc, #108]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6413      	str	r3, [r2, #64]	@ 0x40
 8002856:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	697b      	ldr	r3, [r7, #20]
}
 8002862:	e022      	b.n	80028aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a16      	ldr	r2, [pc, #88]	@ (80028c4 <HAL_TIM_Base_MspInit+0xd4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d10c      	bne.n	8002888 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800286e:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	4a12      	ldr	r2, [pc, #72]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002874:	f043 0308 	orr.w	r3, r3, #8
 8002878:	6413      	str	r3, [r2, #64]	@ 0x40
 800287a:	4b10      	ldr	r3, [pc, #64]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	693b      	ldr	r3, [r7, #16]
}
 8002886:	e010      	b.n	80028aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a0e      	ldr	r2, [pc, #56]	@ (80028c8 <HAL_TIM_Base_MspInit+0xd8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d10b      	bne.n	80028aa <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002892:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002896:	4a09      	ldr	r2, [pc, #36]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 8002898:	f043 0302 	orr.w	r3, r3, #2
 800289c:	6453      	str	r3, [r2, #68]	@ 0x44
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <HAL_TIM_Base_MspInit+0xcc>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
}
 80028aa:	bf00      	nop
 80028ac:	3724      	adds	r7, #36	@ 0x24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40023800 	.word	0x40023800
 80028c0:	40000400 	.word	0x40000400
 80028c4:	40000c00 	.word	0x40000c00
 80028c8:	40010400 	.word	0x40010400

080028cc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002904 <HAL_TIM_PWM_MspInit+0x38>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d10b      	bne.n	80028f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80028de:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <HAL_TIM_PWM_MspInit+0x3c>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	4a09      	ldr	r2, [pc, #36]	@ (8002908 <HAL_TIM_PWM_MspInit+0x3c>)
 80028e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ea:	4b07      	ldr	r3, [pc, #28]	@ (8002908 <HAL_TIM_PWM_MspInit+0x3c>)
 80028ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 80028f6:	bf00      	nop
 80028f8:	3714      	adds	r7, #20
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40001800 	.word	0x40001800
 8002908:	40023800 	.word	0x40023800

0800290c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08c      	sub	sp, #48	@ 0x30
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002914:	f107 031c 	add.w	r3, r7, #28
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	60da      	str	r2, [r3, #12]
 8002922:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a56      	ldr	r2, [pc, #344]	@ (8002a84 <HAL_TIM_MspPostInit+0x178>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d11d      	bne.n	800296a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	4b56      	ldr	r3, [pc, #344]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002932:	4a55      	ldr	r2, [pc, #340]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6313      	str	r3, [r2, #48]	@ 0x30
 800293a:	4b53      	ldr	r3, [pc, #332]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	61bb      	str	r3, [r7, #24]
 8002944:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002946:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002954:	2300      	movs	r3, #0
 8002956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002958:	2301      	movs	r3, #1
 800295a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800295c:	f107 031c 	add.w	r3, r7, #28
 8002960:	4619      	mov	r1, r3
 8002962:	484a      	ldr	r0, [pc, #296]	@ (8002a8c <HAL_TIM_MspPostInit+0x180>)
 8002964:	f004 fce8 	bl	8007338 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002968:	e087      	b.n	8002a7a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002972:	d11d      	bne.n	80029b0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002974:	4b44      	ldr	r3, [pc, #272]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002978:	4a43      	ldr	r2, [pc, #268]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 800297a:	f043 0301 	orr.w	r3, r3, #1
 800297e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002980:	4b41      	ldr	r3, [pc, #260]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	617b      	str	r3, [r7, #20]
 800298a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800298c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800299e:	2301      	movs	r3, #1
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	4619      	mov	r1, r3
 80029a8:	4838      	ldr	r0, [pc, #224]	@ (8002a8c <HAL_TIM_MspPostInit+0x180>)
 80029aa:	f004 fcc5 	bl	8007338 <HAL_GPIO_Init>
}
 80029ae:	e064      	b.n	8002a7a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a36      	ldr	r2, [pc, #216]	@ (8002a90 <HAL_TIM_MspPostInit+0x184>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d11c      	bne.n	80029f4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	4b33      	ldr	r3, [pc, #204]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029be:	4a32      	ldr	r2, [pc, #200]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c6:	4b30      	ldr	r3, [pc, #192]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80029d2:	2310      	movs	r3, #16
 80029d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2302      	movs	r3, #2
 80029d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029de:	2300      	movs	r3, #0
 80029e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029e2:	2302      	movs	r3, #2
 80029e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80029e6:	f107 031c 	add.w	r3, r7, #28
 80029ea:	4619      	mov	r1, r3
 80029ec:	4829      	ldr	r0, [pc, #164]	@ (8002a94 <HAL_TIM_MspPostInit+0x188>)
 80029ee:	f004 fca3 	bl	8007338 <HAL_GPIO_Init>
}
 80029f2:	e042      	b.n	8002a7a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a27      	ldr	r2, [pc, #156]	@ (8002a98 <HAL_TIM_MspPostInit+0x18c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d11c      	bne.n	8002a38 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80029fe:	4b22      	ldr	r3, [pc, #136]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	4a21      	ldr	r2, [pc, #132]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002a26:	2302      	movs	r3, #2
 8002a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002a2a:	f107 031c 	add.w	r3, r7, #28
 8002a2e:	4619      	mov	r1, r3
 8002a30:	481a      	ldr	r0, [pc, #104]	@ (8002a9c <HAL_TIM_MspPostInit+0x190>)
 8002a32:	f004 fc81 	bl	8007338 <HAL_GPIO_Init>
}
 8002a36:	e020      	b.n	8002a7a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a18      	ldr	r2, [pc, #96]	@ (8002aa0 <HAL_TIM_MspPostInit+0x194>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d11b      	bne.n	8002a7a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a42:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	4a10      	ldr	r2, [pc, #64]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a88 <HAL_TIM_MspPostInit+0x17c>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a56:	60bb      	str	r3, [r7, #8]
 8002a58:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002a5a:	2340      	movs	r3, #64	@ 0x40
 8002a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2300      	movs	r3, #0
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002a6a:	2309      	movs	r3, #9
 8002a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002a6e:	f107 031c 	add.w	r3, r7, #28
 8002a72:	4619      	mov	r1, r3
 8002a74:	480b      	ldr	r0, [pc, #44]	@ (8002aa4 <HAL_TIM_MspPostInit+0x198>)
 8002a76:	f004 fc5f 	bl	8007338 <HAL_GPIO_Init>
}
 8002a7a:	bf00      	nop
 8002a7c:	3730      	adds	r7, #48	@ 0x30
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40010000 	.word	0x40010000
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	40020000 	.word	0x40020000
 8002a90:	40000400 	.word	0x40000400
 8002a94:	40020400 	.word	0x40020400
 8002a98:	40000c00 	.word	0x40000c00
 8002a9c:	40022000 	.word	0x40022000
 8002aa0:	40001800 	.word	0x40001800
 8002aa4:	40021c00 	.word	0x40021c00

08002aa8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b0ae      	sub	sp, #184	@ 0xb8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ac0:	f107 0320 	add.w	r3, r7, #32
 8002ac4:	2284      	movs	r2, #132	@ 0x84
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f015 f99f 	bl	8017e0c <memset>
  if(huart->Instance==USART1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a53      	ldr	r2, [pc, #332]	@ (8002c20 <HAL_UART_MspInit+0x178>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d15d      	bne.n	8002b94 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ad8:	2340      	movs	r3, #64	@ 0x40
 8002ada:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002adc:	2300      	movs	r3, #0
 8002ade:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ae0:	f107 0320 	add.w	r3, r7, #32
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f008 ff73 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002af0:	f7ff f8c8 	bl	8001c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002af4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	4a4a      	ldr	r2, [pc, #296]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002afa:	f043 0310 	orr.w	r3, r3, #16
 8002afe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b00:	4b48      	ldr	r3, [pc, #288]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0c:	4b45      	ldr	r3, [pc, #276]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	4a44      	ldr	r2, [pc, #272]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b12:	f043 0302 	orr.w	r3, r3, #2
 8002b16:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b18:	4b42      	ldr	r3, [pc, #264]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b24:	4b3f      	ldr	r3, [pc, #252]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	4a3e      	ldr	r2, [pc, #248]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b30:	4b3c      	ldr	r3, [pc, #240]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002b3c:	2380      	movs	r3, #128	@ 0x80
 8002b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b54:	2307      	movs	r3, #7
 8002b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002b5a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4831      	ldr	r0, [pc, #196]	@ (8002c28 <HAL_UART_MspInit+0x180>)
 8002b62:	f004 fbe9 	bl	8007338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002b66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b80:	2307      	movs	r3, #7
 8002b82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002b86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4827      	ldr	r0, [pc, #156]	@ (8002c2c <HAL_UART_MspInit+0x184>)
 8002b8e:	f004 fbd3 	bl	8007338 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002b92:	e040      	b.n	8002c16 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a25      	ldr	r2, [pc, #148]	@ (8002c30 <HAL_UART_MspInit+0x188>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d13b      	bne.n	8002c16 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002b9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ba2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ba8:	f107 0320 	add.w	r3, r7, #32
 8002bac:	4618      	mov	r0, r3
 8002bae:	f008 ff0f 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002bb8:	f7ff f864 	bl	8001c84 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002bbc:	4b19      	ldr	r3, [pc, #100]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc0:	4a18      	ldr	r2, [pc, #96]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002bc2:	f043 0320 	orr.w	r3, r3, #32
 8002bc6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bc8:	4b16      	ldr	r3, [pc, #88]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bcc:	f003 0320 	and.w	r3, r3, #32
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bd4:	4b13      	ldr	r3, [pc, #76]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd8:	4a12      	ldr	r2, [pc, #72]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002bda:	f043 0304 	orr.w	r3, r3, #4
 8002bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be0:	4b10      	ldr	r3, [pc, #64]	@ (8002c24 <HAL_UART_MspInit+0x17c>)
 8002be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002bec:	23c0      	movs	r3, #192	@ 0xc0
 8002bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002c04:	2308      	movs	r3, #8
 8002c06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4808      	ldr	r0, [pc, #32]	@ (8002c34 <HAL_UART_MspInit+0x18c>)
 8002c12:	f004 fb91 	bl	8007338 <HAL_GPIO_Init>
}
 8002c16:	bf00      	nop
 8002c18:	37b8      	adds	r7, #184	@ 0xb8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40011000 	.word	0x40011000
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40020400 	.word	0x40020400
 8002c2c:	40020000 	.word	0x40020000
 8002c30:	40011400 	.word	0x40011400
 8002c34:	40020800 	.word	0x40020800

08002c38 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002c3e:	1d3b      	adds	r3, r7, #4
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	60da      	str	r2, [r3, #12]
 8002c4a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d38 <HAL_FMC_MspInit+0x100>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d16d      	bne.n	8002d30 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002c54:	4b38      	ldr	r3, [pc, #224]	@ (8002d38 <HAL_FMC_MspInit+0x100>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002c5a:	4b38      	ldr	r3, [pc, #224]	@ (8002d3c <HAL_FMC_MspInit+0x104>)
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5e:	4a37      	ldr	r2, [pc, #220]	@ (8002d3c <HAL_FMC_MspInit+0x104>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c66:	4b35      	ldr	r3, [pc, #212]	@ (8002d3c <HAL_FMC_MspInit+0x104>)
 8002c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002c72:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002c76:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c80:	2303      	movs	r3, #3
 8002c82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c84:	230c      	movs	r3, #12
 8002c86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c88:	1d3b      	adds	r3, r7, #4
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	482c      	ldr	r0, [pc, #176]	@ (8002d40 <HAL_FMC_MspInit+0x108>)
 8002c8e:	f004 fb53 	bl	8007338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002c92:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002c96:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ca4:	230c      	movs	r3, #12
 8002ca6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	4619      	mov	r1, r3
 8002cac:	4825      	ldr	r0, [pc, #148]	@ (8002d44 <HAL_FMC_MspInit+0x10c>)
 8002cae:	f004 fb43 	bl	8007338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002cb2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002cb6:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cc4:	230c      	movs	r3, #12
 8002cc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	4619      	mov	r1, r3
 8002ccc:	481e      	ldr	r0, [pc, #120]	@ (8002d48 <HAL_FMC_MspInit+0x110>)
 8002cce:	f004 fb33 	bl	8007338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002cd2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002cd6:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ce4:	230c      	movs	r3, #12
 8002ce6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	4817      	ldr	r0, [pc, #92]	@ (8002d4c <HAL_FMC_MspInit+0x114>)
 8002cee:	f004 fb23 	bl	8007338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002cf2:	2328      	movs	r3, #40	@ 0x28
 8002cf4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002d02:	230c      	movs	r3, #12
 8002d04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002d06:	1d3b      	adds	r3, r7, #4
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4811      	ldr	r0, [pc, #68]	@ (8002d50 <HAL_FMC_MspInit+0x118>)
 8002d0c:	f004 fb14 	bl	8007338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002d10:	2308      	movs	r3, #8
 8002d12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d14:	2302      	movs	r3, #2
 8002d16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002d20:	230c      	movs	r3, #12
 8002d22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002d24:	1d3b      	adds	r3, r7, #4
 8002d26:	4619      	mov	r1, r3
 8002d28:	480a      	ldr	r0, [pc, #40]	@ (8002d54 <HAL_FMC_MspInit+0x11c>)
 8002d2a:	f004 fb05 	bl	8007338 <HAL_GPIO_Init>
 8002d2e:	e000      	b.n	8002d32 <HAL_FMC_MspInit+0xfa>
    return;
 8002d30:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20013020 	.word	0x20013020
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40021800 	.word	0x40021800
 8002d48:	40020c00 	.word	0x40020c00
 8002d4c:	40021400 	.word	0x40021400
 8002d50:	40021c00 	.word	0x40021c00
 8002d54:	40020800 	.word	0x40020800

08002d58 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002d60:	f7ff ff6a 	bl	8002c38 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08a      	sub	sp, #40	@ 0x28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a62      	ldr	r2, [pc, #392]	@ (8002f04 <HAL_SAI_MspInit+0x198>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d15c      	bne.n	8002e38 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002d7e:	4b62      	ldr	r3, [pc, #392]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10b      	bne.n	8002d9e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002d86:	4b61      	ldr	r3, [pc, #388]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8a:	4a60      	ldr	r2, [pc, #384]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002d8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d92:	4b5e      	ldr	r3, [pc, #376]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d9a:	613b      	str	r3, [r7, #16]
 8002d9c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002d9e:	4b5a      	ldr	r3, [pc, #360]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	3301      	adds	r3, #1
 8002da4:	4a58      	ldr	r2, [pc, #352]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002da6:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002da8:	23f0      	movs	r3, #240	@ 0xf0
 8002daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002db8:	230a      	movs	r3, #10
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002dbc:	f107 0314 	add.w	r3, r7, #20
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4853      	ldr	r0, [pc, #332]	@ (8002f10 <HAL_SAI_MspInit+0x1a4>)
 8002dc4:	f004 fab8 	bl	8007338 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002dc8:	4b52      	ldr	r3, [pc, #328]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dca:	4a53      	ldr	r2, [pc, #332]	@ (8002f18 <HAL_SAI_MspInit+0x1ac>)
 8002dcc:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002dce:	4b51      	ldr	r3, [pc, #324]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dd0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002dd4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dd6:	4b4f      	ldr	r3, [pc, #316]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dd8:	2240      	movs	r2, #64	@ 0x40
 8002dda:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002de2:	4b4c      	ldr	r3, [pc, #304]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002de4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002de8:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002dea:	4b4a      	ldr	r3, [pc, #296]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002df0:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002df2:	4b48      	ldr	r3, [pc, #288]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002df4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002df8:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002dfa:	4b46      	ldr	r3, [pc, #280]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002dfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e00:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002e02:	4b44      	ldr	r3, [pc, #272]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e08:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e0a:	4b42      	ldr	r3, [pc, #264]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002e10:	4840      	ldr	r0, [pc, #256]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e12:	f003 f975 	bl	8006100 <HAL_DMA_Init>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002e1c:	f7fe ff32 	bl	8001c84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a3c      	ldr	r2, [pc, #240]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e24:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e26:	4a3b      	ldr	r2, [pc, #236]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a39      	ldr	r2, [pc, #228]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e30:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002e32:	4a38      	ldr	r2, [pc, #224]	@ (8002f14 <HAL_SAI_MspInit+0x1a8>)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a37      	ldr	r2, [pc, #220]	@ (8002f1c <HAL_SAI_MspInit+0x1b0>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d15c      	bne.n	8002efc <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002e42:	4b31      	ldr	r3, [pc, #196]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10b      	bne.n	8002e62 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002e4a:	4b30      	ldr	r3, [pc, #192]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002e50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e56:	4b2d      	ldr	r3, [pc, #180]	@ (8002f0c <HAL_SAI_MspInit+0x1a0>)
 8002e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e5e:	60fb      	str	r3, [r7, #12]
 8002e60:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002e62:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	3301      	adds	r3, #1
 8002e68:	4a27      	ldr	r2, [pc, #156]	@ (8002f08 <HAL_SAI_MspInit+0x19c>)
 8002e6a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	2302      	movs	r3, #2
 8002e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002e7e:	230a      	movs	r3, #10
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002e82:	f107 0314 	add.w	r3, r7, #20
 8002e86:	4619      	mov	r1, r3
 8002e88:	4825      	ldr	r0, [pc, #148]	@ (8002f20 <HAL_SAI_MspInit+0x1b4>)
 8002e8a:	f004 fa55 	bl	8007338 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002e8e:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002e90:	4a25      	ldr	r2, [pc, #148]	@ (8002f28 <HAL_SAI_MspInit+0x1bc>)
 8002e92:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002e94:	4b23      	ldr	r3, [pc, #140]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002e96:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002e9a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e9c:	4b21      	ldr	r3, [pc, #132]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea2:	4b20      	ldr	r3, [pc, #128]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002eaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eae:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002eb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002eb6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002eba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ebe:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002ec0:	4b18      	ldr	r3, [pc, #96]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ec2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ec6:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002ec8:	4b16      	ldr	r3, [pc, #88]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ece:	4b15      	ldr	r3, [pc, #84]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002ed4:	4813      	ldr	r0, [pc, #76]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ed6:	f003 f913 	bl	8006100 <HAL_DMA_Init>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002ee0:	f7fe fed0 	bl	8001c84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ee8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002eea:	4a0e      	ldr	r2, [pc, #56]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ef4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002ef6:	4a0b      	ldr	r2, [pc, #44]	@ (8002f24 <HAL_SAI_MspInit+0x1b8>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002efc:	bf00      	nop
 8002efe:	3728      	adds	r7, #40	@ 0x28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40015c04 	.word	0x40015c04
 8002f08:	20013024 	.word	0x20013024
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40022000 	.word	0x40022000
 8002f14:	20012b10 	.word	0x20012b10
 8002f18:	40026470 	.word	0x40026470
 8002f1c:	40015c24 	.word	0x40015c24
 8002f20:	40021800 	.word	0x40021800
 8002f24:	20012b70 	.word	0x20012b70
 8002f28:	400264a0 	.word	0x400264a0

08002f2c <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a23      	ldr	r2, [pc, #140]	@ (8002fc8 <HAL_SAI_MspDeInit+0x9c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d11c      	bne.n	8002f78 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8002f3e:	4b23      	ldr	r3, [pc, #140]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	4a21      	ldr	r2, [pc, #132]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f46:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002f48:	4b20      	ldr	r3, [pc, #128]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d105      	bne.n	8002f5c <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8002f50:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd0 <HAL_SAI_MspDeInit+0xa4>)
 8002f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f54:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd0 <HAL_SAI_MspDeInit+0xa4>)
 8002f56:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f5a:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002f5c:	21f0      	movs	r1, #240	@ 0xf0
 8002f5e:	481d      	ldr	r0, [pc, #116]	@ (8002fd4 <HAL_SAI_MspDeInit+0xa8>)
 8002f60:	f004 fb96 	bl	8007690 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f003 f977 	bl	800625c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f72:	4618      	mov	r0, r3
 8002f74:	f003 f972 	bl	800625c <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a16      	ldr	r2, [pc, #88]	@ (8002fd8 <HAL_SAI_MspDeInit+0xac>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d11d      	bne.n	8002fbe <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8002f82:	4b12      	ldr	r3, [pc, #72]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	4a10      	ldr	r2, [pc, #64]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f8a:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fcc <HAL_SAI_MspDeInit+0xa0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d105      	bne.n	8002fa0 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002f94:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd0 <HAL_SAI_MspDeInit+0xa4>)
 8002f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f98:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd0 <HAL_SAI_MspDeInit+0xa4>)
 8002f9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f9e:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8002fa0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002fa4:	480d      	ldr	r0, [pc, #52]	@ (8002fdc <HAL_SAI_MspDeInit+0xb0>)
 8002fa6:	f004 fb73 	bl	8007690 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f003 f954 	bl	800625c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f003 f94f 	bl	800625c <HAL_DMA_DeInit>
    }
}
 8002fbe:	bf00      	nop
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40015c04 	.word	0x40015c04
 8002fcc:	20013024 	.word	0x20013024
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40022000 	.word	0x40022000
 8002fd8:	40015c24 	.word	0x40015c24
 8002fdc:	40021800 	.word	0x40021800

08002fe0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08e      	sub	sp, #56	@ 0x38
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ff0:	4b33      	ldr	r3, [pc, #204]	@ (80030c0 <HAL_InitTick+0xe0>)
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff4:	4a32      	ldr	r2, [pc, #200]	@ (80030c0 <HAL_InitTick+0xe0>)
 8002ff6:	f043 0310 	orr.w	r3, r3, #16
 8002ffa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ffc:	4b30      	ldr	r3, [pc, #192]	@ (80030c0 <HAL_InitTick+0xe0>)
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003008:	f107 0210 	add.w	r2, r7, #16
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f008 fcaa 	bl	800b96c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003018:	6a3b      	ldr	r3, [r7, #32]
 800301a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800301c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301e:	2b00      	cmp	r3, #0
 8003020:	d103      	bne.n	800302a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003022:	f008 fc7b 	bl	800b91c <HAL_RCC_GetPCLK1Freq>
 8003026:	6378      	str	r0, [r7, #52]	@ 0x34
 8003028:	e004      	b.n	8003034 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800302a:	f008 fc77 	bl	800b91c <HAL_RCC_GetPCLK1Freq>
 800302e:	4603      	mov	r3, r0
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003036:	4a23      	ldr	r2, [pc, #140]	@ (80030c4 <HAL_InitTick+0xe4>)
 8003038:	fba2 2303 	umull	r2, r3, r2, r3
 800303c:	0c9b      	lsrs	r3, r3, #18
 800303e:	3b01      	subs	r3, #1
 8003040:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003042:	4b21      	ldr	r3, [pc, #132]	@ (80030c8 <HAL_InitTick+0xe8>)
 8003044:	4a21      	ldr	r2, [pc, #132]	@ (80030cc <HAL_InitTick+0xec>)
 8003046:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003048:	4b1f      	ldr	r3, [pc, #124]	@ (80030c8 <HAL_InitTick+0xe8>)
 800304a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800304e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003050:	4a1d      	ldr	r2, [pc, #116]	@ (80030c8 <HAL_InitTick+0xe8>)
 8003052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003054:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003056:	4b1c      	ldr	r3, [pc, #112]	@ (80030c8 <HAL_InitTick+0xe8>)
 8003058:	2200      	movs	r2, #0
 800305a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800305c:	4b1a      	ldr	r3, [pc, #104]	@ (80030c8 <HAL_InitTick+0xe8>)
 800305e:	2200      	movs	r2, #0
 8003060:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003062:	4b19      	ldr	r3, [pc, #100]	@ (80030c8 <HAL_InitTick+0xe8>)
 8003064:	2200      	movs	r2, #0
 8003066:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003068:	4817      	ldr	r0, [pc, #92]	@ (80030c8 <HAL_InitTick+0xe8>)
 800306a:	f00b fe14 	bl	800ec96 <HAL_TIM_Base_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003074:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003078:	2b00      	cmp	r3, #0
 800307a:	d11b      	bne.n	80030b4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800307c:	4812      	ldr	r0, [pc, #72]	@ (80030c8 <HAL_InitTick+0xe8>)
 800307e:	f00b fe61 	bl	800ed44 <HAL_TIM_Base_Start_IT>
 8003082:	4603      	mov	r3, r0
 8003084:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003088:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800308c:	2b00      	cmp	r3, #0
 800308e:	d111      	bne.n	80030b4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003090:	2036      	movs	r0, #54	@ 0x36
 8003092:	f002 fe43 	bl	8005d1c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b0f      	cmp	r3, #15
 800309a:	d808      	bhi.n	80030ae <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800309c:	2200      	movs	r2, #0
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	2036      	movs	r0, #54	@ 0x36
 80030a2:	f002 fe1f 	bl	8005ce4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030a6:	4a0a      	ldr	r2, [pc, #40]	@ (80030d0 <HAL_InitTick+0xf0>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6013      	str	r3, [r2, #0]
 80030ac:	e002      	b.n	80030b4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80030b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3738      	adds	r7, #56	@ 0x38
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40023800 	.word	0x40023800
 80030c4:	431bde83 	.word	0x431bde83
 80030c8:	20013028 	.word	0x20013028
 80030cc:	40001000 	.word	0x40001000
 80030d0:	20012038 	.word	0x20012038

080030d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <NMI_Handler+0x4>

080030dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <HardFault_Handler+0x4>

080030e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <MemManage_Handler+0x4>

080030ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030f0:	bf00      	nop
 80030f2:	e7fd      	b.n	80030f0 <BusFault_Handler+0x4>

080030f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030f8:	bf00      	nop
 80030fa:	e7fd      	b.n	80030f8 <UsageFault_Handler+0x4>

080030fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
	...

0800310c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003110:	4802      	ldr	r0, [pc, #8]	@ (800311c <TIM6_DAC_IRQHandler+0x10>)
 8003112:	f00b fee6 	bl	800eee2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20013028 	.word	0x20013028

08003120 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003124:	4802      	ldr	r0, [pc, #8]	@ (8003130 <DMA2_Stream4_IRQHandler+0x10>)
 8003126:	f003 f957 	bl	80063d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800312a:	bf00      	nop
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	20012b10 	.word	0x20012b10

08003134 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8003138:	4802      	ldr	r0, [pc, #8]	@ (8003144 <OTG_FS_IRQHandler+0x10>)
 800313a:	f004 fea3 	bl	8007e84 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	2001b7f0 	.word	0x2001b7f0

08003148 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800314c:	4802      	ldr	r0, [pc, #8]	@ (8003158 <DMA2_Stream6_IRQHandler+0x10>)
 800314e:	f003 f943 	bl	80063d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20012b70 	.word	0x20012b70

0800315c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003160:	4802      	ldr	r0, [pc, #8]	@ (800316c <LTDC_IRQHandler+0x10>)
 8003162:	f007 fbe1 	bl	800a928 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200128f4 	.word	0x200128f4

08003170 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003174:	4802      	ldr	r0, [pc, #8]	@ (8003180 <DMA2D_IRQHandler+0x10>)
 8003176:	f003 fbef 	bl	8006958 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	2001275c 	.word	0x2001275c

08003184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800318c:	4a14      	ldr	r2, [pc, #80]	@ (80031e0 <_sbrk+0x5c>)
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <_sbrk+0x60>)
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003198:	4b13      	ldr	r3, [pc, #76]	@ (80031e8 <_sbrk+0x64>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031a0:	4b11      	ldr	r3, [pc, #68]	@ (80031e8 <_sbrk+0x64>)
 80031a2:	4a12      	ldr	r2, [pc, #72]	@ (80031ec <_sbrk+0x68>)
 80031a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031a6:	4b10      	ldr	r3, [pc, #64]	@ (80031e8 <_sbrk+0x64>)
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4413      	add	r3, r2
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d207      	bcs.n	80031c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031b4:	f014 fe42 	bl	8017e3c <__errno>
 80031b8:	4603      	mov	r3, r0
 80031ba:	220c      	movs	r2, #12
 80031bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031c2:	e009      	b.n	80031d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031c4:	4b08      	ldr	r3, [pc, #32]	@ (80031e8 <_sbrk+0x64>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ca:	4b07      	ldr	r3, [pc, #28]	@ (80031e8 <_sbrk+0x64>)
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4413      	add	r3, r2
 80031d2:	4a05      	ldr	r2, [pc, #20]	@ (80031e8 <_sbrk+0x64>)
 80031d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031d6:	68fb      	ldr	r3, [r7, #12]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20010000 	.word	0x20010000
 80031e4:	00000400 	.word	0x00000400
 80031e8:	20013074 	.word	0x20013074
 80031ec:	20000000 	.word	0x20000000

080031f0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031f4:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <SystemInit+0x20>)
 80031f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031fa:	4a05      	ldr	r2, [pc, #20]	@ (8003210 <SystemInit+0x20>)
 80031fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003200:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003204:	bf00      	nop
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003214:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800324c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003218:	f7ff ffea 	bl	80031f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800321c:	480c      	ldr	r0, [pc, #48]	@ (8003250 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800321e:	490d      	ldr	r1, [pc, #52]	@ (8003254 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003220:	4a0d      	ldr	r2, [pc, #52]	@ (8003258 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003224:	e002      	b.n	800322c <LoopCopyDataInit>

08003226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800322a:	3304      	adds	r3, #4

0800322c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800322c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800322e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003230:	d3f9      	bcc.n	8003226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003232:	4a0a      	ldr	r2, [pc, #40]	@ (800325c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003234:	4c0a      	ldr	r4, [pc, #40]	@ (8003260 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003238:	e001      	b.n	800323e <LoopFillZerobss>

0800323a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800323a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800323c:	3204      	adds	r2, #4

0800323e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800323e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003240:	d3fb      	bcc.n	800323a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003242:	f014 fe01 	bl	8017e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003246:	f7fd f9fd 	bl	8000644 <main>
  bx  lr    
 800324a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800324c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003250:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003254:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 8003258:	0801801c 	.word	0x0801801c
  ldr r2, =_sbss
 800325c:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 8003260:	2001bd18 	.word	0x2001bd18

08003264 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003264:	e7fe      	b.n	8003264 <ADC_IRQHandler>
	...

08003268 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af00      	add	r7, sp, #0
 800326e:	607b      	str	r3, [r7, #4]
 8003270:	4603      	mov	r3, r0
 8003272:	81fb      	strh	r3, [r7, #14]
 8003274:	460b      	mov	r3, r1
 8003276:	81bb      	strh	r3, [r7, #12]
 8003278:	4613      	mov	r3, r2
 800327a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003280:	89bb      	ldrh	r3, [r7, #12]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8003286:	89bb      	ldrh	r3, [r7, #12]
 8003288:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800328c:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003292:	f001 fc71 	bl	8004b78 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003296:	89fb      	ldrh	r3, [r7, #14]
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2203      	movs	r2, #3
 800329c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80032a0:	4618      	mov	r0, r3
 80032a2:	f001 fafb 	bl	800489c <CODEC_IO_Write>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	4413      	add	r3, r2
 80032ae:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 80032b0:	89fb      	ldrh	r3, [r7, #14]
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2200      	movs	r2, #0
 80032b6:	f640 0117 	movw	r1, #2071	@ 0x817
 80032ba:	4618      	mov	r0, r3
 80032bc:	f001 faee 	bl	800489c <CODEC_IO_Write>
 80032c0:	4603      	mov	r3, r0
 80032c2:	461a      	mov	r2, r3
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	4413      	add	r3, r2
 80032c8:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 80032ca:	89fb      	ldrh	r3, [r7, #14]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2200      	movs	r2, #0
 80032d0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80032d4:	4618      	mov	r0, r3
 80032d6:	f001 fae1 	bl	800489c <CODEC_IO_Write>
 80032da:	4603      	mov	r3, r0
 80032dc:	461a      	mov	r2, r3
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	4413      	add	r3, r2
 80032e2:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	226c      	movs	r2, #108	@ 0x6c
 80032ea:	2139      	movs	r1, #57	@ 0x39
 80032ec:	4618      	mov	r0, r3
 80032ee:	f001 fad5 	bl	800489c <CODEC_IO_Write>
 80032f2:	4603      	mov	r3, r0
 80032f4:	461a      	mov	r2, r3
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	4413      	add	r3, r2
 80032fa:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 80032fc:	8afb      	ldrh	r3, [r7, #22]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00c      	beq.n	800331c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8003302:	89fb      	ldrh	r3, [r7, #14]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2213      	movs	r2, #19
 8003308:	2101      	movs	r1, #1
 800330a:	4618      	mov	r0, r3
 800330c:	f001 fac6 	bl	800489c <CODEC_IO_Write>
 8003310:	4603      	mov	r3, r0
 8003312:	461a      	mov	r2, r3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	4413      	add	r3, r2
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	e00b      	b.n	8003334 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800331c:	89fb      	ldrh	r3, [r7, #14]
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2203      	movs	r2, #3
 8003322:	2101      	movs	r1, #1
 8003324:	4618      	mov	r0, r3
 8003326:	f001 fab9 	bl	800489c <CODEC_IO_Write>
 800332a:	4603      	mov	r3, r0
 800332c:	461a      	mov	r2, r3
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	4413      	add	r3, r2
 8003332:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8003334:	2032      	movs	r0, #50	@ 0x32
 8003336:	f001 fc87 	bl	8004c48 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 800333a:	8b3b      	ldrh	r3, [r7, #24]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 815f 	beq.w	8003600 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8003342:	4bae      	ldr	r3, [pc, #696]	@ (80035fc <wm8994_Init+0x394>)
 8003344:	2201      	movs	r2, #1
 8003346:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8003348:	8b3b      	ldrh	r3, [r7, #24]
 800334a:	2b03      	cmp	r3, #3
 800334c:	f000 808c 	beq.w	8003468 <wm8994_Init+0x200>
 8003350:	2b03      	cmp	r3, #3
 8003352:	f300 8111 	bgt.w	8003578 <wm8994_Init+0x310>
 8003356:	2b01      	cmp	r3, #1
 8003358:	d002      	beq.n	8003360 <wm8994_Init+0xf8>
 800335a:	2b02      	cmp	r3, #2
 800335c:	d042      	beq.n	80033e4 <wm8994_Init+0x17c>
 800335e:	e10b      	b.n	8003578 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003360:	89fb      	ldrh	r3, [r7, #14]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003368:	2105      	movs	r1, #5
 800336a:	4618      	mov	r0, r3
 800336c:	f001 fa96 	bl	800489c <CODEC_IO_Write>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	4413      	add	r3, r2
 8003378:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800337a:	89fb      	ldrh	r3, [r7, #14]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2200      	movs	r2, #0
 8003380:	f240 6101 	movw	r1, #1537	@ 0x601
 8003384:	4618      	mov	r0, r3
 8003386:	f001 fa89 	bl	800489c <CODEC_IO_Write>
 800338a:	4603      	mov	r3, r0
 800338c:	461a      	mov	r2, r3
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	4413      	add	r3, r2
 8003392:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003394:	89fb      	ldrh	r3, [r7, #14]
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2200      	movs	r2, #0
 800339a:	f240 6102 	movw	r1, #1538	@ 0x602
 800339e:	4618      	mov	r0, r3
 80033a0:	f001 fa7c 	bl	800489c <CODEC_IO_Write>
 80033a4:	4603      	mov	r3, r0
 80033a6:	461a      	mov	r2, r3
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	4413      	add	r3, r2
 80033ac:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80033ae:	89fb      	ldrh	r3, [r7, #14]
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2202      	movs	r2, #2
 80033b4:	f240 6104 	movw	r1, #1540	@ 0x604
 80033b8:	4618      	mov	r0, r3
 80033ba:	f001 fa6f 	bl	800489c <CODEC_IO_Write>
 80033be:	4603      	mov	r3, r0
 80033c0:	461a      	mov	r2, r3
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	4413      	add	r3, r2
 80033c6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80033c8:	89fb      	ldrh	r3, [r7, #14]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2202      	movs	r2, #2
 80033ce:	f240 6105 	movw	r1, #1541	@ 0x605
 80033d2:	4618      	mov	r0, r3
 80033d4:	f001 fa62 	bl	800489c <CODEC_IO_Write>
 80033d8:	4603      	mov	r3, r0
 80033da:	461a      	mov	r2, r3
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	4413      	add	r3, r2
 80033e0:	61fb      	str	r3, [r7, #28]
      break;
 80033e2:	e110      	b.n	8003606 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80033e4:	89fb      	ldrh	r3, [r7, #14]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	f240 3203 	movw	r2, #771	@ 0x303
 80033ec:	2105      	movs	r1, #5
 80033ee:	4618      	mov	r0, r3
 80033f0:	f001 fa54 	bl	800489c <CODEC_IO_Write>
 80033f4:	4603      	mov	r3, r0
 80033f6:	461a      	mov	r2, r3
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	4413      	add	r3, r2
 80033fc:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80033fe:	89fb      	ldrh	r3, [r7, #14]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2201      	movs	r2, #1
 8003404:	f240 6101 	movw	r1, #1537	@ 0x601
 8003408:	4618      	mov	r0, r3
 800340a:	f001 fa47 	bl	800489c <CODEC_IO_Write>
 800340e:	4603      	mov	r3, r0
 8003410:	461a      	mov	r2, r3
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	4413      	add	r3, r2
 8003416:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003418:	89fb      	ldrh	r3, [r7, #14]
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2201      	movs	r2, #1
 800341e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003422:	4618      	mov	r0, r3
 8003424:	f001 fa3a 	bl	800489c <CODEC_IO_Write>
 8003428:	4603      	mov	r3, r0
 800342a:	461a      	mov	r2, r3
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	4413      	add	r3, r2
 8003430:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003432:	89fb      	ldrh	r3, [r7, #14]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2200      	movs	r2, #0
 8003438:	f240 6104 	movw	r1, #1540	@ 0x604
 800343c:	4618      	mov	r0, r3
 800343e:	f001 fa2d 	bl	800489c <CODEC_IO_Write>
 8003442:	4603      	mov	r3, r0
 8003444:	461a      	mov	r2, r3
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	4413      	add	r3, r2
 800344a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800344c:	89fb      	ldrh	r3, [r7, #14]
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2200      	movs	r2, #0
 8003452:	f240 6105 	movw	r1, #1541	@ 0x605
 8003456:	4618      	mov	r0, r3
 8003458:	f001 fa20 	bl	800489c <CODEC_IO_Write>
 800345c:	4603      	mov	r3, r0
 800345e:	461a      	mov	r2, r3
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	4413      	add	r3, r2
 8003464:	61fb      	str	r3, [r7, #28]
      break;
 8003466:	e0ce      	b.n	8003606 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003468:	8afb      	ldrh	r3, [r7, #22]
 800346a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800346e:	d141      	bne.n	80034f4 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003470:	89fb      	ldrh	r3, [r7, #14]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003478:	2105      	movs	r1, #5
 800347a:	4618      	mov	r0, r3
 800347c:	f001 fa0e 	bl	800489c <CODEC_IO_Write>
 8003480:	4603      	mov	r3, r0
 8003482:	461a      	mov	r2, r3
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	4413      	add	r3, r2
 8003488:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800348a:	89fb      	ldrh	r3, [r7, #14]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2203      	movs	r2, #3
 8003490:	f240 6101 	movw	r1, #1537	@ 0x601
 8003494:	4618      	mov	r0, r3
 8003496:	f001 fa01 	bl	800489c <CODEC_IO_Write>
 800349a:	4603      	mov	r3, r0
 800349c:	461a      	mov	r2, r3
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	4413      	add	r3, r2
 80034a2:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 80034a4:	89fb      	ldrh	r3, [r7, #14]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2203      	movs	r2, #3
 80034aa:	f240 6102 	movw	r1, #1538	@ 0x602
 80034ae:	4618      	mov	r0, r3
 80034b0:	f001 f9f4 	bl	800489c <CODEC_IO_Write>
 80034b4:	4603      	mov	r3, r0
 80034b6:	461a      	mov	r2, r3
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	4413      	add	r3, r2
 80034bc:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 80034be:	89fb      	ldrh	r3, [r7, #14]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2203      	movs	r2, #3
 80034c4:	f240 6104 	movw	r1, #1540	@ 0x604
 80034c8:	4618      	mov	r0, r3
 80034ca:	f001 f9e7 	bl	800489c <CODEC_IO_Write>
 80034ce:	4603      	mov	r3, r0
 80034d0:	461a      	mov	r2, r3
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	4413      	add	r3, r2
 80034d6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 80034d8:	89fb      	ldrh	r3, [r7, #14]
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2203      	movs	r2, #3
 80034de:	f240 6105 	movw	r1, #1541	@ 0x605
 80034e2:	4618      	mov	r0, r3
 80034e4:	f001 f9da 	bl	800489c <CODEC_IO_Write>
 80034e8:	4603      	mov	r3, r0
 80034ea:	461a      	mov	r2, r3
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	4413      	add	r3, r2
 80034f0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 80034f2:	e088      	b.n	8003606 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80034f4:	89fb      	ldrh	r3, [r7, #14]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80034fc:	2105      	movs	r1, #5
 80034fe:	4618      	mov	r0, r3
 8003500:	f001 f9cc 	bl	800489c <CODEC_IO_Write>
 8003504:	4603      	mov	r3, r0
 8003506:	461a      	mov	r2, r3
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	4413      	add	r3, r2
 800350c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800350e:	89fb      	ldrh	r3, [r7, #14]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2201      	movs	r2, #1
 8003514:	f240 6101 	movw	r1, #1537	@ 0x601
 8003518:	4618      	mov	r0, r3
 800351a:	f001 f9bf 	bl	800489c <CODEC_IO_Write>
 800351e:	4603      	mov	r3, r0
 8003520:	461a      	mov	r2, r3
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	4413      	add	r3, r2
 8003526:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003528:	89fb      	ldrh	r3, [r7, #14]
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2201      	movs	r2, #1
 800352e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003532:	4618      	mov	r0, r3
 8003534:	f001 f9b2 	bl	800489c <CODEC_IO_Write>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	4413      	add	r3, r2
 8003540:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003542:	89fb      	ldrh	r3, [r7, #14]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2202      	movs	r2, #2
 8003548:	f240 6104 	movw	r1, #1540	@ 0x604
 800354c:	4618      	mov	r0, r3
 800354e:	f001 f9a5 	bl	800489c <CODEC_IO_Write>
 8003552:	4603      	mov	r3, r0
 8003554:	461a      	mov	r2, r3
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	4413      	add	r3, r2
 800355a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 800355c:	89fb      	ldrh	r3, [r7, #14]
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2202      	movs	r2, #2
 8003562:	f240 6105 	movw	r1, #1541	@ 0x605
 8003566:	4618      	mov	r0, r3
 8003568:	f001 f998 	bl	800489c <CODEC_IO_Write>
 800356c:	4603      	mov	r3, r0
 800356e:	461a      	mov	r2, r3
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	4413      	add	r3, r2
 8003574:	61fb      	str	r3, [r7, #28]
      break;
 8003576:	e046      	b.n	8003606 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003578:	89fb      	ldrh	r3, [r7, #14]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f240 3203 	movw	r2, #771	@ 0x303
 8003580:	2105      	movs	r1, #5
 8003582:	4618      	mov	r0, r3
 8003584:	f001 f98a 	bl	800489c <CODEC_IO_Write>
 8003588:	4603      	mov	r3, r0
 800358a:	461a      	mov	r2, r3
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	4413      	add	r3, r2
 8003590:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003592:	89fb      	ldrh	r3, [r7, #14]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2201      	movs	r2, #1
 8003598:	f240 6101 	movw	r1, #1537	@ 0x601
 800359c:	4618      	mov	r0, r3
 800359e:	f001 f97d 	bl	800489c <CODEC_IO_Write>
 80035a2:	4603      	mov	r3, r0
 80035a4:	461a      	mov	r2, r3
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	4413      	add	r3, r2
 80035aa:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80035ac:	89fb      	ldrh	r3, [r7, #14]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2201      	movs	r2, #1
 80035b2:	f240 6102 	movw	r1, #1538	@ 0x602
 80035b6:	4618      	mov	r0, r3
 80035b8:	f001 f970 	bl	800489c <CODEC_IO_Write>
 80035bc:	4603      	mov	r3, r0
 80035be:	461a      	mov	r2, r3
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	4413      	add	r3, r2
 80035c4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80035c6:	89fb      	ldrh	r3, [r7, #14]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2200      	movs	r2, #0
 80035cc:	f240 6104 	movw	r1, #1540	@ 0x604
 80035d0:	4618      	mov	r0, r3
 80035d2:	f001 f963 	bl	800489c <CODEC_IO_Write>
 80035d6:	4603      	mov	r3, r0
 80035d8:	461a      	mov	r2, r3
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	4413      	add	r3, r2
 80035de:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80035e0:	89fb      	ldrh	r3, [r7, #14]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2200      	movs	r2, #0
 80035e6:	f240 6105 	movw	r1, #1541	@ 0x605
 80035ea:	4618      	mov	r0, r3
 80035ec:	f001 f956 	bl	800489c <CODEC_IO_Write>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461a      	mov	r2, r3
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	4413      	add	r3, r2
 80035f8:	61fb      	str	r3, [r7, #28]
      break;
 80035fa:	e004      	b.n	8003606 <wm8994_Init+0x39e>
 80035fc:	20013078 	.word	0x20013078
    }
  }
  else
  {
    outputEnabled = 0;
 8003600:	4b99      	ldr	r3, [pc, #612]	@ (8003868 <wm8994_Init+0x600>)
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8003606:	8afb      	ldrh	r3, [r7, #22]
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 81ab 	beq.w	8003964 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800360e:	4b97      	ldr	r3, [pc, #604]	@ (800386c <wm8994_Init+0x604>)
 8003610:	2201      	movs	r2, #1
 8003612:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003614:	8afb      	ldrh	r3, [r7, #22]
 8003616:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800361a:	f000 8129 	beq.w	8003870 <wm8994_Init+0x608>
 800361e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003622:	f300 819b 	bgt.w	800395c <wm8994_Init+0x6f4>
 8003626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800362a:	d05a      	beq.n	80036e2 <wm8994_Init+0x47a>
 800362c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003630:	f300 8194 	bgt.w	800395c <wm8994_Init+0x6f4>
 8003634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003638:	f000 80c6 	beq.w	80037c8 <wm8994_Init+0x560>
 800363c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003640:	f040 818c 	bne.w	800395c <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8003644:	89fb      	ldrh	r3, [r7, #14]
 8003646:	b2db      	uxtb	r3, r3
 8003648:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 800364c:	2104      	movs	r1, #4
 800364e:	4618      	mov	r0, r3
 8003650:	f001 f924 	bl	800489c <CODEC_IO_Write>
 8003654:	4603      	mov	r3, r0
 8003656:	461a      	mov	r2, r3
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	4413      	add	r3, r2
 800365c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800365e:	89fb      	ldrh	r3, [r7, #14]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	22db      	movs	r2, #219	@ 0xdb
 8003664:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003668:	4618      	mov	r0, r3
 800366a:	f001 f917 	bl	800489c <CODEC_IO_Write>
 800366e:	4603      	mov	r3, r0
 8003670:	461a      	mov	r2, r3
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	4413      	add	r3, r2
 8003676:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8003678:	89fb      	ldrh	r3, [r7, #14]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003680:	2102      	movs	r1, #2
 8003682:	4618      	mov	r0, r3
 8003684:	f001 f90a 	bl	800489c <CODEC_IO_Write>
 8003688:	4603      	mov	r3, r0
 800368a:	461a      	mov	r2, r3
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	4413      	add	r3, r2
 8003690:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003692:	89fb      	ldrh	r3, [r7, #14]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2202      	movs	r2, #2
 8003698:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800369c:	4618      	mov	r0, r3
 800369e:	f001 f8fd 	bl	800489c <CODEC_IO_Write>
 80036a2:	4603      	mov	r3, r0
 80036a4:	461a      	mov	r2, r3
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	4413      	add	r3, r2
 80036aa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80036ac:	89fb      	ldrh	r3, [r7, #14]
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2202      	movs	r2, #2
 80036b2:	f240 6109 	movw	r1, #1545	@ 0x609
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 f8f0 	bl	800489c <CODEC_IO_Write>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	4413      	add	r3, r2
 80036c4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80036c6:	89fb      	ldrh	r3, [r7, #14]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	220e      	movs	r2, #14
 80036cc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80036d0:	4618      	mov	r0, r3
 80036d2:	f001 f8e3 	bl	800489c <CODEC_IO_Write>
 80036d6:	4603      	mov	r3, r0
 80036d8:	461a      	mov	r2, r3
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	4413      	add	r3, r2
 80036de:	61fb      	str	r3, [r7, #28]
      break;
 80036e0:	e143      	b.n	800396a <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80036e2:	89fb      	ldrh	r3, [r7, #14]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2211      	movs	r2, #17
 80036e8:	2128      	movs	r1, #40	@ 0x28
 80036ea:	4618      	mov	r0, r3
 80036ec:	f001 f8d6 	bl	800489c <CODEC_IO_Write>
 80036f0:	4603      	mov	r3, r0
 80036f2:	461a      	mov	r2, r3
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	4413      	add	r3, r2
 80036f8:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80036fa:	89fb      	ldrh	r3, [r7, #14]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2235      	movs	r2, #53	@ 0x35
 8003700:	2129      	movs	r1, #41	@ 0x29
 8003702:	4618      	mov	r0, r3
 8003704:	f001 f8ca 	bl	800489c <CODEC_IO_Write>
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	4413      	add	r3, r2
 8003710:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003712:	89fb      	ldrh	r3, [r7, #14]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2235      	movs	r2, #53	@ 0x35
 8003718:	212a      	movs	r1, #42	@ 0x2a
 800371a:	4618      	mov	r0, r3
 800371c:	f001 f8be 	bl	800489c <CODEC_IO_Write>
 8003720:	4603      	mov	r3, r0
 8003722:	461a      	mov	r2, r3
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	4413      	add	r3, r2
 8003728:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800372a:	89fb      	ldrh	r3, [r7, #14]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	f240 3203 	movw	r2, #771	@ 0x303
 8003732:	2104      	movs	r1, #4
 8003734:	4618      	mov	r0, r3
 8003736:	f001 f8b1 	bl	800489c <CODEC_IO_Write>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	4413      	add	r3, r2
 8003742:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003744:	89fb      	ldrh	r3, [r7, #14]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	22db      	movs	r2, #219	@ 0xdb
 800374a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800374e:	4618      	mov	r0, r3
 8003750:	f001 f8a4 	bl	800489c <CODEC_IO_Write>
 8003754:	4603      	mov	r3, r0
 8003756:	461a      	mov	r2, r3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	4413      	add	r3, r2
 800375c:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800375e:	89fb      	ldrh	r3, [r7, #14]
 8003760:	b2db      	uxtb	r3, r3
 8003762:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003766:	2102      	movs	r1, #2
 8003768:	4618      	mov	r0, r3
 800376a:	f001 f897 	bl	800489c <CODEC_IO_Write>
 800376e:	4603      	mov	r3, r0
 8003770:	461a      	mov	r2, r3
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	4413      	add	r3, r2
 8003776:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003778:	89fb      	ldrh	r3, [r7, #14]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2202      	movs	r2, #2
 800377e:	f240 6106 	movw	r1, #1542	@ 0x606
 8003782:	4618      	mov	r0, r3
 8003784:	f001 f88a 	bl	800489c <CODEC_IO_Write>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	4413      	add	r3, r2
 8003790:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003792:	89fb      	ldrh	r3, [r7, #14]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2202      	movs	r2, #2
 8003798:	f240 6107 	movw	r1, #1543	@ 0x607
 800379c:	4618      	mov	r0, r3
 800379e:	f001 f87d 	bl	800489c <CODEC_IO_Write>
 80037a2:	4603      	mov	r3, r0
 80037a4:	461a      	mov	r2, r3
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	4413      	add	r3, r2
 80037aa:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80037ac:	89fb      	ldrh	r3, [r7, #14]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	220d      	movs	r2, #13
 80037b2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80037b6:	4618      	mov	r0, r3
 80037b8:	f001 f870 	bl	800489c <CODEC_IO_Write>
 80037bc:	4603      	mov	r3, r0
 80037be:	461a      	mov	r2, r3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	4413      	add	r3, r2
 80037c4:	61fb      	str	r3, [r7, #28]
      break;
 80037c6:	e0d0      	b.n	800396a <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80037c8:	89fb      	ldrh	r3, [r7, #14]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 80037d0:	2104      	movs	r1, #4
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 f862 	bl	800489c <CODEC_IO_Write>
 80037d8:	4603      	mov	r3, r0
 80037da:	461a      	mov	r2, r3
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	4413      	add	r3, r2
 80037e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80037e2:	89fb      	ldrh	r3, [r7, #14]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	22db      	movs	r2, #219	@ 0xdb
 80037e8:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80037ec:	4618      	mov	r0, r3
 80037ee:	f001 f855 	bl	800489c <CODEC_IO_Write>
 80037f2:	4603      	mov	r3, r0
 80037f4:	461a      	mov	r2, r3
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	4413      	add	r3, r2
 80037fa:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80037fc:	89fb      	ldrh	r3, [r7, #14]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003804:	2102      	movs	r1, #2
 8003806:	4618      	mov	r0, r3
 8003808:	f001 f848 	bl	800489c <CODEC_IO_Write>
 800380c:	4603      	mov	r3, r0
 800380e:	461a      	mov	r2, r3
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	4413      	add	r3, r2
 8003814:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003816:	89fb      	ldrh	r3, [r7, #14]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2202      	movs	r2, #2
 800381c:	f240 6106 	movw	r1, #1542	@ 0x606
 8003820:	4618      	mov	r0, r3
 8003822:	f001 f83b 	bl	800489c <CODEC_IO_Write>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	4413      	add	r3, r2
 800382e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003830:	89fb      	ldrh	r3, [r7, #14]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2202      	movs	r2, #2
 8003836:	f240 6107 	movw	r1, #1543	@ 0x607
 800383a:	4618      	mov	r0, r3
 800383c:	f001 f82e 	bl	800489c <CODEC_IO_Write>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	4413      	add	r3, r2
 8003848:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800384a:	89fb      	ldrh	r3, [r7, #14]
 800384c:	b2db      	uxtb	r3, r3
 800384e:	220d      	movs	r2, #13
 8003850:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003854:	4618      	mov	r0, r3
 8003856:	f001 f821 	bl	800489c <CODEC_IO_Write>
 800385a:	4603      	mov	r3, r0
 800385c:	461a      	mov	r2, r3
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	4413      	add	r3, r2
 8003862:	61fb      	str	r3, [r7, #28]
      break; 
 8003864:	e081      	b.n	800396a <wm8994_Init+0x702>
 8003866:	bf00      	nop
 8003868:	20013078 	.word	0x20013078
 800386c:	2001307c 	.word	0x2001307c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003870:	89fb      	ldrh	r3, [r7, #14]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8003878:	2104      	movs	r1, #4
 800387a:	4618      	mov	r0, r3
 800387c:	f001 f80e 	bl	800489c <CODEC_IO_Write>
 8003880:	4603      	mov	r3, r0
 8003882:	461a      	mov	r2, r3
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	4413      	add	r3, r2
 8003888:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800388a:	89fb      	ldrh	r3, [r7, #14]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	22db      	movs	r2, #219	@ 0xdb
 8003890:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003894:	4618      	mov	r0, r3
 8003896:	f001 f801 	bl	800489c <CODEC_IO_Write>
 800389a:	4603      	mov	r3, r0
 800389c:	461a      	mov	r2, r3
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	4413      	add	r3, r2
 80038a2:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80038a4:	89fb      	ldrh	r3, [r7, #14]
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	22db      	movs	r2, #219	@ 0xdb
 80038aa:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fff4 	bl	800489c <CODEC_IO_Write>
 80038b4:	4603      	mov	r3, r0
 80038b6:	461a      	mov	r2, r3
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	4413      	add	r3, r2
 80038bc:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80038be:	89fb      	ldrh	r3, [r7, #14]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 80038c6:	2102      	movs	r1, #2
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 ffe7 	bl	800489c <CODEC_IO_Write>
 80038ce:	4603      	mov	r3, r0
 80038d0:	461a      	mov	r2, r3
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	4413      	add	r3, r2
 80038d6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80038d8:	89fb      	ldrh	r3, [r7, #14]
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2202      	movs	r2, #2
 80038de:	f240 6106 	movw	r1, #1542	@ 0x606
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 ffda 	bl	800489c <CODEC_IO_Write>
 80038e8:	4603      	mov	r3, r0
 80038ea:	461a      	mov	r2, r3
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	4413      	add	r3, r2
 80038f0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80038f2:	89fb      	ldrh	r3, [r7, #14]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2202      	movs	r2, #2
 80038f8:	f240 6107 	movw	r1, #1543	@ 0x607
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 ffcd 	bl	800489c <CODEC_IO_Write>
 8003902:	4603      	mov	r3, r0
 8003904:	461a      	mov	r2, r3
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	4413      	add	r3, r2
 800390a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800390c:	89fb      	ldrh	r3, [r7, #14]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2202      	movs	r2, #2
 8003912:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003916:	4618      	mov	r0, r3
 8003918:	f000 ffc0 	bl	800489c <CODEC_IO_Write>
 800391c:	4603      	mov	r3, r0
 800391e:	461a      	mov	r2, r3
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	4413      	add	r3, r2
 8003924:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003926:	89fb      	ldrh	r3, [r7, #14]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2202      	movs	r2, #2
 800392c:	f240 6109 	movw	r1, #1545	@ 0x609
 8003930:	4618      	mov	r0, r3
 8003932:	f000 ffb3 	bl	800489c <CODEC_IO_Write>
 8003936:	4603      	mov	r3, r0
 8003938:	461a      	mov	r2, r3
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	4413      	add	r3, r2
 800393e:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003940:	89fb      	ldrh	r3, [r7, #14]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	220d      	movs	r2, #13
 8003946:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800394a:	4618      	mov	r0, r3
 800394c:	f000 ffa6 	bl	800489c <CODEC_IO_Write>
 8003950:	4603      	mov	r3, r0
 8003952:	461a      	mov	r2, r3
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	4413      	add	r3, r2
 8003958:	61fb      	str	r3, [r7, #28]
      break;    
 800395a:	e006      	b.n	800396a <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	3301      	adds	r3, #1
 8003960:	61fb      	str	r3, [r7, #28]
      break;
 8003962:	e002      	b.n	800396a <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003964:	4ba4      	ldr	r3, [pc, #656]	@ (8003bf8 <wm8994_Init+0x990>)
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4aa3      	ldr	r2, [pc, #652]	@ (8003bfc <wm8994_Init+0x994>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d079      	beq.n	8003a66 <wm8994_Init+0x7fe>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4aa1      	ldr	r2, [pc, #644]	@ (8003bfc <wm8994_Init+0x994>)
 8003976:	4293      	cmp	r3, r2
 8003978:	f200 80ad 	bhi.w	8003ad6 <wm8994_Init+0x86e>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003982:	4293      	cmp	r3, r2
 8003984:	d061      	beq.n	8003a4a <wm8994_Init+0x7e2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800398c:	4293      	cmp	r3, r2
 800398e:	f200 80a2 	bhi.w	8003ad6 <wm8994_Init+0x86e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003998:	4293      	cmp	r3, r2
 800399a:	f000 808e 	beq.w	8003aba <wm8994_Init+0x852>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80039a4:	4293      	cmp	r3, r2
 80039a6:	f200 8096 	bhi.w	8003ad6 <wm8994_Init+0x86e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80039b0:	d03d      	beq.n	8003a2e <wm8994_Init+0x7c6>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80039b8:	f200 808d 	bhi.w	8003ad6 <wm8994_Init+0x86e>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f245 6222 	movw	r2, #22050	@ 0x5622
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d06b      	beq.n	8003a9e <wm8994_Init+0x836>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f245 6222 	movw	r2, #22050	@ 0x5622
 80039cc:	4293      	cmp	r3, r2
 80039ce:	f200 8082 	bhi.w	8003ad6 <wm8994_Init+0x86e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80039d8:	d01b      	beq.n	8003a12 <wm8994_Init+0x7aa>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80039e0:	d879      	bhi.n	8003ad6 <wm8994_Init+0x86e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80039e8:	d005      	beq.n	80039f6 <wm8994_Init+0x78e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d046      	beq.n	8003a82 <wm8994_Init+0x81a>
 80039f4:	e06f      	b.n	8003ad6 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80039f6:	89fb      	ldrh	r3, [r7, #14]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2203      	movs	r2, #3
 80039fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 ff4b 	bl	800489c <CODEC_IO_Write>
 8003a06:	4603      	mov	r3, r0
 8003a08:	461a      	mov	r2, r3
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	61fb      	str	r3, [r7, #28]
    break;
 8003a10:	e06f      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003a12:	89fb      	ldrh	r3, [r7, #14]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2233      	movs	r2, #51	@ 0x33
 8003a18:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 ff3d 	bl	800489c <CODEC_IO_Write>
 8003a22:	4603      	mov	r3, r0
 8003a24:	461a      	mov	r2, r3
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4413      	add	r3, r2
 8003a2a:	61fb      	str	r3, [r7, #28]
    break;
 8003a2c:	e061      	b.n	8003af2 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003a2e:	89fb      	ldrh	r3, [r7, #14]
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2263      	movs	r2, #99	@ 0x63
 8003a34:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 ff2f 	bl	800489c <CODEC_IO_Write>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	461a      	mov	r2, r3
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	4413      	add	r3, r2
 8003a46:	61fb      	str	r3, [r7, #28]
    break;
 8003a48:	e053      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003a4a:	89fb      	ldrh	r3, [r7, #14]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2283      	movs	r2, #131	@ 0x83
 8003a50:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 ff21 	bl	800489c <CODEC_IO_Write>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	4413      	add	r3, r2
 8003a62:	61fb      	str	r3, [r7, #28]
    break;
 8003a64:	e045      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003a66:	89fb      	ldrh	r3, [r7, #14]
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	22a3      	movs	r2, #163	@ 0xa3
 8003a6c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 ff13 	bl	800489c <CODEC_IO_Write>
 8003a76:	4603      	mov	r3, r0
 8003a78:	461a      	mov	r2, r3
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	61fb      	str	r3, [r7, #28]
    break;
 8003a80:	e037      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003a82:	89fb      	ldrh	r3, [r7, #14]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2213      	movs	r2, #19
 8003a88:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 ff05 	bl	800489c <CODEC_IO_Write>
 8003a92:	4603      	mov	r3, r0
 8003a94:	461a      	mov	r2, r3
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]
    break;
 8003a9c:	e029      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003a9e:	89fb      	ldrh	r3, [r7, #14]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2243      	movs	r2, #67	@ 0x43
 8003aa4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 fef7 	bl	800489c <CODEC_IO_Write>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	61fb      	str	r3, [r7, #28]
    break;
 8003ab8:	e01b      	b.n	8003af2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003aba:	89fb      	ldrh	r3, [r7, #14]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2273      	movs	r2, #115	@ 0x73
 8003ac0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 fee9 	bl	800489c <CODEC_IO_Write>
 8003aca:	4603      	mov	r3, r0
 8003acc:	461a      	mov	r2, r3
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	61fb      	str	r3, [r7, #28]
    break; 
 8003ad4:	e00d      	b.n	8003af2 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003ad6:	89fb      	ldrh	r3, [r7, #14]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2283      	movs	r2, #131	@ 0x83
 8003adc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 fedb 	bl	800489c <CODEC_IO_Write>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	461a      	mov	r2, r3
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	4413      	add	r3, r2
 8003aee:	61fb      	str	r3, [r7, #28]
    break; 
 8003af0:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003af2:	8afb      	ldrh	r3, [r7, #22]
 8003af4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003af8:	d10e      	bne.n	8003b18 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003afa:	89fb      	ldrh	r3, [r7, #14]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003b02:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fec8 	bl	800489c <CODEC_IO_Write>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	461a      	mov	r2, r3
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	4413      	add	r3, r2
 8003b14:	61fb      	str	r3, [r7, #28]
 8003b16:	e00d      	b.n	8003b34 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003b18:	89fb      	ldrh	r3, [r7, #14]
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003b20:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 feb9 	bl	800489c <CODEC_IO_Write>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	4413      	add	r3, r2
 8003b32:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003b34:	89fb      	ldrh	r3, [r7, #14]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f240 3102 	movw	r1, #770	@ 0x302
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 feac 	bl	800489c <CODEC_IO_Write>
 8003b44:	4603      	mov	r3, r0
 8003b46:	461a      	mov	r2, r3
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003b4e:	89fb      	ldrh	r3, [r7, #14]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	220a      	movs	r2, #10
 8003b54:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fe9f 	bl	800489c <CODEC_IO_Write>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	461a      	mov	r2, r3
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	4413      	add	r3, r2
 8003b66:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003b68:	89fb      	ldrh	r3, [r7, #14]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 fe92 	bl	800489c <CODEC_IO_Write>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	4413      	add	r3, r2
 8003b80:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003b82:	8b3b      	ldrh	r3, [r7, #24]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 817b 	beq.w	8003e80 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003b8a:	8b3b      	ldrh	r3, [r7, #24]
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d157      	bne.n	8003c40 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003b90:	89fb      	ldrh	r3, [r7, #14]
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b98:	212d      	movs	r1, #45	@ 0x2d
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fe7e 	bl	800489c <CODEC_IO_Write>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003baa:	89fb      	ldrh	r3, [r7, #14]
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bb2:	212e      	movs	r1, #46	@ 0x2e
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fe71 	bl	800489c <CODEC_IO_Write>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c00 <wm8994_Init+0x998>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d01b      	beq.n	8003c04 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003bcc:	89fb      	ldrh	r3, [r7, #14]
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003bd4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fe5f 	bl	800489c <CODEC_IO_Write>
 8003bde:	4603      	mov	r3, r0
 8003be0:	461a      	mov	r2, r3
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	4413      	add	r3, r2
 8003be6:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003be8:	4b05      	ldr	r3, [pc, #20]	@ (8003c00 <wm8994_Init+0x998>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003bee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003bf2:	f001 f829 	bl	8004c48 <AUDIO_IO_Delay>
 8003bf6:	e016      	b.n	8003c26 <wm8994_Init+0x9be>
 8003bf8:	2001307c 	.word	0x2001307c
 8003bfc:	00017700 	.word	0x00017700
 8003c00:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003c04:	89fb      	ldrh	r3, [r7, #14]
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003c0c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 fe43 	bl	800489c <CODEC_IO_Write>
 8003c16:	4603      	mov	r3, r0
 8003c18:	461a      	mov	r2, r3
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003c20:	2032      	movs	r0, #50	@ 0x32
 8003c22:	f001 f811 	bl	8004c48 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003c26:	89fb      	ldrh	r3, [r7, #14]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fe33 	bl	800489c <CODEC_IO_Write>
 8003c36:	4603      	mov	r3, r0
 8003c38:	461a      	mov	r2, r3
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003c40:	89fb      	ldrh	r3, [r7, #14]
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c48:	2103      	movs	r1, #3
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 fe26 	bl	800489c <CODEC_IO_Write>
 8003c50:	4603      	mov	r3, r0
 8003c52:	461a      	mov	r2, r3
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	4413      	add	r3, r2
 8003c58:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003c5a:	89fb      	ldrh	r3, [r7, #14]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2200      	movs	r2, #0
 8003c60:	2122      	movs	r1, #34	@ 0x22
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fe1a 	bl	800489c <CODEC_IO_Write>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	4413      	add	r3, r2
 8003c70:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003c72:	89fb      	ldrh	r3, [r7, #14]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2200      	movs	r2, #0
 8003c78:	2123      	movs	r1, #35	@ 0x23
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 fe0e 	bl	800489c <CODEC_IO_Write>
 8003c80:	4603      	mov	r3, r0
 8003c82:	461a      	mov	r2, r3
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	4413      	add	r3, r2
 8003c88:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003c8a:	89fb      	ldrh	r3, [r7, #14]
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c92:	2136      	movs	r1, #54	@ 0x36
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 fe01 	bl	800489c <CODEC_IO_Write>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003ca4:	89fb      	ldrh	r3, [r7, #14]
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003cac:	2101      	movs	r1, #1
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fdf4 	bl	800489c <CODEC_IO_Write>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	4413      	add	r3, r2
 8003cbc:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003cbe:	8afb      	ldrh	r3, [r7, #22]
 8003cc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cc4:	d10d      	bne.n	8003ce2 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003cc6:	89fb      	ldrh	r3, [r7, #14]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f240 2205 	movw	r2, #517	@ 0x205
 8003cce:	2151      	movs	r1, #81	@ 0x51
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 fde3 	bl	800489c <CODEC_IO_Write>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	461a      	mov	r2, r3
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	4413      	add	r3, r2
 8003cde:	61fb      	str	r3, [r7, #28]
 8003ce0:	e00b      	b.n	8003cfa <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003ce2:	89fb      	ldrh	r3, [r7, #14]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2205      	movs	r2, #5
 8003ce8:	2151      	movs	r1, #81	@ 0x51
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fdd6 	bl	800489c <CODEC_IO_Write>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003cfa:	8b7b      	ldrh	r3, [r7, #26]
 8003cfc:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003d00:	f043 0303 	orr.w	r3, r3, #3
 8003d04:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003d06:	89fb      	ldrh	r3, [r7, #14]
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	8b7a      	ldrh	r2, [r7, #26]
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 fdc4 	bl	800489c <CODEC_IO_Write>
 8003d14:	4603      	mov	r3, r0
 8003d16:	461a      	mov	r2, r3
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003d1e:	89fb      	ldrh	r3, [r7, #14]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2222      	movs	r2, #34	@ 0x22
 8003d24:	2160      	movs	r1, #96	@ 0x60
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 fdb8 	bl	800489c <CODEC_IO_Write>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	461a      	mov	r2, r3
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	4413      	add	r3, r2
 8003d34:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003d36:	89fb      	ldrh	r3, [r7, #14]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003d3e:	214c      	movs	r1, #76	@ 0x4c
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 fdab 	bl	800489c <CODEC_IO_Write>
 8003d46:	4603      	mov	r3, r0
 8003d48:	461a      	mov	r2, r3
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003d50:	200f      	movs	r0, #15
 8003d52:	f000 ff79 	bl	8004c48 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003d56:	89fb      	ldrh	r3, [r7, #14]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	212d      	movs	r1, #45	@ 0x2d
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fd9c 	bl	800489c <CODEC_IO_Write>
 8003d64:	4603      	mov	r3, r0
 8003d66:	461a      	mov	r2, r3
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003d6e:	89fb      	ldrh	r3, [r7, #14]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2201      	movs	r2, #1
 8003d74:	212e      	movs	r1, #46	@ 0x2e
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fd90 	bl	800489c <CODEC_IO_Write>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	461a      	mov	r2, r3
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	4413      	add	r3, r2
 8003d84:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003d86:	89fb      	ldrh	r3, [r7, #14]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003d8e:	2103      	movs	r1, #3
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 fd83 	bl	800489c <CODEC_IO_Write>
 8003d96:	4603      	mov	r3, r0
 8003d98:	461a      	mov	r2, r3
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003da0:	89fb      	ldrh	r3, [r7, #14]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2233      	movs	r2, #51	@ 0x33
 8003da6:	2154      	movs	r1, #84	@ 0x54
 8003da8:	4618      	mov	r0, r3
 8003daa:	f000 fd77 	bl	800489c <CODEC_IO_Write>
 8003dae:	4603      	mov	r3, r0
 8003db0:	461a      	mov	r2, r3
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	4413      	add	r3, r2
 8003db6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003db8:	f240 1001 	movw	r0, #257	@ 0x101
 8003dbc:	f000 ff44 	bl	8004c48 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003dc0:	89fb      	ldrh	r3, [r7, #14]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	22ee      	movs	r2, #238	@ 0xee
 8003dc6:	2160      	movs	r1, #96	@ 0x60
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fd67 	bl	800489c <CODEC_IO_Write>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003dd8:	89fb      	ldrh	r3, [r7, #14]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	22c0      	movs	r2, #192	@ 0xc0
 8003dde:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fd5a 	bl	800489c <CODEC_IO_Write>
 8003de8:	4603      	mov	r3, r0
 8003dea:	461a      	mov	r2, r3
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003df2:	89fb      	ldrh	r3, [r7, #14]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	22c0      	movs	r2, #192	@ 0xc0
 8003df8:	f240 6111 	movw	r1, #1553	@ 0x611
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 fd4d 	bl	800489c <CODEC_IO_Write>
 8003e02:	4603      	mov	r3, r0
 8003e04:	461a      	mov	r2, r3
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	4413      	add	r3, r2
 8003e0a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2210      	movs	r2, #16
 8003e12:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fd40 	bl	800489c <CODEC_IO_Write>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	461a      	mov	r2, r3
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	4413      	add	r3, r2
 8003e24:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003e26:	89fb      	ldrh	r3, [r7, #14]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	22c0      	movs	r2, #192	@ 0xc0
 8003e2c:	f240 6112 	movw	r1, #1554	@ 0x612
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fd33 	bl	800489c <CODEC_IO_Write>
 8003e36:	4603      	mov	r3, r0
 8003e38:	461a      	mov	r2, r3
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003e40:	89fb      	ldrh	r3, [r7, #14]
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	22c0      	movs	r2, #192	@ 0xc0
 8003e46:	f240 6113 	movw	r1, #1555	@ 0x613
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 fd26 	bl	800489c <CODEC_IO_Write>
 8003e50:	4603      	mov	r3, r0
 8003e52:	461a      	mov	r2, r3
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	4413      	add	r3, r2
 8003e58:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003e5a:	89fb      	ldrh	r3, [r7, #14]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2210      	movs	r2, #16
 8003e60:	f240 4122 	movw	r1, #1058	@ 0x422
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 fd19 	bl	800489c <CODEC_IO_Write>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	4413      	add	r3, r2
 8003e72:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003e74:	7afa      	ldrb	r2, [r7, #11]
 8003e76:	89fb      	ldrh	r3, [r7, #14]
 8003e78:	4611      	mov	r1, r2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 f984 	bl	8004188 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003e80:	8afb      	ldrh	r3, [r7, #22]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80a6 	beq.w	8003fd4 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8003e88:	8afb      	ldrh	r3, [r7, #22]
 8003e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e8e:	d003      	beq.n	8003e98 <wm8994_Init+0xc30>
 8003e90:	8afb      	ldrh	r3, [r7, #22]
 8003e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e96:	d12b      	bne.n	8003ef0 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003e98:	8b7b      	ldrh	r3, [r7, #26]
 8003e9a:	f043 0313 	orr.w	r3, r3, #19
 8003e9e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003ea0:	89fb      	ldrh	r3, [r7, #14]
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	8b7a      	ldrh	r2, [r7, #26]
 8003ea6:	2101      	movs	r1, #1
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fcf7 	bl	800489c <CODEC_IO_Write>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003eb8:	89fb      	ldrh	r3, [r7, #14]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 fcea 	bl	800489c <CODEC_IO_Write>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	461a      	mov	r2, r3
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	4413      	add	r3, r2
 8003ed0:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003ed2:	89fb      	ldrh	r3, [r7, #14]
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003eda:	f240 4111 	movw	r1, #1041	@ 0x411
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fcdc 	bl	800489c <CODEC_IO_Write>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	4413      	add	r3, r2
 8003eec:	61fb      	str	r3, [r7, #28]
 8003eee:	e06b      	b.n	8003fc8 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003ef0:	8afb      	ldrh	r3, [r7, #22]
 8003ef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ef6:	d139      	bne.n	8003f6c <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003ef8:	8b7b      	ldrh	r3, [r7, #26]
 8003efa:	f043 0313 	orr.w	r3, r3, #19
 8003efe:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003f00:	89fb      	ldrh	r3, [r7, #14]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	8b7a      	ldrh	r2, [r7, #26]
 8003f06:	2101      	movs	r1, #1
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f000 fcc7 	bl	800489c <CODEC_IO_Write>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	461a      	mov	r2, r3
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	4413      	add	r3, r2
 8003f16:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003f18:	89fb      	ldrh	r3, [r7, #14]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fcba 	bl	800489c <CODEC_IO_Write>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	4413      	add	r3, r2
 8003f30:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003f32:	89fb      	ldrh	r3, [r7, #14]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f3a:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 fcac 	bl	800489c <CODEC_IO_Write>
 8003f44:	4603      	mov	r3, r0
 8003f46:	461a      	mov	r2, r3
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003f4e:	89fb      	ldrh	r3, [r7, #14]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f56:	f240 4111 	movw	r1, #1041	@ 0x411
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 fc9e 	bl	800489c <CODEC_IO_Write>
 8003f60:	4603      	mov	r3, r0
 8003f62:	461a      	mov	r2, r3
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	4413      	add	r3, r2
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	e02d      	b.n	8003fc8 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003f6c:	8afb      	ldrh	r3, [r7, #22]
 8003f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f72:	d003      	beq.n	8003f7c <wm8994_Init+0xd14>
 8003f74:	8afb      	ldrh	r3, [r7, #22]
 8003f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f7a:	d125      	bne.n	8003fc8 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003f7c:	89fb      	ldrh	r3, [r7, #14]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	220b      	movs	r2, #11
 8003f82:	2118      	movs	r1, #24
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 fc89 	bl	800489c <CODEC_IO_Write>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	4413      	add	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003f94:	89fb      	ldrh	r3, [r7, #14]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	220b      	movs	r2, #11
 8003f9a:	211a      	movs	r1, #26
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f000 fc7d 	bl	800489c <CODEC_IO_Write>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	4413      	add	r3, r2
 8003faa:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003fac:	89fb      	ldrh	r3, [r7, #14]
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003fb4:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fc6f 	bl	800489c <CODEC_IO_Write>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003fc8:	7afa      	ldrb	r2, [r7, #11]
 8003fca:	89fb      	ldrh	r3, [r7, #14]
 8003fcc:	4611      	mov	r1, r2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 f8da 	bl	8004188 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003fd4:	69fb      	ldr	r3, [r7, #28]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3720      	adds	r7, #32
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop

08003fe0 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003fe4:	f000 fdd2 	bl	8004b8c <AUDIO_IO_DeInit>
}
 8003fe8:	bf00      	nop
 8003fea:	bd80      	pop	{r7, pc}

08003fec <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003ff6:	f000 fdbf 	bl	8004b78 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2100      	movs	r1, #0
 8004000:	4618      	mov	r0, r3
 8004002:	f000 fdf5 	bl	8004bf0 <AUDIO_IO_Read>
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	4603      	mov	r3, r0
 8004018:	6039      	str	r1, [r7, #0]
 800401a:	80fb      	strh	r3, [r7, #6]
 800401c:	4613      	mov	r3, r2
 800401e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	2100      	movs	r1, #0
 8004028:	4618      	mov	r0, r3
 800402a:	f000 f9d1 	bl	80043d0 <wm8994_SetMute>
 800402e:	4602      	mov	r2, r0
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	4413      	add	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004036:	68fb      	ldr	r3, [r7, #12]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800404e:	88fb      	ldrh	r3, [r7, #6]
 8004050:	2101      	movs	r1, #1
 8004052:	4618      	mov	r0, r3
 8004054:	f000 f9bc 	bl	80043d0 <wm8994_SetMute>
 8004058:	4602      	mov	r2, r0
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4413      	add	r3, r2
 800405e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2201      	movs	r2, #1
 8004066:	2102      	movs	r1, #2
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fc17 	bl	800489c <CODEC_IO_Write>
 800406e:	4603      	mov	r3, r0
 8004070:	461a      	mov	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4413      	add	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8004078:	68fb      	ldr	r3, [r7, #12]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	4603      	mov	r3, r0
 800408a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	2100      	movs	r1, #0
 8004094:	4618      	mov	r0, r3
 8004096:	f000 f99b 	bl	80043d0 <wm8994_SetMute>
 800409a:	4602      	mov	r2, r0
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80040a2:	68fb      	ldr	r3, [r7, #12]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	4603      	mov	r3, r0
 80040b4:	6039      	str	r1, [r7, #0]
 80040b6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 80040bc:	4b31      	ldr	r3, [pc, #196]	@ (8004184 <wm8994_Stop+0xd8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d05a      	beq.n	800417a <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	2101      	movs	r1, #1
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 f981 	bl	80043d0 <wm8994_SetMute>
 80040ce:	4602      	mov	r2, r0
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	4413      	add	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d04e      	beq.n	800417a <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80040dc:	88fb      	ldrh	r3, [r7, #6]
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80040e8:	4618      	mov	r0, r3
 80040ea:	f000 fbd7 	bl	800489c <CODEC_IO_Write>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4413      	add	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004100:	f240 4122 	movw	r1, #1058	@ 0x422
 8004104:	4618      	mov	r0, r3
 8004106:	f000 fbc9 	bl	800489c <CODEC_IO_Write>
 800410a:	4603      	mov	r3, r0
 800410c:	461a      	mov	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4413      	add	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2200      	movs	r2, #0
 800411a:	212d      	movs	r1, #45	@ 0x2d
 800411c:	4618      	mov	r0, r3
 800411e:	f000 fbbd 	bl	800489c <CODEC_IO_Write>
 8004122:	4603      	mov	r3, r0
 8004124:	461a      	mov	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	4413      	add	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800412c:	88fb      	ldrh	r3, [r7, #6]
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2200      	movs	r2, #0
 8004132:	212e      	movs	r1, #46	@ 0x2e
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fbb1 	bl	800489c <CODEC_IO_Write>
 800413a:	4603      	mov	r3, r0
 800413c:	461a      	mov	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4413      	add	r3, r2
 8004142:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2200      	movs	r2, #0
 800414a:	2105      	movs	r1, #5
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fba5 	bl	800489c <CODEC_IO_Write>
 8004152:	4603      	mov	r3, r0
 8004154:	461a      	mov	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4413      	add	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800415c:	88fb      	ldrh	r3, [r7, #6]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	4618      	mov	r0, r3
 8004166:	f000 fb99 	bl	800489c <CODEC_IO_Write>
 800416a:	4603      	mov	r3, r0
 800416c:	461a      	mov	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	4413      	add	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8004174:	4b03      	ldr	r3, [pc, #12]	@ (8004184 <wm8994_Stop+0xd8>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 800417a:	68fb      	ldr	r3, [r7, #12]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20013078 	.word	0x20013078

08004188 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	460a      	mov	r2, r1
 8004192:	80fb      	strh	r3, [r7, #6]
 8004194:	4613      	mov	r3, r2
 8004196:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004198:	2300      	movs	r3, #0
 800419a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800419c:	797b      	ldrb	r3, [r7, #5]
 800419e:	2b64      	cmp	r3, #100	@ 0x64
 80041a0:	d80b      	bhi.n	80041ba <wm8994_SetVolume+0x32>
 80041a2:	797a      	ldrb	r2, [r7, #5]
 80041a4:	4613      	mov	r3, r2
 80041a6:	019b      	lsls	r3, r3, #6
 80041a8:	1a9b      	subs	r3, r3, r2
 80041aa:	4a86      	ldr	r2, [pc, #536]	@ (80043c4 <wm8994_SetVolume+0x23c>)
 80041ac:	fb82 1203 	smull	r1, r2, r2, r3
 80041b0:	1152      	asrs	r2, r2, #5
 80041b2:	17db      	asrs	r3, r3, #31
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	e000      	b.n	80041bc <wm8994_SetVolume+0x34>
 80041ba:	2364      	movs	r3, #100	@ 0x64
 80041bc:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 80041be:	4b82      	ldr	r3, [pc, #520]	@ (80043c8 <wm8994_SetVolume+0x240>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 809b 	beq.w	80042fe <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 80041c8:	7afb      	ldrb	r3, [r7, #11]
 80041ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80041cc:	d93d      	bls.n	800424a <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80041ce:	88fb      	ldrh	r3, [r7, #6]
 80041d0:	2100      	movs	r1, #0
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 f8fc 	bl	80043d0 <wm8994_SetMute>
 80041d8:	4602      	mov	r2, r0
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4413      	add	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	f240 127f 	movw	r2, #383	@ 0x17f
 80041e8:	211c      	movs	r1, #28
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 fb56 	bl	800489c <CODEC_IO_Write>
 80041f0:	4603      	mov	r3, r0
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4413      	add	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80041fa:	88fb      	ldrh	r3, [r7, #6]
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	f240 127f 	movw	r2, #383	@ 0x17f
 8004202:	211d      	movs	r1, #29
 8004204:	4618      	mov	r0, r3
 8004206:	f000 fb49 	bl	800489c <CODEC_IO_Write>
 800420a:	4603      	mov	r3, r0
 800420c:	461a      	mov	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	4413      	add	r3, r2
 8004212:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004214:	88fb      	ldrh	r3, [r7, #6]
 8004216:	b2db      	uxtb	r3, r3
 8004218:	f240 127f 	movw	r2, #383	@ 0x17f
 800421c:	2126      	movs	r1, #38	@ 0x26
 800421e:	4618      	mov	r0, r3
 8004220:	f000 fb3c 	bl	800489c <CODEC_IO_Write>
 8004224:	4603      	mov	r3, r0
 8004226:	461a      	mov	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4413      	add	r3, r2
 800422c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800422e:	88fb      	ldrh	r3, [r7, #6]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	f240 127f 	movw	r2, #383	@ 0x17f
 8004236:	2127      	movs	r1, #39	@ 0x27
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fb2f 	bl	800489c <CODEC_IO_Write>
 800423e:	4603      	mov	r3, r0
 8004240:	461a      	mov	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	4413      	add	r3, r2
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	e059      	b.n	80042fe <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 800424a:	797b      	ldrb	r3, [r7, #5]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d109      	bne.n	8004264 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	2101      	movs	r1, #1
 8004254:	4618      	mov	r0, r3
 8004256:	f000 f8bb 	bl	80043d0 <wm8994_SetMute>
 800425a:	4602      	mov	r2, r0
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4413      	add	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	e04c      	b.n	80042fe <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004264:	88fb      	ldrh	r3, [r7, #6]
 8004266:	2100      	movs	r1, #0
 8004268:	4618      	mov	r0, r3
 800426a:	f000 f8b1 	bl	80043d0 <wm8994_SetMute>
 800426e:	4602      	mov	r2, r0
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	b2d8      	uxtb	r0, r3
 800427a:	7afb      	ldrb	r3, [r7, #11]
 800427c:	b21b      	sxth	r3, r3
 800427e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004282:	b21b      	sxth	r3, r3
 8004284:	b29b      	uxth	r3, r3
 8004286:	461a      	mov	r2, r3
 8004288:	211c      	movs	r1, #28
 800428a:	f000 fb07 	bl	800489c <CODEC_IO_Write>
 800428e:	4603      	mov	r3, r0
 8004290:	461a      	mov	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4413      	add	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004298:	88fb      	ldrh	r3, [r7, #6]
 800429a:	b2d8      	uxtb	r0, r3
 800429c:	7afb      	ldrb	r3, [r7, #11]
 800429e:	b21b      	sxth	r3, r3
 80042a0:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80042a4:	b21b      	sxth	r3, r3
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	461a      	mov	r2, r3
 80042aa:	211d      	movs	r1, #29
 80042ac:	f000 faf6 	bl	800489c <CODEC_IO_Write>
 80042b0:	4603      	mov	r3, r0
 80042b2:	461a      	mov	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4413      	add	r3, r2
 80042b8:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	b2d8      	uxtb	r0, r3
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	b21b      	sxth	r3, r3
 80042c2:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80042c6:	b21b      	sxth	r3, r3
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	461a      	mov	r2, r3
 80042cc:	2126      	movs	r1, #38	@ 0x26
 80042ce:	f000 fae5 	bl	800489c <CODEC_IO_Write>
 80042d2:	4603      	mov	r3, r0
 80042d4:	461a      	mov	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4413      	add	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	b2d8      	uxtb	r0, r3
 80042e0:	7afb      	ldrb	r3, [r7, #11]
 80042e2:	b21b      	sxth	r3, r3
 80042e4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80042e8:	b21b      	sxth	r3, r3
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	461a      	mov	r2, r3
 80042ee:	2127      	movs	r1, #39	@ 0x27
 80042f0:	f000 fad4 	bl	800489c <CODEC_IO_Write>
 80042f4:	4603      	mov	r3, r0
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4413      	add	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 80042fe:	4b33      	ldr	r3, [pc, #204]	@ (80043cc <wm8994_SetVolume+0x244>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d059      	beq.n	80043ba <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8004306:	797b      	ldrb	r3, [r7, #5]
 8004308:	2b63      	cmp	r3, #99	@ 0x63
 800430a:	d80c      	bhi.n	8004326 <wm8994_SetVolume+0x19e>
 800430c:	797a      	ldrb	r2, [r7, #5]
 800430e:	4613      	mov	r3, r2
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	4a2b      	ldr	r2, [pc, #172]	@ (80043c4 <wm8994_SetVolume+0x23c>)
 8004318:	fb82 1203 	smull	r1, r2, r2, r3
 800431c:	1152      	asrs	r2, r2, #5
 800431e:	17db      	asrs	r3, r3, #31
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	b2db      	uxtb	r3, r3
 8004324:	e000      	b.n	8004328 <wm8994_SetVolume+0x1a0>
 8004326:	23ef      	movs	r3, #239	@ 0xef
 8004328:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	b2d8      	uxtb	r0, r3
 800432e:	7afb      	ldrb	r3, [r7, #11]
 8004330:	b21b      	sxth	r3, r3
 8004332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004336:	b21b      	sxth	r3, r3
 8004338:	b29b      	uxth	r3, r3
 800433a:	461a      	mov	r2, r3
 800433c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004340:	f000 faac 	bl	800489c <CODEC_IO_Write>
 8004344:	4603      	mov	r3, r0
 8004346:	461a      	mov	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 800434e:	88fb      	ldrh	r3, [r7, #6]
 8004350:	b2d8      	uxtb	r0, r3
 8004352:	7afb      	ldrb	r3, [r7, #11]
 8004354:	b21b      	sxth	r3, r3
 8004356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435a:	b21b      	sxth	r3, r3
 800435c:	b29b      	uxth	r3, r3
 800435e:	461a      	mov	r2, r3
 8004360:	f240 4101 	movw	r1, #1025	@ 0x401
 8004364:	f000 fa9a 	bl	800489c <CODEC_IO_Write>
 8004368:	4603      	mov	r3, r0
 800436a:	461a      	mov	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4413      	add	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	b2d8      	uxtb	r0, r3
 8004376:	7afb      	ldrb	r3, [r7, #11]
 8004378:	b21b      	sxth	r3, r3
 800437a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800437e:	b21b      	sxth	r3, r3
 8004380:	b29b      	uxth	r3, r3
 8004382:	461a      	mov	r2, r3
 8004384:	f240 4104 	movw	r1, #1028	@ 0x404
 8004388:	f000 fa88 	bl	800489c <CODEC_IO_Write>
 800438c:	4603      	mov	r3, r0
 800438e:	461a      	mov	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004396:	88fb      	ldrh	r3, [r7, #6]
 8004398:	b2d8      	uxtb	r0, r3
 800439a:	7afb      	ldrb	r3, [r7, #11]
 800439c:	b21b      	sxth	r3, r3
 800439e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043a2:	b21b      	sxth	r3, r3
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	461a      	mov	r2, r3
 80043a8:	f240 4105 	movw	r1, #1029	@ 0x405
 80043ac:	f000 fa76 	bl	800489c <CODEC_IO_Write>
 80043b0:	4603      	mov	r3, r0
 80043b2:	461a      	mov	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4413      	add	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80043ba:	68fb      	ldr	r3, [r7, #12]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	51eb851f 	.word	0x51eb851f
 80043c8:	20013078 	.word	0x20013078
 80043cc:	2001307c 	.word	0x2001307c

080043d0 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	6039      	str	r1, [r7, #0]
 80043da:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80043dc:	2300      	movs	r3, #0
 80043de:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 80043e0:	4b21      	ldr	r3, [pc, #132]	@ (8004468 <wm8994_SetMute+0x98>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d039      	beq.n	800445c <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d11c      	bne.n	8004428 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80043ee:	88fb      	ldrh	r3, [r7, #6]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fa4e 	bl	800489c <CODEC_IO_Write>
 8004400:	4603      	mov	r3, r0
 8004402:	461a      	mov	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4413      	add	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800440a:	88fb      	ldrh	r3, [r7, #6]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004412:	f240 4122 	movw	r1, #1058	@ 0x422
 8004416:	4618      	mov	r0, r3
 8004418:	f000 fa40 	bl	800489c <CODEC_IO_Write>
 800441c:	4603      	mov	r3, r0
 800441e:	461a      	mov	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4413      	add	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	e019      	b.n	800445c <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004428:	88fb      	ldrh	r3, [r7, #6]
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2210      	movs	r2, #16
 800442e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fa32 	bl	800489c <CODEC_IO_Write>
 8004438:	4603      	mov	r3, r0
 800443a:	461a      	mov	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8004442:	88fb      	ldrh	r3, [r7, #6]
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2210      	movs	r2, #16
 8004448:	f240 4122 	movw	r1, #1058	@ 0x422
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fa25 	bl	800489c <CODEC_IO_Write>
 8004452:	4603      	mov	r3, r0
 8004454:	461a      	mov	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4413      	add	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 800445c:	68fb      	ldr	r3, [r7, #12]
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	20013078 	.word	0x20013078

0800446c <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	460a      	mov	r2, r1
 8004476:	80fb      	strh	r3, [r7, #6]
 8004478:	4613      	mov	r3, r2
 800447a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004480:	797b      	ldrb	r3, [r7, #5]
 8004482:	2b03      	cmp	r3, #3
 8004484:	f000 808c 	beq.w	80045a0 <wm8994_SetOutputMode+0x134>
 8004488:	2b03      	cmp	r3, #3
 800448a:	f300 80cb 	bgt.w	8004624 <wm8994_SetOutputMode+0x1b8>
 800448e:	2b01      	cmp	r3, #1
 8004490:	d002      	beq.n	8004498 <wm8994_SetOutputMode+0x2c>
 8004492:	2b02      	cmp	r3, #2
 8004494:	d042      	beq.n	800451c <wm8994_SetOutputMode+0xb0>
 8004496:	e0c5      	b.n	8004624 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80044a0:	2105      	movs	r1, #5
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f9fa 	bl	800489c <CODEC_IO_Write>
 80044a8:	4603      	mov	r3, r0
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4413      	add	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2200      	movs	r2, #0
 80044b8:	f240 6101 	movw	r1, #1537	@ 0x601
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 f9ed 	bl	800489c <CODEC_IO_Write>
 80044c2:	4603      	mov	r3, r0
 80044c4:	461a      	mov	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	4413      	add	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80044cc:	88fb      	ldrh	r3, [r7, #6]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2200      	movs	r2, #0
 80044d2:	f240 6102 	movw	r1, #1538	@ 0x602
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 f9e0 	bl	800489c <CODEC_IO_Write>
 80044dc:	4603      	mov	r3, r0
 80044de:	461a      	mov	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4413      	add	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80044e6:	88fb      	ldrh	r3, [r7, #6]
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2202      	movs	r2, #2
 80044ec:	f240 6104 	movw	r1, #1540	@ 0x604
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 f9d3 	bl	800489c <CODEC_IO_Write>
 80044f6:	4603      	mov	r3, r0
 80044f8:	461a      	mov	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4413      	add	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004500:	88fb      	ldrh	r3, [r7, #6]
 8004502:	b2db      	uxtb	r3, r3
 8004504:	2202      	movs	r2, #2
 8004506:	f240 6105 	movw	r1, #1541	@ 0x605
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f9c6 	bl	800489c <CODEC_IO_Write>
 8004510:	4603      	mov	r3, r0
 8004512:	461a      	mov	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4413      	add	r3, r2
 8004518:	60fb      	str	r3, [r7, #12]
    break;
 800451a:	e0c5      	b.n	80046a8 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800451c:	88fb      	ldrh	r3, [r7, #6]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	f240 3203 	movw	r2, #771	@ 0x303
 8004524:	2105      	movs	r1, #5
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f9b8 	bl	800489c <CODEC_IO_Write>
 800452c:	4603      	mov	r3, r0
 800452e:	461a      	mov	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4413      	add	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004536:	88fb      	ldrh	r3, [r7, #6]
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2201      	movs	r2, #1
 800453c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004540:	4618      	mov	r0, r3
 8004542:	f000 f9ab 	bl	800489c <CODEC_IO_Write>
 8004546:	4603      	mov	r3, r0
 8004548:	461a      	mov	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4413      	add	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004550:	88fb      	ldrh	r3, [r7, #6]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2201      	movs	r2, #1
 8004556:	f240 6102 	movw	r1, #1538	@ 0x602
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f99e 	bl	800489c <CODEC_IO_Write>
 8004560:	4603      	mov	r3, r0
 8004562:	461a      	mov	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4413      	add	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2200      	movs	r2, #0
 8004570:	f240 6104 	movw	r1, #1540	@ 0x604
 8004574:	4618      	mov	r0, r3
 8004576:	f000 f991 	bl	800489c <CODEC_IO_Write>
 800457a:	4603      	mov	r3, r0
 800457c:	461a      	mov	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4413      	add	r3, r2
 8004582:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2200      	movs	r2, #0
 800458a:	f240 6105 	movw	r1, #1541	@ 0x605
 800458e:	4618      	mov	r0, r3
 8004590:	f000 f984 	bl	800489c <CODEC_IO_Write>
 8004594:	4603      	mov	r3, r0
 8004596:	461a      	mov	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4413      	add	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]
    break;
 800459e:	e083      	b.n	80046a8 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80045a0:	88fb      	ldrh	r3, [r7, #6]
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80045a8:	2105      	movs	r1, #5
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 f976 	bl	800489c <CODEC_IO_Write>
 80045b0:	4603      	mov	r3, r0
 80045b2:	461a      	mov	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80045ba:	88fb      	ldrh	r3, [r7, #6]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2201      	movs	r2, #1
 80045c0:	f240 6101 	movw	r1, #1537	@ 0x601
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 f969 	bl	800489c <CODEC_IO_Write>
 80045ca:	4603      	mov	r3, r0
 80045cc:	461a      	mov	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4413      	add	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80045d4:	88fb      	ldrh	r3, [r7, #6]
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2201      	movs	r2, #1
 80045da:	f240 6102 	movw	r1, #1538	@ 0x602
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 f95c 	bl	800489c <CODEC_IO_Write>
 80045e4:	4603      	mov	r3, r0
 80045e6:	461a      	mov	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2202      	movs	r2, #2
 80045f4:	f240 6104 	movw	r1, #1540	@ 0x604
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 f94f 	bl	800489c <CODEC_IO_Write>
 80045fe:	4603      	mov	r3, r0
 8004600:	461a      	mov	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	4413      	add	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004608:	88fb      	ldrh	r3, [r7, #6]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2202      	movs	r2, #2
 800460e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f942 	bl	800489c <CODEC_IO_Write>
 8004618:	4603      	mov	r3, r0
 800461a:	461a      	mov	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4413      	add	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]
    break;
 8004622:	e041      	b.n	80046a8 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004624:	88fb      	ldrh	r3, [r7, #6]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f240 3203 	movw	r2, #771	@ 0x303
 800462c:	2105      	movs	r1, #5
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f934 	bl	800489c <CODEC_IO_Write>
 8004634:	4603      	mov	r3, r0
 8004636:	461a      	mov	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4413      	add	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2201      	movs	r2, #1
 8004644:	f240 6101 	movw	r1, #1537	@ 0x601
 8004648:	4618      	mov	r0, r3
 800464a:	f000 f927 	bl	800489c <CODEC_IO_Write>
 800464e:	4603      	mov	r3, r0
 8004650:	461a      	mov	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4413      	add	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2201      	movs	r2, #1
 800465e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f91a 	bl	800489c <CODEC_IO_Write>
 8004668:	4603      	mov	r3, r0
 800466a:	461a      	mov	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4413      	add	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2200      	movs	r2, #0
 8004678:	f240 6104 	movw	r1, #1540	@ 0x604
 800467c:	4618      	mov	r0, r3
 800467e:	f000 f90d 	bl	800489c <CODEC_IO_Write>
 8004682:	4603      	mov	r3, r0
 8004684:	461a      	mov	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4413      	add	r3, r2
 800468a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800468c:	88fb      	ldrh	r3, [r7, #6]
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2200      	movs	r2, #0
 8004692:	f240 6105 	movw	r1, #1541	@ 0x605
 8004696:	4618      	mov	r0, r3
 8004698:	f000 f900 	bl	800489c <CODEC_IO_Write>
 800469c:	4603      	mov	r3, r0
 800469e:	461a      	mov	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4413      	add	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]
    break;    
 80046a6:	bf00      	nop
  }  
  return counter;
 80046a8:	68fb      	ldr	r3, [r7, #12]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	4603      	mov	r3, r0
 80046bc:	6039      	str	r1, [r7, #0]
 80046be:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4a64      	ldr	r2, [pc, #400]	@ (8004858 <wm8994_SetFrequency+0x1a4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d079      	beq.n	80047c0 <wm8994_SetFrequency+0x10c>
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	4a62      	ldr	r2, [pc, #392]	@ (8004858 <wm8994_SetFrequency+0x1a4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	f200 80ad 	bhi.w	8004830 <wm8994_SetFrequency+0x17c>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80046dc:	4293      	cmp	r3, r2
 80046de:	d061      	beq.n	80047a4 <wm8994_SetFrequency+0xf0>
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80046e6:	4293      	cmp	r3, r2
 80046e8:	f200 80a2 	bhi.w	8004830 <wm8994_SetFrequency+0x17c>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046f2:	4293      	cmp	r3, r2
 80046f4:	f000 808e 	beq.w	8004814 <wm8994_SetFrequency+0x160>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046fe:	4293      	cmp	r3, r2
 8004700:	f200 8096 	bhi.w	8004830 <wm8994_SetFrequency+0x17c>
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800470a:	d03d      	beq.n	8004788 <wm8994_SetFrequency+0xd4>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004712:	f200 808d 	bhi.w	8004830 <wm8994_SetFrequency+0x17c>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	f245 6222 	movw	r2, #22050	@ 0x5622
 800471c:	4293      	cmp	r3, r2
 800471e:	d06b      	beq.n	80047f8 <wm8994_SetFrequency+0x144>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004726:	4293      	cmp	r3, r2
 8004728:	f200 8082 	bhi.w	8004830 <wm8994_SetFrequency+0x17c>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004732:	d01b      	beq.n	800476c <wm8994_SetFrequency+0xb8>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800473a:	d879      	bhi.n	8004830 <wm8994_SetFrequency+0x17c>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004742:	d005      	beq.n	8004750 <wm8994_SetFrequency+0x9c>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800474a:	4293      	cmp	r3, r2
 800474c:	d046      	beq.n	80047dc <wm8994_SetFrequency+0x128>
 800474e:	e06f      	b.n	8004830 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2203      	movs	r2, #3
 8004756:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800475a:	4618      	mov	r0, r3
 800475c:	f000 f89e 	bl	800489c <CODEC_IO_Write>
 8004760:	4603      	mov	r3, r0
 8004762:	461a      	mov	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4413      	add	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]
    break;
 800476a:	e06f      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2233      	movs	r2, #51	@ 0x33
 8004772:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004776:	4618      	mov	r0, r3
 8004778:	f000 f890 	bl	800489c <CODEC_IO_Write>
 800477c:	4603      	mov	r3, r0
 800477e:	461a      	mov	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4413      	add	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
    break;
 8004786:	e061      	b.n	800484c <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2263      	movs	r2, #99	@ 0x63
 800478e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f882 	bl	800489c <CODEC_IO_Write>
 8004798:	4603      	mov	r3, r0
 800479a:	461a      	mov	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4413      	add	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
    break;
 80047a2:	e053      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80047a4:	88fb      	ldrh	r3, [r7, #6]
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2283      	movs	r2, #131	@ 0x83
 80047aa:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 f874 	bl	800489c <CODEC_IO_Write>
 80047b4:	4603      	mov	r3, r0
 80047b6:	461a      	mov	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4413      	add	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]
    break;
 80047be:	e045      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	22a3      	movs	r2, #163	@ 0xa3
 80047c6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 f866 	bl	800489c <CODEC_IO_Write>
 80047d0:	4603      	mov	r3, r0
 80047d2:	461a      	mov	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	4413      	add	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]
    break;
 80047da:	e037      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80047dc:	88fb      	ldrh	r3, [r7, #6]
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2213      	movs	r2, #19
 80047e2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f858 	bl	800489c <CODEC_IO_Write>
 80047ec:	4603      	mov	r3, r0
 80047ee:	461a      	mov	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4413      	add	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]
    break;
 80047f6:	e029      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80047f8:	88fb      	ldrh	r3, [r7, #6]
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2243      	movs	r2, #67	@ 0x43
 80047fe:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f84a 	bl	800489c <CODEC_IO_Write>
 8004808:	4603      	mov	r3, r0
 800480a:	461a      	mov	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4413      	add	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]
    break;
 8004812:	e01b      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2273      	movs	r2, #115	@ 0x73
 800481a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800481e:	4618      	mov	r0, r3
 8004820:	f000 f83c 	bl	800489c <CODEC_IO_Write>
 8004824:	4603      	mov	r3, r0
 8004826:	461a      	mov	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4413      	add	r3, r2
 800482c:	60fb      	str	r3, [r7, #12]
    break; 
 800482e:	e00d      	b.n	800484c <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004830:	88fb      	ldrh	r3, [r7, #6]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2283      	movs	r2, #131	@ 0x83
 8004836:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800483a:	4618      	mov	r0, r3
 800483c:	f000 f82e 	bl	800489c <CODEC_IO_Write>
 8004840:	4603      	mov	r3, r0
 8004842:	461a      	mov	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4413      	add	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
    break; 
 800484a:	bf00      	nop
  }
  return counter;
 800484c:	68fb      	ldr	r3, [r7, #12]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	00017700 	.word	0x00017700

0800485c <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800486a:	88fb      	ldrh	r3, [r7, #6]
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2200      	movs	r2, #0
 8004870:	2100      	movs	r1, #0
 8004872:	4618      	mov	r0, r3
 8004874:	f000 f812 	bl	800489c <CODEC_IO_Write>
 8004878:	4603      	mov	r3, r0
 800487a:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 800487c:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <wm8994_Reset+0x38>)
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004882:	4b05      	ldr	r3, [pc, #20]	@ (8004898 <wm8994_Reset+0x3c>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

  return counter;
 8004888:	68fb      	ldr	r3, [r7, #12]
}
 800488a:	4618      	mov	r0, r3
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	20013078 	.word	0x20013078
 8004898:	2001307c 	.word	0x2001307c

0800489c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	4603      	mov	r3, r0
 80048a4:	71fb      	strb	r3, [r7, #7]
 80048a6:	460b      	mov	r3, r1
 80048a8:	80bb      	strh	r3, [r7, #4]
 80048aa:	4613      	mov	r3, r2
 80048ac:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 80048b2:	887a      	ldrh	r2, [r7, #2]
 80048b4:	88b9      	ldrh	r1, [r7, #4]
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f96f 	bl	8004b9c <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	b2db      	uxtb	r3, r3
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
	...

080048cc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08c      	sub	sp, #48	@ 0x30
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a51      	ldr	r2, [pc, #324]	@ (8004a1c <I2Cx_MspInit+0x150>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d14d      	bne.n	8004978 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80048dc:	4b50      	ldr	r3, [pc, #320]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80048de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80048e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80048e8:	4b4d      	ldr	r3, [pc, #308]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80048f4:	2380      	movs	r3, #128	@ 0x80
 80048f6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80048f8:	2312      	movs	r3, #18
 80048fa:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80048fc:	2300      	movs	r3, #0
 80048fe:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004900:	2302      	movs	r3, #2
 8004902:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004904:	2304      	movs	r3, #4
 8004906:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004908:	f107 031c 	add.w	r3, r7, #28
 800490c:	4619      	mov	r1, r3
 800490e:	4845      	ldr	r0, [pc, #276]	@ (8004a24 <I2Cx_MspInit+0x158>)
 8004910:	f002 fd12 	bl	8007338 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004914:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004918:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800491a:	f107 031c 	add.w	r3, r7, #28
 800491e:	4619      	mov	r1, r3
 8004920:	4840      	ldr	r0, [pc, #256]	@ (8004a24 <I2Cx_MspInit+0x158>)
 8004922:	f002 fd09 	bl	8007338 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004926:	4b3e      	ldr	r3, [pc, #248]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	4a3d      	ldr	r2, [pc, #244]	@ (8004a20 <I2Cx_MspInit+0x154>)
 800492c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004930:	6413      	str	r3, [r2, #64]	@ 0x40
 8004932:	4b3b      	ldr	r3, [pc, #236]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800493e:	4b38      	ldr	r3, [pc, #224]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	4a37      	ldr	r2, [pc, #220]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004944:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004948:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800494a:	4b35      	ldr	r3, [pc, #212]	@ (8004a20 <I2Cx_MspInit+0x154>)
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	4a34      	ldr	r2, [pc, #208]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004950:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004954:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8004956:	2200      	movs	r2, #0
 8004958:	210f      	movs	r1, #15
 800495a:	2048      	movs	r0, #72	@ 0x48
 800495c:	f001 f9c2 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004960:	2048      	movs	r0, #72	@ 0x48
 8004962:	f001 f9db 	bl	8005d1c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8004966:	2200      	movs	r2, #0
 8004968:	210f      	movs	r1, #15
 800496a:	2049      	movs	r0, #73	@ 0x49
 800496c:	f001 f9ba 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004970:	2049      	movs	r0, #73	@ 0x49
 8004972:	f001 f9d3 	bl	8005d1c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8004976:	e04d      	b.n	8004a14 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004978:	4b29      	ldr	r3, [pc, #164]	@ (8004a20 <I2Cx_MspInit+0x154>)
 800497a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497c:	4a28      	ldr	r2, [pc, #160]	@ (8004a20 <I2Cx_MspInit+0x154>)
 800497e:	f043 0302 	orr.w	r3, r3, #2
 8004982:	6313      	str	r3, [r2, #48]	@ 0x30
 8004984:	4b26      	ldr	r3, [pc, #152]	@ (8004a20 <I2Cx_MspInit+0x154>)
 8004986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	613b      	str	r3, [r7, #16]
 800498e:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004990:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004994:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004996:	2312      	movs	r3, #18
 8004998:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800499a:	2300      	movs	r3, #0
 800499c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800499e:	2302      	movs	r3, #2
 80049a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80049a2:	2304      	movs	r3, #4
 80049a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049a6:	f107 031c 	add.w	r3, r7, #28
 80049aa:	4619      	mov	r1, r3
 80049ac:	481e      	ldr	r0, [pc, #120]	@ (8004a28 <I2Cx_MspInit+0x15c>)
 80049ae:	f002 fcc3 	bl	8007338 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80049b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049b8:	f107 031c 	add.w	r3, r7, #28
 80049bc:	4619      	mov	r1, r3
 80049be:	481a      	ldr	r0, [pc, #104]	@ (8004a28 <I2Cx_MspInit+0x15c>)
 80049c0:	f002 fcba 	bl	8007338 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80049c4:	4b16      	ldr	r3, [pc, #88]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	4a15      	ldr	r2, [pc, #84]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80049d0:	4b13      	ldr	r3, [pc, #76]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d8:	60fb      	str	r3, [r7, #12]
 80049da:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80049dc:	4b10      	ldr	r3, [pc, #64]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	4a0f      	ldr	r2, [pc, #60]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049e6:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80049e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004a20 <I2Cx_MspInit+0x154>)
 80049ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049f2:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80049f4:	2200      	movs	r2, #0
 80049f6:	210f      	movs	r1, #15
 80049f8:	201f      	movs	r0, #31
 80049fa:	f001 f973 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80049fe:	201f      	movs	r0, #31
 8004a00:	f001 f98c 	bl	8005d1c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004a04:	2200      	movs	r2, #0
 8004a06:	210f      	movs	r1, #15
 8004a08:	2020      	movs	r0, #32
 8004a0a:	f001 f96b 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004a0e:	2020      	movs	r0, #32
 8004a10:	f001 f984 	bl	8005d1c <HAL_NVIC_EnableIRQ>
}
 8004a14:	bf00      	nop
 8004a16:	3730      	adds	r7, #48	@ 0x30
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20013080 	.word	0x20013080
 8004a20:	40023800 	.word	0x40023800
 8004a24:	40021c00 	.word	0x40021c00
 8004a28:	40020400 	.word	0x40020400

08004a2c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f005 fb73 	bl	800a120 <HAL_I2C_GetState>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d125      	bne.n	8004a8c <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a14      	ldr	r2, [pc, #80]	@ (8004a94 <I2Cx_Init+0x68>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d103      	bne.n	8004a50 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a13      	ldr	r2, [pc, #76]	@ (8004a98 <I2Cx_Init+0x6c>)
 8004a4c:	601a      	str	r2, [r3, #0]
 8004a4e:	e002      	b.n	8004a56 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a12      	ldr	r2, [pc, #72]	@ (8004a9c <I2Cx_Init+0x70>)
 8004a54:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a11      	ldr	r2, [pc, #68]	@ (8004aa0 <I2Cx_Init+0x74>)
 8004a5a:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ff23 	bl	80048cc <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f005 f850 	bl	8009b2c <HAL_I2C_Init>
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20013080 	.word	0x20013080
 8004a98:	40005c00 	.word	0x40005c00
 8004a9c:	40005400 	.word	0x40005400
 8004aa0:	40912732 	.word	0x40912732

08004aa4 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	@ 0x28
 8004aa8:	af04      	add	r7, sp, #16
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	4608      	mov	r0, r1
 8004aae:	4611      	mov	r1, r2
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	72fb      	strb	r3, [r7, #11]
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	813b      	strh	r3, [r7, #8]
 8004aba:	4613      	mov	r3, r2
 8004abc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004ac2:	7afb      	ldrb	r3, [r7, #11]
 8004ac4:	b299      	uxth	r1, r3
 8004ac6:	88f8      	ldrh	r0, [r7, #6]
 8004ac8:	893a      	ldrh	r2, [r7, #8]
 8004aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004ace:	9302      	str	r3, [sp, #8]
 8004ad0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ad2:	9301      	str	r3, [sp, #4]
 8004ad4:	6a3b      	ldr	r3, [r7, #32]
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	4603      	mov	r3, r0
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f005 fa06 	bl	8009eec <HAL_I2C_Mem_Read>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d004      	beq.n	8004af4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004aea:	7afb      	ldrb	r3, [r7, #11]
 8004aec:	4619      	mov	r1, r3
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f832 	bl	8004b58 <I2Cx_Error>
  }
  return status;    
 8004af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b08a      	sub	sp, #40	@ 0x28
 8004b02:	af04      	add	r7, sp, #16
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	4608      	mov	r0, r1
 8004b08:	4611      	mov	r1, r2
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	72fb      	strb	r3, [r7, #11]
 8004b10:	460b      	mov	r3, r1
 8004b12:	813b      	strh	r3, [r7, #8]
 8004b14:	4613      	mov	r3, r2
 8004b16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004b1c:	7afb      	ldrb	r3, [r7, #11]
 8004b1e:	b299      	uxth	r1, r3
 8004b20:	88f8      	ldrh	r0, [r7, #6]
 8004b22:	893a      	ldrh	r2, [r7, #8]
 8004b24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b28:	9302      	str	r3, [sp, #8]
 8004b2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b2c:	9301      	str	r3, [sp, #4]
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	9300      	str	r3, [sp, #0]
 8004b32:	4603      	mov	r3, r0
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f005 f8c5 	bl	8009cc4 <HAL_I2C_Mem_Write>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004b3e:	7dfb      	ldrb	r3, [r7, #23]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d004      	beq.n	8004b4e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004b44:	7afb      	ldrb	r3, [r7, #11]
 8004b46:	4619      	mov	r1, r3
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 f805 	bl	8004b58 <I2Cx_Error>
  }
  return status;
 8004b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f005 f87d 	bl	8009c64 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7ff ff5e 	bl	8004a2c <I2Cx_Init>
}
 8004b70:	bf00      	nop
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004b7c:	4802      	ldr	r0, [pc, #8]	@ (8004b88 <AUDIO_IO_Init+0x10>)
 8004b7e:	f7ff ff55 	bl	8004a2c <I2Cx_Init>
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20013080 	.word	0x20013080

08004b8c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
	...

08004b9c <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af02      	add	r7, sp, #8
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	71fb      	strb	r3, [r7, #7]
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	80bb      	strh	r3, [r7, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004bae:	887b      	ldrh	r3, [r7, #2]
 8004bb0:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004bb2:	89fb      	ldrh	r3, [r7, #14]
 8004bb4:	0a1b      	lsrs	r3, r3, #8
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004bba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	b21a      	sxth	r2, r3
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	b21b      	sxth	r3, r3
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	b21b      	sxth	r3, r3
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004bce:	88ba      	ldrh	r2, [r7, #4]
 8004bd0:	79f9      	ldrb	r1, [r7, #7]
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	1cbb      	adds	r3, r7, #2
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	2302      	movs	r3, #2
 8004bdc:	4803      	ldr	r0, [pc, #12]	@ (8004bec <AUDIO_IO_Write+0x50>)
 8004bde:	f7ff ff8e 	bl	8004afe <I2Cx_WriteMultiple>
}
 8004be2:	bf00      	nop
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20013080 	.word	0x20013080

08004bf0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af02      	add	r7, sp, #8
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	460a      	mov	r2, r1
 8004bfa:	71fb      	strb	r3, [r7, #7]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004c00:	2300      	movs	r3, #0
 8004c02:	81bb      	strh	r3, [r7, #12]
 8004c04:	2300      	movs	r3, #0
 8004c06:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004c08:	88ba      	ldrh	r2, [r7, #4]
 8004c0a:	79f9      	ldrb	r1, [r7, #7]
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	9301      	str	r3, [sp, #4]
 8004c10:	f107 030c 	add.w	r3, r7, #12
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	2302      	movs	r3, #2
 8004c18:	480a      	ldr	r0, [pc, #40]	@ (8004c44 <AUDIO_IO_Read+0x54>)
 8004c1a:	f7ff ff43 	bl	8004aa4 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004c1e:	89bb      	ldrh	r3, [r7, #12]
 8004c20:	0a1b      	lsrs	r3, r3, #8
 8004c22:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004c24:	89bb      	ldrh	r3, [r7, #12]
 8004c26:	b21b      	sxth	r3, r3
 8004c28:	021b      	lsls	r3, r3, #8
 8004c2a:	b21a      	sxth	r2, r3
 8004c2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	b21b      	sxth	r3, r3
 8004c34:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004c36:	89fb      	ldrh	r3, [r7, #14]
 8004c38:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004c3a:	89bb      	ldrh	r3, [r7, #12]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	20013080 	.word	0x20013080

08004c48 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fcd3 	bl	80055fc <HAL_Delay>
}
 8004c56:	bf00      	nop
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <BSP_AUDIO_OUT_Init>:
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @note   The I2S PLL input clock must be done in the user application.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{ 
 8004c60:	b590      	push	{r4, r7, lr}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	603a      	str	r2, [r7, #0]
 8004c6a:	80fb      	strh	r3, [r7, #6]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	73fb      	strb	r3, [r7, #15]
  uint32_t deviceid = 0x00;
 8004c74:	2300      	movs	r3, #0
 8004c76:	60bb      	str	r3, [r7, #8]

  /* Disable SAI */
  SAIx_Out_DeInit();
 8004c78:	f000 fa46 	bl	8005108 <SAIx_Out_DeInit>

  /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
  BSP_AUDIO_OUT_ClockConfig(&haudio_out_sai, AudioFreq, NULL);
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	6839      	ldr	r1, [r7, #0]
 8004c80:	481c      	ldr	r0, [pc, #112]	@ (8004cf4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c82:	f000 f99f 	bl	8004fc4 <BSP_AUDIO_OUT_ClockConfig>
 
  /* SAI data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004c86:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c88:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf8 <BSP_AUDIO_OUT_Init+0x98>)
 8004c8a:	601a      	str	r2, [r3, #0]
  if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 8004c8c:	4819      	ldr	r0, [pc, #100]	@ (8004cf4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c8e:	f008 fbd3 	bl	800d438 <HAL_SAI_GetState>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d103      	bne.n	8004ca0 <BSP_AUDIO_OUT_Init+0x40>
  {
    /* Init the SAI MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4816      	ldr	r0, [pc, #88]	@ (8004cf4 <BSP_AUDIO_OUT_Init+0x94>)
 8004c9c:	f000 f8bc 	bl	8004e18 <BSP_AUDIO_OUT_MspInit>
  }
  SAIx_Out_Init(AudioFreq);
 8004ca0:	6838      	ldr	r0, [r7, #0]
 8004ca2:	f000 f9d3 	bl	800504c <SAIx_Out_Init>

  /* wm8994 codec initialization */
  deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004ca6:	4b15      	ldr	r3, [pc, #84]	@ (8004cfc <BSP_AUDIO_OUT_Init+0x9c>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2034      	movs	r0, #52	@ 0x34
 8004cac:	4798      	blx	r3
 8004cae:	60b8      	str	r0, [r7, #8]
  
  if((deviceid) == WM8994_ID)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d109      	bne.n	8004cce <BSP_AUDIO_OUT_Init+0x6e>
  {  
    /* Reset the Codec Registers */
    wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004cba:	4b10      	ldr	r3, [pc, #64]	@ (8004cfc <BSP_AUDIO_OUT_Init+0x9c>)
 8004cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbe:	2034      	movs	r0, #52	@ 0x34
 8004cc0:	4798      	blx	r3
    /* Initialize the audio driver structure */
    audio_drv = &wm8994_drv; 
 8004cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8004d00 <BSP_AUDIO_OUT_Init+0xa0>)
 8004cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8004cfc <BSP_AUDIO_OUT_Init+0x9c>)
 8004cc6:	601a      	str	r2, [r3, #0]
    ret = AUDIO_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	73fb      	strb	r3, [r7, #15]
 8004ccc:	e001      	b.n	8004cd2 <BSP_AUDIO_OUT_Init+0x72>
  }
  else
  {
    ret = AUDIO_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d107      	bne.n	8004ce8 <BSP_AUDIO_OUT_Init+0x88>
  {
    /* Initialize the codec internal registers */
    audio_drv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8004cd8:	4b09      	ldr	r3, [pc, #36]	@ (8004d00 <BSP_AUDIO_OUT_Init+0xa0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681c      	ldr	r4, [r3, #0]
 8004cde:	797a      	ldrb	r2, [r7, #5]
 8004ce0:	88f9      	ldrh	r1, [r7, #6]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2034      	movs	r0, #52	@ 0x34
 8004ce6:	47a0      	blx	r4
  }
 
  return ret;
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd90      	pop	{r4, r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	200130d8 	.word	0x200130d8
 8004cf8:	40015c04 	.word	0x40015c04
 8004cfc:	20012004 	.word	0x20012004
 8004d00:	200130d4 	.word	0x200130d4

08004d04 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004d0e:	4b10      	ldr	r3, [pc, #64]	@ (8004d50 <BSP_AUDIO_OUT_Play+0x4c>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	b292      	uxth	r2, r2
 8004d18:	6879      	ldr	r1, [r7, #4]
 8004d1a:	2034      	movs	r0, #52	@ 0x34
 8004d1c:	4798      	blx	r3
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e00f      	b.n	8004d48 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d2e:	d203      	bcs.n	8004d38 <BSP_AUDIO_OUT_Play+0x34>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	085b      	lsrs	r3, r3, #1
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	e001      	b.n	8004d3c <BSP_AUDIO_OUT_Play+0x38>
 8004d38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	4804      	ldr	r0, [pc, #16]	@ (8004d54 <BSP_AUDIO_OUT_Play+0x50>)
 8004d42:	f008 fa3b 	bl	800d1bc <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004d46:	2300      	movs	r3, #0
  }
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	200130d4 	.word	0x200130d4
 8004d54:	200130d8 	.word	0x200130d8

08004d58 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	4603      	mov	r3, r0
 8004d60:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004d62:	4b08      	ldr	r3, [pc, #32]	@ (8004d84 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	79fa      	ldrb	r2, [r7, #7]
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	2034      	movs	r0, #52	@ 0x34
 8004d6e:	4798      	blx	r3
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e000      	b.n	8004d7c <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004d7a:	2300      	movs	r3, #0
  }
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	200130d4 	.word	0x200130d4

08004d88 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004d90:	f7fc ff0c 	bl	8001bac <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004d94:	bf00      	nop
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004da4:	f000 f82a 	bl	8004dfc <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004da8:	bf00      	nop
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004db8:	480e      	ldr	r0, [pc, #56]	@ (8004df4 <HAL_SAI_ErrorCallback+0x44>)
 8004dba:	f008 fb3d 	bl	800d438 <HAL_SAI_GetState>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004dc2:	480d      	ldr	r0, [pc, #52]	@ (8004df8 <HAL_SAI_ErrorCallback+0x48>)
 8004dc4:	f008 fb38 	bl	800d438 <HAL_SAI_GetState>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d002      	beq.n	8004dd8 <HAL_SAI_ErrorCallback+0x28>
 8004dd2:	7bfb      	ldrb	r3, [r7, #15]
 8004dd4:	2b12      	cmp	r3, #18
 8004dd6:	d101      	bne.n	8004ddc <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004dd8:	f000 f817 	bl	8004e0a <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004ddc:	7bbb      	ldrb	r3, [r7, #14]
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d002      	beq.n	8004de8 <HAL_SAI_ErrorCallback+0x38>
 8004de2:	7bbb      	ldrb	r3, [r7, #14]
 8004de4:	2b22      	cmp	r3, #34	@ 0x22
 8004de6:	d101      	bne.n	8004dec <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004de8:	f000 fa55 	bl	8005296 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	200130d8 	.word	0x200130d8
 8004df8:	2001315c 	.word	0x2001315c

08004dfc <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0
}
 8004e00:	bf00      	nop
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	af00      	add	r7, sp, #0
}
 8004e0e:	bf00      	nop
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08c      	sub	sp, #48	@ 0x30
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004e22:	4b63      	ldr	r3, [pc, #396]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e26:	4a62      	ldr	r2, [pc, #392]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e2e:	4b60      	ldr	r3, [pc, #384]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e36:	61bb      	str	r3, [r7, #24]
 8004e38:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8004e3a:	4b5d      	ldr	r3, [pc, #372]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	4a5c      	ldr	r2, [pc, #368]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e46:	4b5a      	ldr	r3, [pc, #360]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4e:	617b      	str	r3, [r7, #20]
 8004e50:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004e52:	4b57      	ldr	r3, [pc, #348]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e56:	4a56      	ldr	r2, [pc, #344]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e5e:	4b54      	ldr	r3, [pc, #336]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004e6a:	4b51      	ldr	r3, [pc, #324]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6e:	4a50      	ldr	r2, [pc, #320]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e76:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e7e:	60fb      	str	r3, [r7, #12]
 8004e80:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004e82:	2380      	movs	r3, #128	@ 0x80
 8004e84:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e86:	2302      	movs	r3, #2
 8004e88:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004e92:	230a      	movs	r3, #10
 8004e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8004e96:	f107 031c 	add.w	r3, r7, #28
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	4845      	ldr	r0, [pc, #276]	@ (8004fb4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004e9e:	f002 fa4b 	bl	8007338 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8004ea2:	2320      	movs	r3, #32
 8004ea4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8004eb2:	230a      	movs	r3, #10
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004eb6:	f107 031c 	add.w	r3, r7, #28
 8004eba:	4619      	mov	r1, r3
 8004ebc:	483d      	ldr	r0, [pc, #244]	@ (8004fb4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004ebe:	f002 fa3b 	bl	8007338 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8004ec2:	2340      	movs	r3, #64	@ 0x40
 8004ec4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004ed2:	230a      	movs	r3, #10
 8004ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004ed6:	f107 031c 	add.w	r3, r7, #28
 8004eda:	4619      	mov	r1, r3
 8004edc:	4835      	ldr	r0, [pc, #212]	@ (8004fb4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004ede:	f002 fa2b 	bl	8007338 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8004ee2:	2310      	movs	r3, #16
 8004ee4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004ef2:	230a      	movs	r3, #10
 8004ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8004ef6:	f107 031c 	add.w	r3, r7, #28
 8004efa:	4619      	mov	r1, r3
 8004efc:	482d      	ldr	r0, [pc, #180]	@ (8004fb4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004efe:	f002 fa1b 	bl	8007338 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004f02:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f06:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004f08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f0e:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f16:	60bb      	str	r3, [r7, #8]
 8004f18:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a26      	ldr	r2, [pc, #152]	@ (8004fb8 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d138      	bne.n	8004f96 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004f24:	4b25      	ldr	r3, [pc, #148]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f26:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004f2a:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004f2c:	4b23      	ldr	r3, [pc, #140]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f2e:	2240      	movs	r2, #64	@ 0x40
 8004f30:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004f32:	4b22      	ldr	r3, [pc, #136]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8004f38:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f3e:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004f40:	4b1e      	ldr	r3, [pc, #120]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f46:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004f48:	4b1c      	ldr	r3, [pc, #112]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f4e:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004f50:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f56:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004f58:	4b18      	ldr	r3, [pc, #96]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f5e:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004f60:	4b16      	ldr	r3, [pc, #88]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f62:	2204      	movs	r2, #4
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004f66:	4b15      	ldr	r3, [pc, #84]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f68:	2203      	movs	r2, #3
 8004f6a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004f6c:	4b13      	ldr	r3, [pc, #76]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004f72:	4b12      	ldr	r3, [pc, #72]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004f78:	4b10      	ldr	r3, [pc, #64]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f7a:	4a11      	ldr	r2, [pc, #68]	@ (8004fc0 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004f7c:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a0e      	ldr	r2, [pc, #56]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f82:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004f84:	4a0d      	ldr	r2, [pc, #52]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004f8a:	480c      	ldr	r0, [pc, #48]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f8c:	f001 f966 	bl	800625c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004f90:	480a      	ldr	r0, [pc, #40]	@ (8004fbc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f92:	f001 f8b5 	bl	8006100 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8004f96:	2200      	movs	r2, #0
 8004f98:	210e      	movs	r1, #14
 8004f9a:	203c      	movs	r0, #60	@ 0x3c
 8004f9c:	f000 fea2 	bl	8005ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004fa0:	203c      	movs	r0, #60	@ 0x3c
 8004fa2:	f000 febb 	bl	8005d1c <HAL_NVIC_EnableIRQ>
}
 8004fa6:	bf00      	nop
 8004fa8:	3730      	adds	r7, #48	@ 0x30
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	40022000 	.word	0x40022000
 8004fb8:	40015c04 	.word	0x40015c04
 8004fbc:	200131e0 	.word	0x200131e0
 8004fc0:	40026470 	.word	0x40026470

08004fc4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b0a6      	sub	sp, #152	@ 0x98
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004fd0:	f107 0314 	add.w	r3, r7, #20
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f007 f8eb 	bl	800c1b0 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d009      	beq.n	8004ff8 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d004      	beq.n	8004ff8 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d112      	bne.n	800501e <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004ff8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004ffc:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004ffe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005002:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8005004:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8005008:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 800500a:	2302      	movs	r3, #2
 800500c:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 800500e:	2313      	movs	r3, #19
 8005010:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005012:	f107 0314 	add.w	r3, r7, #20
 8005016:	4618      	mov	r0, r3
 8005018:	f006 fcda 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
 800501c:	e012      	b.n	8005044 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800501e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005022:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8005024:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005028:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 800502a:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800502e:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8005030:	2307      	movs	r3, #7
 8005032:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8005034:	2301      	movs	r3, #1
 8005036:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005038:	f107 0314 	add.w	r3, r7, #20
 800503c:	4618      	mov	r0, r3
 800503e:	f006 fcc7 	bl	800b9d0 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8005042:	bf00      	nop
 8005044:	bf00      	nop
 8005046:	3798      	adds	r7, #152	@ 0x98
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <SAIx_Out_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123 
  *         and user can update this configuration using 
  * @retval None
  */
static void SAIx_Out_Init(uint32_t AudioFreq)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005054:	4b2a      	ldr	r3, [pc, #168]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005056:	4a2b      	ldr	r2, [pc, #172]	@ (8005104 <SAIx_Out_Init+0xb8>)
 8005058:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800505a:	4b29      	ldr	r3, [pc, #164]	@ (8005100 <SAIx_Out_Init+0xb4>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b27      	ldr	r3, [pc, #156]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005068:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x 
  LSBFirst: Disabled 
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800506a:	4a25      	ldr	r2, [pc, #148]	@ (8005100 <SAIx_Out_Init+0xb4>)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SAI_MODEMASTER_TX;
 8005070:	4b23      	ldr	r3, [pc, #140]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005072:	2200      	movs	r2, #0
 8005074:	605a      	str	r2, [r3, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005076:	4b22      	ldr	r3, [pc, #136]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005078:	2200      	movs	r2, #0
 800507a:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 800507c:	4b20      	ldr	r3, [pc, #128]	@ (8005100 <SAIx_Out_Init+0xb4>)
 800507e:	2200      	movs	r2, #0
 8005080:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005082:	4b1f      	ldr	r3, [pc, #124]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005084:	2280      	movs	r2, #128	@ 0x80
 8005086:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005088:	4b1d      	ldr	r3, [pc, #116]	@ (8005100 <SAIx_Out_Init+0xb4>)
 800508a:	2200      	movs	r2, #0
 800508c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800508e:	4b1c      	ldr	r3, [pc, #112]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005090:	2201      	movs	r2, #1
 8005092:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <SAIx_Out_Init+0xb4>)
 8005096:	2200      	movs	r2, #0
 8005098:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800509a:	4b19      	ldr	r3, [pc, #100]	@ (8005100 <SAIx_Out_Init+0xb4>)
 800509c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80050a0:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80050a2:	4b17      	ldr	r3, [pc, #92]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050a4:	2201      	movs	r2, #1
 80050a6:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */ 
  haudio_out_sai.FrameInit.FrameLength = 64; 
 80050a8:	4b15      	ldr	r3, [pc, #84]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050aa:	2240      	movs	r2, #64	@ 0x40
 80050ac:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80050ae:	4b14      	ldr	r3, [pc, #80]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050b0:	2220      	movs	r2, #32
 80050b2:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80050b4:	4b12      	ldr	r3, [pc, #72]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050ba:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80050bc:	4b10      	ldr	r3, [pc, #64]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050be:	2200      	movs	r2, #0
 80050c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80050c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050c4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80050c8:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot 
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80050ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80050d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4; 
 80050d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050d8:	2204      	movs	r2, #4
 80050da:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_0123;
 80050dc:	4b08      	ldr	r3, [pc, #32]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050de:	220f      	movs	r2, #15
 80050e0:	661a      	str	r2, [r3, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80050e2:	4807      	ldr	r0, [pc, #28]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050e4:	f007 feb6 	bl	800ce54 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80050e8:	4b05      	ldr	r3, [pc, #20]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	4b04      	ldr	r3, [pc, #16]	@ (8005100 <SAIx_Out_Init+0xb4>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80050f6:	601a      	str	r2, [r3, #0]
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	200130d8 	.word	0x200130d8
 8005104:	40015c04 	.word	0x40015c04

08005108 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800510c:	4b07      	ldr	r3, [pc, #28]	@ (800512c <SAIx_Out_DeInit+0x24>)
 800510e:	4a08      	ldr	r2, [pc, #32]	@ (8005130 <SAIx_Out_DeInit+0x28>)
 8005110:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005112:	4b06      	ldr	r3, [pc, #24]	@ (800512c <SAIx_Out_DeInit+0x24>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b04      	ldr	r3, [pc, #16]	@ (800512c <SAIx_Out_DeInit+0x24>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005120:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 8005122:	4802      	ldr	r0, [pc, #8]	@ (800512c <SAIx_Out_DeInit+0x24>)
 8005124:	f008 f814 	bl	800d150 <HAL_SAI_DeInit>
}
 8005128:	bf00      	nop
 800512a:	bd80      	pop	{r7, pc}
 800512c:	200130d8 	.word	0x200130d8
 8005130:	40015c04 	.word	0x40015c04

08005134 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	68f9      	ldr	r1, [r7, #12]
 8005146:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800514a:	f000 f805 	bl	8005158 <BSP_AUDIO_IN_InitEx>
 800514e:	4603      	mov	r3, r0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005158:	b590      	push	{r4, r7, lr}
 800515a:	b089      	sub	sp, #36	@ 0x24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60b9      	str	r1, [r7, #8]
 8005160:	607a      	str	r2, [r7, #4]
 8005162:	603b      	str	r3, [r7, #0]
 8005164:	4603      	mov	r3, r0
 8005166:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 800516c:	2300      	movs	r3, #0
 800516e:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8005170:	89fb      	ldrh	r3, [r7, #14]
 8005172:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005176:	d006      	beq.n	8005186 <BSP_AUDIO_IN_InitEx+0x2e>
 8005178:	89fb      	ldrh	r3, [r7, #14]
 800517a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800517e:	d002      	beq.n	8005186 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	77fb      	strb	r3, [r7, #31]
 8005184:	e046      	b.n	8005214 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8005186:	f000 f9f5 	bl	8005574 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 800518a:	2200      	movs	r2, #0
 800518c:	68b9      	ldr	r1, [r7, #8]
 800518e:	4824      	ldr	r0, [pc, #144]	@ (8005220 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005190:	f7ff ff18 	bl	8004fc4 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005194:	4b22      	ldr	r3, [pc, #136]	@ (8005220 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005196:	4a23      	ldr	r2, [pc, #140]	@ (8005224 <BSP_AUDIO_IN_InitEx+0xcc>)
 8005198:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 800519a:	4821      	ldr	r0, [pc, #132]	@ (8005220 <BSP_AUDIO_IN_InitEx+0xc8>)
 800519c:	f008 f94c 	bl	800d438 <HAL_SAI_GetState>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d107      	bne.n	80051b6 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 80051a6:	2100      	movs	r1, #0
 80051a8:	481d      	ldr	r0, [pc, #116]	@ (8005220 <BSP_AUDIO_IN_InitEx+0xc8>)
 80051aa:	f7ff fe35 	bl	8004e18 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 80051ae:	2100      	movs	r1, #0
 80051b0:	481b      	ldr	r0, [pc, #108]	@ (8005220 <BSP_AUDIO_IN_InitEx+0xc8>)
 80051b2:	f000 f877 	bl	80052a4 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80051b6:	89fb      	ldrh	r3, [r7, #14]
 80051b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051bc:	d102      	bne.n	80051c4 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80051be:	230a      	movs	r3, #10
 80051c0:	61bb      	str	r3, [r7, #24]
 80051c2:	e001      	b.n	80051c8 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80051c4:	2305      	movs	r3, #5
 80051c6:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	69b9      	ldr	r1, [r7, #24]
 80051cc:	2001      	movs	r0, #1
 80051ce:	f000 f91b 	bl	8005408 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80051d2:	4b15      	ldr	r3, [pc, #84]	@ (8005228 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2034      	movs	r0, #52	@ 0x34
 80051d8:	4798      	blx	r3
 80051da:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f648 1294 	movw	r2, #35220	@ 0x8994
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d109      	bne.n	80051fa <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80051e6:	4b10      	ldr	r3, [pc, #64]	@ (8005228 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ea:	2034      	movs	r0, #52	@ 0x34
 80051ec:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 80051ee:	4b0f      	ldr	r3, [pc, #60]	@ (800522c <BSP_AUDIO_IN_InitEx+0xd4>)
 80051f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005228 <BSP_AUDIO_IN_InitEx+0xd0>)
 80051f2:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 80051f4:	2300      	movs	r3, #0
 80051f6:	77fb      	strb	r3, [r7, #31]
 80051f8:	e001      	b.n	80051fe <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 80051fe:	7ffb      	ldrb	r3, [r7, #31]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d107      	bne.n	8005214 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8005204:	4b09      	ldr	r3, [pc, #36]	@ (800522c <BSP_AUDIO_IN_InitEx+0xd4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681c      	ldr	r4, [r3, #0]
 800520a:	89f9      	ldrh	r1, [r7, #14]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2264      	movs	r2, #100	@ 0x64
 8005210:	2034      	movs	r0, #52	@ 0x34
 8005212:	47a0      	blx	r4
    }
  }
  return ret;
 8005214:	7ffb      	ldrb	r3, [r7, #31]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3724      	adds	r7, #36	@ 0x24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd90      	pop	{r4, r7, pc}
 800521e:	bf00      	nop
 8005220:	2001315c 	.word	0x2001315c
 8005224:	40015c24 	.word	0x40015c24
 8005228:	20012004 	.word	0x20012004
 800522c:	200130d4 	.word	0x200130d4

08005230 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	b29b      	uxth	r3, r3
 8005242:	461a      	mov	r2, r3
 8005244:	6879      	ldr	r1, [r7, #4]
 8005246:	4805      	ldr	r0, [pc, #20]	@ (800525c <BSP_AUDIO_IN_Record+0x2c>)
 8005248:	f008 f868 	bl	800d31c <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 800524c:	2300      	movs	r3, #0
 800524e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	b2db      	uxtb	r3, r3
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	2001315c 	.word	0x2001315c

08005260 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8005268:	f7fc fc76 	bl	8001b58 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800526c:	bf00      	nop
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 800527c:	f000 f804 	bl	8005288 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005280:	bf00      	nop
 8005282:	3708      	adds	r7, #8
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800528c:	bf00      	nop
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8005296:	b480      	push	{r7}
 8005298:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800529a:	bf00      	nop
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08c      	sub	sp, #48	@ 0x30
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80052ae:	4b50      	ldr	r3, [pc, #320]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b2:	4a4f      	ldr	r2, [pc, #316]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80052ba:	4b4d      	ldr	r3, [pc, #308]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052c2:	61bb      	str	r3, [r7, #24]
 80052c4:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 80052c6:	4b4a      	ldr	r3, [pc, #296]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ca:	4a49      	ldr	r2, [pc, #292]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80052d2:	4b47      	ldr	r3, [pc, #284]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052da:	617b      	str	r3, [r7, #20]
 80052dc:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 80052de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052e2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80052e4:	2302      	movs	r3, #2
 80052e6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80052ec:	2302      	movs	r3, #2
 80052ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80052f0:	230a      	movs	r3, #10
 80052f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80052f4:	f107 031c 	add.w	r3, r7, #28
 80052f8:	4619      	mov	r1, r3
 80052fa:	483e      	ldr	r0, [pc, #248]	@ (80053f4 <BSP_AUDIO_IN_MspInit+0x150>)
 80052fc:	f002 f81c 	bl	8007338 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8005300:	4b3b      	ldr	r3, [pc, #236]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005304:	4a3a      	ldr	r2, [pc, #232]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800530a:	6313      	str	r3, [r2, #48]	@ 0x30
 800530c:	4b38      	ldr	r3, [pc, #224]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 800530e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005314:	613b      	str	r3, [r7, #16]
 8005316:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8005318:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800531c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800531e:	2300      	movs	r3, #0
 8005320:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005322:	2300      	movs	r3, #0
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005326:	2302      	movs	r3, #2
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800532a:	f107 031c 	add.w	r3, r7, #28
 800532e:	4619      	mov	r1, r3
 8005330:	4831      	ldr	r0, [pc, #196]	@ (80053f8 <BSP_AUDIO_IN_MspInit+0x154>)
 8005332:	f002 f801 	bl	8007338 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8005336:	4b2e      	ldr	r3, [pc, #184]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533a:	4a2d      	ldr	r2, [pc, #180]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 800533c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005340:	6313      	str	r3, [r2, #48]	@ 0x30
 8005342:	4b2b      	ldr	r3, [pc, #172]	@ (80053f0 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a2a      	ldr	r2, [pc, #168]	@ (80053fc <BSP_AUDIO_IN_MspInit+0x158>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d137      	bne.n	80053c8 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8005358:	4b29      	ldr	r3, [pc, #164]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 800535a:	2200      	movs	r2, #0
 800535c:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800535e:	4b28      	ldr	r3, [pc, #160]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005360:	2200      	movs	r2, #0
 8005362:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005364:	4b26      	ldr	r3, [pc, #152]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005366:	2200      	movs	r2, #0
 8005368:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800536a:	4b25      	ldr	r3, [pc, #148]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 800536c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005370:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005372:	4b23      	ldr	r3, [pc, #140]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005374:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005378:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800537a:	4b21      	ldr	r3, [pc, #132]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 800537c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005380:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8005382:	4b1f      	ldr	r3, [pc, #124]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005384:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005388:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800538a:	4b1d      	ldr	r3, [pc, #116]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 800538c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005390:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8005392:	4b1b      	ldr	r3, [pc, #108]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005394:	2200      	movs	r2, #0
 8005396:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005398:	4b19      	ldr	r3, [pc, #100]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 800539a:	2203      	movs	r2, #3
 800539c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800539e:	4b18      	ldr	r3, [pc, #96]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80053a4:	4b16      	ldr	r3, [pc, #88]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80053aa:	4b15      	ldr	r3, [pc, #84]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053ac:	4a15      	ldr	r2, [pc, #84]	@ (8005404 <BSP_AUDIO_IN_MspInit+0x160>)
 80053ae:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a13      	ldr	r2, [pc, #76]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053b4:	671a      	str	r2, [r3, #112]	@ 0x70
 80053b6:	4a12      	ldr	r2, [pc, #72]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80053bc:	4810      	ldr	r0, [pc, #64]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053be:	f000 ff4d 	bl	800625c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80053c2:	480f      	ldr	r0, [pc, #60]	@ (8005400 <BSP_AUDIO_IN_MspInit+0x15c>)
 80053c4:	f000 fe9c 	bl	8006100 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80053c8:	2200      	movs	r2, #0
 80053ca:	210f      	movs	r1, #15
 80053cc:	2046      	movs	r0, #70	@ 0x46
 80053ce:	f000 fc89 	bl	8005ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 80053d2:	2046      	movs	r0, #70	@ 0x46
 80053d4:	f000 fca2 	bl	8005d1c <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80053d8:	2200      	movs	r2, #0
 80053da:	210f      	movs	r1, #15
 80053dc:	2028      	movs	r0, #40	@ 0x28
 80053de:	f000 fc81 	bl	8005ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 80053e2:	2028      	movs	r0, #40	@ 0x28
 80053e4:	f000 fc9a 	bl	8005d1c <HAL_NVIC_EnableIRQ>
}
 80053e8:	bf00      	nop
 80053ea:	3730      	adds	r7, #48	@ 0x30
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	40023800 	.word	0x40023800
 80053f4:	40021800 	.word	0x40021800
 80053f8:	40021c00 	.word	0x40021c00
 80053fc:	40015c24 	.word	0x40015c24
 8005400:	20013240 	.word	0x20013240
 8005404:	400264b8 	.word	0x400264b8

08005408 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005414:	4b53      	ldr	r3, [pc, #332]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005416:	4a54      	ldr	r2, [pc, #336]	@ (8005568 <SAIx_In_Init+0x160>)
 8005418:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800541a:	4b52      	ldr	r3, [pc, #328]	@ (8005564 <SAIx_In_Init+0x15c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	4b50      	ldr	r3, [pc, #320]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005428:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800542a:	4a4e      	ldr	r2, [pc, #312]	@ (8005564 <SAIx_In_Init+0x15c>)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005430:	4a4c      	ldr	r2, [pc, #304]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005436:	4b4b      	ldr	r3, [pc, #300]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005438:	2200      	movs	r2, #0
 800543a:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 800543c:	4b49      	ldr	r3, [pc, #292]	@ (8005564 <SAIx_In_Init+0x15c>)
 800543e:	2200      	movs	r2, #0
 8005440:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005442:	4b48      	ldr	r3, [pc, #288]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005444:	2280      	movs	r2, #128	@ 0x80
 8005446:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005448:	4b46      	ldr	r3, [pc, #280]	@ (8005564 <SAIx_In_Init+0x15c>)
 800544a:	2200      	movs	r2, #0
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800544e:	4b45      	ldr	r3, [pc, #276]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005450:	2201      	movs	r2, #1
 8005452:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005454:	4b43      	ldr	r3, [pc, #268]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005456:	2200      	movs	r2, #0
 8005458:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800545a:	4b42      	ldr	r3, [pc, #264]	@ (8005564 <SAIx_In_Init+0x15c>)
 800545c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005460:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005462:	4b40      	ldr	r3, [pc, #256]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005464:	2201      	movs	r2, #1
 8005466:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8005468:	4b3e      	ldr	r3, [pc, #248]	@ (8005564 <SAIx_In_Init+0x15c>)
 800546a:	2240      	movs	r2, #64	@ 0x40
 800546c:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 800546e:	4b3d      	ldr	r3, [pc, #244]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005470:	2220      	movs	r2, #32
 8005472:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005474:	4b3b      	ldr	r3, [pc, #236]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005476:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800547a:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800547c:	4b39      	ldr	r3, [pc, #228]	@ (8005564 <SAIx_In_Init+0x15c>)
 800547e:	2200      	movs	r2, #0
 8005480:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005482:	4b38      	ldr	r3, [pc, #224]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005484:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005488:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800548a:	4b36      	ldr	r3, [pc, #216]	@ (8005564 <SAIx_In_Init+0x15c>)
 800548c:	2200      	movs	r2, #0
 800548e:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005490:	4b34      	ldr	r3, [pc, #208]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005492:	2200      	movs	r2, #0
 8005494:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8005496:	4b33      	ldr	r3, [pc, #204]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005498:	2204      	movs	r2, #4
 800549a:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 800549c:	4a31      	ldr	r2, [pc, #196]	@ (8005564 <SAIx_In_Init+0x15c>)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80054a2:	4830      	ldr	r0, [pc, #192]	@ (8005564 <SAIx_In_Init+0x15c>)
 80054a4:	f007 fcd6 	bl	800ce54 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80054a8:	4b30      	ldr	r3, [pc, #192]	@ (800556c <SAIx_In_Init+0x164>)
 80054aa:	4a31      	ldr	r2, [pc, #196]	@ (8005570 <SAIx_In_Init+0x168>)
 80054ac:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80054ae:	4b2f      	ldr	r3, [pc, #188]	@ (800556c <SAIx_In_Init+0x164>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	4b2d      	ldr	r3, [pc, #180]	@ (800556c <SAIx_In_Init+0x164>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80054bc:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80054be:	4a2b      	ldr	r2, [pc, #172]	@ (800556c <SAIx_In_Init+0x164>)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80054c4:	4b29      	ldr	r3, [pc, #164]	@ (800556c <SAIx_In_Init+0x164>)
 80054c6:	2203      	movs	r2, #3
 80054c8:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80054ca:	4b28      	ldr	r3, [pc, #160]	@ (800556c <SAIx_In_Init+0x164>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80054d0:	4b26      	ldr	r3, [pc, #152]	@ (800556c <SAIx_In_Init+0x164>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 80054d6:	4b25      	ldr	r3, [pc, #148]	@ (800556c <SAIx_In_Init+0x164>)
 80054d8:	2280      	movs	r2, #128	@ 0x80
 80054da:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80054dc:	4b23      	ldr	r3, [pc, #140]	@ (800556c <SAIx_In_Init+0x164>)
 80054de:	2200      	movs	r2, #0
 80054e0:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80054e2:	4b22      	ldr	r3, [pc, #136]	@ (800556c <SAIx_In_Init+0x164>)
 80054e4:	2201      	movs	r2, #1
 80054e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 80054e8:	4b20      	ldr	r3, [pc, #128]	@ (800556c <SAIx_In_Init+0x164>)
 80054ea:	2201      	movs	r2, #1
 80054ec:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80054ee:	4b1f      	ldr	r3, [pc, #124]	@ (800556c <SAIx_In_Init+0x164>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80054f4:	4b1d      	ldr	r3, [pc, #116]	@ (800556c <SAIx_In_Init+0x164>)
 80054f6:	2201      	movs	r2, #1
 80054f8:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 80054fa:	4b1c      	ldr	r3, [pc, #112]	@ (800556c <SAIx_In_Init+0x164>)
 80054fc:	2240      	movs	r2, #64	@ 0x40
 80054fe:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005500:	4b1a      	ldr	r3, [pc, #104]	@ (800556c <SAIx_In_Init+0x164>)
 8005502:	2220      	movs	r2, #32
 8005504:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005506:	4b19      	ldr	r3, [pc, #100]	@ (800556c <SAIx_In_Init+0x164>)
 8005508:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800550c:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800550e:	4b17      	ldr	r3, [pc, #92]	@ (800556c <SAIx_In_Init+0x164>)
 8005510:	2200      	movs	r2, #0
 8005512:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005514:	4b15      	ldr	r3, [pc, #84]	@ (800556c <SAIx_In_Init+0x164>)
 8005516:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800551a:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 800551c:	4b13      	ldr	r3, [pc, #76]	@ (800556c <SAIx_In_Init+0x164>)
 800551e:	2200      	movs	r2, #0
 8005520:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005522:	4b12      	ldr	r3, [pc, #72]	@ (800556c <SAIx_In_Init+0x164>)
 8005524:	2200      	movs	r2, #0
 8005526:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005528:	4b10      	ldr	r3, [pc, #64]	@ (800556c <SAIx_In_Init+0x164>)
 800552a:	2204      	movs	r2, #4
 800552c:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 800552e:	4a0f      	ldr	r2, [pc, #60]	@ (800556c <SAIx_In_Init+0x164>)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8005534:	480d      	ldr	r0, [pc, #52]	@ (800556c <SAIx_In_Init+0x164>)
 8005536:	f007 fc8d 	bl	800ce54 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800553a:	4b0a      	ldr	r3, [pc, #40]	@ (8005564 <SAIx_In_Init+0x15c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <SAIx_In_Init+0x15c>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005548:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 800554a:	4b08      	ldr	r3, [pc, #32]	@ (800556c <SAIx_In_Init+0x164>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	4b06      	ldr	r3, [pc, #24]	@ (800556c <SAIx_In_Init+0x164>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005558:	601a      	str	r2, [r3, #0]
}
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	200130d8 	.word	0x200130d8
 8005568:	40015c04 	.word	0x40015c04
 800556c:	2001315c 	.word	0x2001315c
 8005570:	40015c24 	.word	0x40015c24

08005574 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005578:	4b07      	ldr	r3, [pc, #28]	@ (8005598 <SAIx_In_DeInit+0x24>)
 800557a:	4a08      	ldr	r2, [pc, #32]	@ (800559c <SAIx_In_DeInit+0x28>)
 800557c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 800557e:	4b06      	ldr	r3, [pc, #24]	@ (8005598 <SAIx_In_DeInit+0x24>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	4b04      	ldr	r3, [pc, #16]	@ (8005598 <SAIx_In_DeInit+0x24>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800558c:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 800558e:	4802      	ldr	r0, [pc, #8]	@ (8005598 <SAIx_In_DeInit+0x24>)
 8005590:	f007 fdde 	bl	800d150 <HAL_SAI_DeInit>
}
 8005594:	bf00      	nop
 8005596:	bd80      	pop	{r7, pc}
 8005598:	2001315c 	.word	0x2001315c
 800559c:	40015c24 	.word	0x40015c24

080055a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055a4:	2003      	movs	r0, #3
 80055a6:	f000 fb92 	bl	8005cce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80055aa:	2000      	movs	r0, #0
 80055ac:	f7fd fd18 	bl	8002fe0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80055b0:	f7fc fb6e 	bl	8001c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	bd80      	pop	{r7, pc}
	...

080055bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055c0:	4b06      	ldr	r3, [pc, #24]	@ (80055dc <HAL_IncTick+0x20>)
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	461a      	mov	r2, r3
 80055c6:	4b06      	ldr	r3, [pc, #24]	@ (80055e0 <HAL_IncTick+0x24>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4413      	add	r3, r2
 80055cc:	4a04      	ldr	r2, [pc, #16]	@ (80055e0 <HAL_IncTick+0x24>)
 80055ce:	6013      	str	r3, [r2, #0]
}
 80055d0:	bf00      	nop
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	2001203c 	.word	0x2001203c
 80055e0:	200132a0 	.word	0x200132a0

080055e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0
  return uwTick;
 80055e8:	4b03      	ldr	r3, [pc, #12]	@ (80055f8 <HAL_GetTick+0x14>)
 80055ea:	681b      	ldr	r3, [r3, #0]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	200132a0 	.word	0x200132a0

080055fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005604:	f7ff ffee 	bl	80055e4 <HAL_GetTick>
 8005608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005614:	d005      	beq.n	8005622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005616:	4b0a      	ldr	r3, [pc, #40]	@ (8005640 <HAL_Delay+0x44>)
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4413      	add	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005622:	bf00      	nop
 8005624:	f7ff ffde 	bl	80055e4 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	429a      	cmp	r2, r3
 8005632:	d8f7      	bhi.n	8005624 <HAL_Delay+0x28>
  {
  }
}
 8005634:	bf00      	nop
 8005636:	bf00      	nop
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	2001203c 	.word	0x2001203c

08005644 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e031      	b.n	80056be <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565e:	2b00      	cmp	r3, #0
 8005660:	d109      	bne.n	8005676 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fc fb3c 	bl	8001ce0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567a:	f003 0310 	and.w	r3, r3, #16
 800567e:	2b00      	cmp	r3, #0
 8005680:	d116      	bne.n	80056b0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005686:	4b10      	ldr	r3, [pc, #64]	@ (80056c8 <HAL_ADC_Init+0x84>)
 8005688:	4013      	ands	r3, r2
 800568a:	f043 0202 	orr.w	r2, r3, #2
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f974 	bl	8005980 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a2:	f023 0303 	bic.w	r3, r3, #3
 80056a6:	f043 0201 	orr.w	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80056ae:	e001      	b.n	80056b4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	ffffeefd 	.word	0xffffeefd

080056cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x1c>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e13a      	b.n	800595e <HAL_ADC_ConfigChannel+0x292>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b09      	cmp	r3, #9
 80056f6:	d93a      	bls.n	800576e <HAL_ADC_ConfigChannel+0xa2>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005700:	d035      	beq.n	800576e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68d9      	ldr	r1, [r3, #12]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	b29b      	uxth	r3, r3
 800570e:	461a      	mov	r2, r3
 8005710:	4613      	mov	r3, r2
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	4413      	add	r3, r2
 8005716:	3b1e      	subs	r3, #30
 8005718:	2207      	movs	r2, #7
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	43da      	mvns	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	400a      	ands	r2, r1
 8005726:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a8f      	ldr	r2, [pc, #572]	@ (800596c <HAL_ADC_ConfigChannel+0x2a0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d10a      	bne.n	8005748 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68d9      	ldr	r1, [r3, #12]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	061a      	lsls	r2, r3, #24
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005746:	e039      	b.n	80057bc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68d9      	ldr	r1, [r3, #12]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	b29b      	uxth	r3, r3
 8005758:	4618      	mov	r0, r3
 800575a:	4603      	mov	r3, r0
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	4403      	add	r3, r0
 8005760:	3b1e      	subs	r3, #30
 8005762:	409a      	lsls	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800576c:	e026      	b.n	80057bc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6919      	ldr	r1, [r3, #16]
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	b29b      	uxth	r3, r3
 800577a:	461a      	mov	r2, r3
 800577c:	4613      	mov	r3, r2
 800577e:	005b      	lsls	r3, r3, #1
 8005780:	4413      	add	r3, r2
 8005782:	f003 031f 	and.w	r3, r3, #31
 8005786:	2207      	movs	r2, #7
 8005788:	fa02 f303 	lsl.w	r3, r2, r3
 800578c:	43da      	mvns	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	400a      	ands	r2, r1
 8005794:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6919      	ldr	r1, [r3, #16]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	689a      	ldr	r2, [r3, #8]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	4618      	mov	r0, r3
 80057a8:	4603      	mov	r3, r0
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	4403      	add	r3, r0
 80057ae:	f003 031f 	and.w	r3, r3, #31
 80057b2:	409a      	lsls	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	2b06      	cmp	r3, #6
 80057c2:	d824      	bhi.n	800580e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	4613      	mov	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4413      	add	r3, r2
 80057d4:	3b05      	subs	r3, #5
 80057d6:	221f      	movs	r2, #31
 80057d8:	fa02 f303 	lsl.w	r3, r2, r3
 80057dc:	43da      	mvns	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	400a      	ands	r2, r1
 80057e4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	4618      	mov	r0, r3
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	4613      	mov	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	3b05      	subs	r3, #5
 8005800:	fa00 f203 	lsl.w	r2, r0, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	635a      	str	r2, [r3, #52]	@ 0x34
 800580c:	e04c      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d824      	bhi.n	8005860 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	4413      	add	r3, r2
 8005826:	3b23      	subs	r3, #35	@ 0x23
 8005828:	221f      	movs	r2, #31
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	43da      	mvns	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	400a      	ands	r2, r1
 8005836:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	b29b      	uxth	r3, r3
 8005844:	4618      	mov	r0, r3
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	3b23      	subs	r3, #35	@ 0x23
 8005852:	fa00 f203 	lsl.w	r2, r0, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	631a      	str	r2, [r3, #48]	@ 0x30
 800585e:	e023      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	3b41      	subs	r3, #65	@ 0x41
 8005872:	221f      	movs	r2, #31
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	43da      	mvns	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	400a      	ands	r2, r1
 8005880:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	b29b      	uxth	r3, r3
 800588e:	4618      	mov	r0, r3
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	4613      	mov	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4413      	add	r3, r2
 800589a:	3b41      	subs	r3, #65	@ 0x41
 800589c:	fa00 f203 	lsl.w	r2, r0, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a30      	ldr	r2, [pc, #192]	@ (8005970 <HAL_ADC_ConfigChannel+0x2a4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d10a      	bne.n	80058c8 <HAL_ADC_ConfigChannel+0x1fc>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058ba:	d105      	bne.n	80058c8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80058bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058c2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80058c6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a28      	ldr	r2, [pc, #160]	@ (8005970 <HAL_ADC_ConfigChannel+0x2a4>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d10f      	bne.n	80058f2 <HAL_ADC_ConfigChannel+0x226>
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b12      	cmp	r3, #18
 80058d8:	d10b      	bne.n	80058f2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80058da:	4b26      	ldr	r3, [pc, #152]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	4a25      	ldr	r2, [pc, #148]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80058e4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80058e6:	4b23      	ldr	r3, [pc, #140]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	4a22      	ldr	r2, [pc, #136]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 80058ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058f0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005970 <HAL_ADC_ConfigChannel+0x2a4>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d12b      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x288>
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1a      	ldr	r2, [pc, #104]	@ (800596c <HAL_ADC_ConfigChannel+0x2a0>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d003      	beq.n	800590e <HAL_ADC_ConfigChannel+0x242>
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b11      	cmp	r3, #17
 800590c:	d122      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800590e:	4b19      	ldr	r3, [pc, #100]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4a18      	ldr	r2, [pc, #96]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 8005914:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005918:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800591a:	4b16      	ldr	r3, [pc, #88]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	4a15      	ldr	r2, [pc, #84]	@ (8005974 <HAL_ADC_ConfigChannel+0x2a8>)
 8005920:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005924:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a10      	ldr	r2, [pc, #64]	@ (800596c <HAL_ADC_ConfigChannel+0x2a0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d111      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005930:	4b11      	ldr	r3, [pc, #68]	@ (8005978 <HAL_ADC_ConfigChannel+0x2ac>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a11      	ldr	r2, [pc, #68]	@ (800597c <HAL_ADC_ConfigChannel+0x2b0>)
 8005936:	fba2 2303 	umull	r2, r3, r2, r3
 800593a:	0c9a      	lsrs	r2, r3, #18
 800593c:	4613      	mov	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	4413      	add	r3, r2
 8005942:	005b      	lsls	r3, r3, #1
 8005944:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005946:	e002      	b.n	800594e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3b01      	subs	r3, #1
 800594c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f9      	bne.n	8005948 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	10000012 	.word	0x10000012
 8005970:	40012000 	.word	0x40012000
 8005974:	40012300 	.word	0x40012300
 8005978:	20012000 	.word	0x20012000
 800597c:	431bde83 	.word	0x431bde83

08005980 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005988:	4b78      	ldr	r3, [pc, #480]	@ (8005b6c <ADC_Init+0x1ec>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	4a77      	ldr	r2, [pc, #476]	@ (8005b6c <ADC_Init+0x1ec>)
 800598e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005992:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005994:	4b75      	ldr	r3, [pc, #468]	@ (8005b6c <ADC_Init+0x1ec>)
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	4973      	ldr	r1, [pc, #460]	@ (8005b6c <ADC_Init+0x1ec>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6859      	ldr	r1, [r3, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	021a      	lsls	r2, r3, #8
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	430a      	orrs	r2, r1
 80059c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80059d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6859      	ldr	r1, [r3, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	430a      	orrs	r2, r1
 80059e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6899      	ldr	r1, [r3, #8]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68da      	ldr	r2, [r3, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	430a      	orrs	r2, r1
 8005a08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0e:	4a58      	ldr	r2, [pc, #352]	@ (8005b70 <ADC_Init+0x1f0>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d022      	beq.n	8005a5a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689a      	ldr	r2, [r3, #8]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005a22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6899      	ldr	r1, [r3, #8]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6899      	ldr	r1, [r3, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	609a      	str	r2, [r3, #8]
 8005a58:	e00f      	b.n	8005a7a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0202 	bic.w	r2, r2, #2
 8005a88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6899      	ldr	r1, [r3, #8]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	005a      	lsls	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01b      	beq.n	8005ae0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ab6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005ac6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6859      	ldr	r1, [r3, #4]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	035a      	lsls	r2, r3, #13
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	e007      	b.n	8005af0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	051a      	lsls	r2, r3, #20
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005b24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	6899      	ldr	r1, [r3, #8]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005b32:	025a      	lsls	r2, r3, #9
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6899      	ldr	r1, [r3, #8]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	029a      	lsls	r2, r3, #10
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	609a      	str	r2, [r3, #8]
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr
 8005b6c:	40012300 	.word	0x40012300
 8005b70:	0f000001 	.word	0x0f000001

08005b74 <__NVIC_SetPriorityGrouping>:
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b84:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b90:	4013      	ands	r3, r2
 8005b92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b9c:	4b06      	ldr	r3, [pc, #24]	@ (8005bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ba2:	4a04      	ldr	r2, [pc, #16]	@ (8005bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	60d3      	str	r3, [r2, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr
 8005bb4:	e000ed00 	.word	0xe000ed00
 8005bb8:	05fa0000 	.word	0x05fa0000

08005bbc <__NVIC_GetPriorityGrouping>:
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bc0:	4b04      	ldr	r3, [pc, #16]	@ (8005bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	0a1b      	lsrs	r3, r3, #8
 8005bc6:	f003 0307 	and.w	r3, r3, #7
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	e000ed00 	.word	0xe000ed00

08005bd8 <__NVIC_EnableIRQ>:
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	4603      	mov	r3, r0
 8005be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	db0b      	blt.n	8005c02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bea:	79fb      	ldrb	r3, [r7, #7]
 8005bec:	f003 021f 	and.w	r2, r3, #31
 8005bf0:	4907      	ldr	r1, [pc, #28]	@ (8005c10 <__NVIC_EnableIRQ+0x38>)
 8005bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	2001      	movs	r0, #1
 8005bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8005bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	e000e100 	.word	0xe000e100

08005c14 <__NVIC_SetPriority>:
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	6039      	str	r1, [r7, #0]
 8005c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	db0a      	blt.n	8005c3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	490c      	ldr	r1, [pc, #48]	@ (8005c60 <__NVIC_SetPriority+0x4c>)
 8005c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c32:	0112      	lsls	r2, r2, #4
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	440b      	add	r3, r1
 8005c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005c3c:	e00a      	b.n	8005c54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	4908      	ldr	r1, [pc, #32]	@ (8005c64 <__NVIC_SetPriority+0x50>)
 8005c44:	79fb      	ldrb	r3, [r7, #7]
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	3b04      	subs	r3, #4
 8005c4c:	0112      	lsls	r2, r2, #4
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	440b      	add	r3, r1
 8005c52:	761a      	strb	r2, [r3, #24]
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	e000e100 	.word	0xe000e100
 8005c64:	e000ed00 	.word	0xe000ed00

08005c68 <NVIC_EncodePriority>:
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b089      	sub	sp, #36	@ 0x24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f003 0307 	and.w	r3, r3, #7
 8005c7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f1c3 0307 	rsb	r3, r3, #7
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	bf28      	it	cs
 8005c86:	2304      	movcs	r3, #4
 8005c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	2b06      	cmp	r3, #6
 8005c90:	d902      	bls.n	8005c98 <NVIC_EncodePriority+0x30>
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	3b03      	subs	r3, #3
 8005c96:	e000      	b.n	8005c9a <NVIC_EncodePriority+0x32>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca6:	43da      	mvns	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	401a      	ands	r2, r3
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005cba:	43d9      	mvns	r1, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc0:	4313      	orrs	r3, r2
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3724      	adds	r7, #36	@ 0x24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b082      	sub	sp, #8
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff ff4c 	bl	8005b74 <__NVIC_SetPriorityGrouping>
}
 8005cdc:	bf00      	nop
 8005cde:	3708      	adds	r7, #8
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
 8005cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005cf6:	f7ff ff61 	bl	8005bbc <__NVIC_GetPriorityGrouping>
 8005cfa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	6978      	ldr	r0, [r7, #20]
 8005d02:	f7ff ffb1 	bl	8005c68 <NVIC_EncodePriority>
 8005d06:	4602      	mov	r2, r0
 8005d08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff ff80 	bl	8005c14 <__NVIC_SetPriority>
}
 8005d14:	bf00      	nop
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	4603      	mov	r3, r0
 8005d24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff ff54 	bl	8005bd8 <__NVIC_EnableIRQ>
}
 8005d30:	bf00      	nop
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005d3c:	f3bf 8f5f 	dmb	sy
}
 8005d40:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005d42:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <HAL_MPU_Disable+0x28>)
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	4a06      	ldr	r2, [pc, #24]	@ (8005d60 <HAL_MPU_Disable+0x28>)
 8005d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d4c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005d4e:	4b05      	ldr	r3, [pc, #20]	@ (8005d64 <HAL_MPU_Disable+0x2c>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	605a      	str	r2, [r3, #4]
}
 8005d54:	bf00      	nop
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	e000ed00 	.word	0xe000ed00
 8005d64:	e000ed90 	.word	0xe000ed90

08005d68 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005d70:	4a0b      	ldr	r2, [pc, #44]	@ (8005da0 <HAL_MPU_Enable+0x38>)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f043 0301 	orr.w	r3, r3, #1
 8005d78:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005da4 <HAL_MPU_Enable+0x3c>)
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7e:	4a09      	ldr	r2, [pc, #36]	@ (8005da4 <HAL_MPU_Enable+0x3c>)
 8005d80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d84:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005d86:	f3bf 8f4f 	dsb	sy
}
 8005d8a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005d8c:	f3bf 8f6f 	isb	sy
}
 8005d90:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	e000ed90 	.word	0xe000ed90
 8005da4:	e000ed00 	.word	0xe000ed00

08005da8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	785a      	ldrb	r2, [r3, #1]
 8005db4:	4b1b      	ldr	r3, [pc, #108]	@ (8005e24 <HAL_MPU_ConfigRegion+0x7c>)
 8005db6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005db8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e24 <HAL_MPU_ConfigRegion+0x7c>)
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	4a19      	ldr	r2, [pc, #100]	@ (8005e24 <HAL_MPU_ConfigRegion+0x7c>)
 8005dbe:	f023 0301 	bic.w	r3, r3, #1
 8005dc2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005dc4:	4a17      	ldr	r2, [pc, #92]	@ (8005e24 <HAL_MPU_ConfigRegion+0x7c>)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	7b1b      	ldrb	r3, [r3, #12]
 8005dd0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	7adb      	ldrb	r3, [r3, #11]
 8005dd6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	7a9b      	ldrb	r3, [r3, #10]
 8005dde:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005de0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	7b5b      	ldrb	r3, [r3, #13]
 8005de6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005de8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	7b9b      	ldrb	r3, [r3, #14]
 8005dee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005df0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	7bdb      	ldrb	r3, [r3, #15]
 8005df6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005df8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	7a5b      	ldrb	r3, [r3, #9]
 8005dfe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005e00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	7a1b      	ldrb	r3, [r3, #8]
 8005e06:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005e08:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	7812      	ldrb	r2, [r2, #0]
 8005e0e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005e10:	4a04      	ldr	r2, [pc, #16]	@ (8005e24 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005e12:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005e14:	6113      	str	r3, [r2, #16]
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	e000ed90 	.word	0xe000ed90

08005e28 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e054      	b.n	8005ee4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	7f5b      	ldrb	r3, [r3, #29]
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d105      	bne.n	8005e50 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7fb ffa2 	bl	8001d94 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	791b      	ldrb	r3, [r3, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10c      	bne.n	8005e78 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a22      	ldr	r2, [pc, #136]	@ (8005eec <HAL_CRC_Init+0xc4>)
 8005e64:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0218 	bic.w	r2, r2, #24
 8005e74:	609a      	str	r2, [r3, #8]
 8005e76:	e00c      	b.n	8005e92 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6899      	ldr	r1, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	461a      	mov	r2, r3
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f834 	bl	8005ef0 <HAL_CRCEx_Polynomial_Set>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e028      	b.n	8005ee4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	795b      	ldrb	r3, [r3, #5]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d105      	bne.n	8005ea6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ea2:	611a      	str	r2, [r3, #16]
 8005ea4:	e004      	b.n	8005eb0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6912      	ldr	r2, [r2, #16]
 8005eae:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	695a      	ldr	r2, [r3, #20]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	699a      	ldr	r2, [r3, #24]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3708      	adds	r7, #8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	04c11db7 	.word	0x04c11db7

08005ef0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005efc:	2300      	movs	r3, #0
 8005efe:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005f00:	231f      	movs	r3, #31
 8005f02:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d102      	bne.n	8005f14 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	75fb      	strb	r3, [r7, #23]
 8005f12:	e063      	b.n	8005fdc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005f14:	bf00      	nop
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	1e5a      	subs	r2, r3, #1
 8005f1a:	613a      	str	r2, [r7, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d009      	beq.n	8005f34 <HAL_CRCEx_Polynomial_Set+0x44>
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	f003 031f 	and.w	r3, r3, #31
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d0f0      	beq.n	8005f16 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b18      	cmp	r3, #24
 8005f38:	d846      	bhi.n	8005fc8 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f40:	08005fcf 	.word	0x08005fcf
 8005f44:	08005fc9 	.word	0x08005fc9
 8005f48:	08005fc9 	.word	0x08005fc9
 8005f4c:	08005fc9 	.word	0x08005fc9
 8005f50:	08005fc9 	.word	0x08005fc9
 8005f54:	08005fc9 	.word	0x08005fc9
 8005f58:	08005fc9 	.word	0x08005fc9
 8005f5c:	08005fc9 	.word	0x08005fc9
 8005f60:	08005fbd 	.word	0x08005fbd
 8005f64:	08005fc9 	.word	0x08005fc9
 8005f68:	08005fc9 	.word	0x08005fc9
 8005f6c:	08005fc9 	.word	0x08005fc9
 8005f70:	08005fc9 	.word	0x08005fc9
 8005f74:	08005fc9 	.word	0x08005fc9
 8005f78:	08005fc9 	.word	0x08005fc9
 8005f7c:	08005fc9 	.word	0x08005fc9
 8005f80:	08005fb1 	.word	0x08005fb1
 8005f84:	08005fc9 	.word	0x08005fc9
 8005f88:	08005fc9 	.word	0x08005fc9
 8005f8c:	08005fc9 	.word	0x08005fc9
 8005f90:	08005fc9 	.word	0x08005fc9
 8005f94:	08005fc9 	.word	0x08005fc9
 8005f98:	08005fc9 	.word	0x08005fc9
 8005f9c:	08005fc9 	.word	0x08005fc9
 8005fa0:	08005fa5 	.word	0x08005fa5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b06      	cmp	r3, #6
 8005fa8:	d913      	bls.n	8005fd2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005fae:	e010      	b.n	8005fd2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	2b07      	cmp	r3, #7
 8005fb4:	d90f      	bls.n	8005fd6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005fba:	e00c      	b.n	8005fd6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	2b0f      	cmp	r3, #15
 8005fc0:	d90b      	bls.n	8005fda <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005fc6:	e008      	b.n	8005fda <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	75fb      	strb	r3, [r7, #23]
        break;
 8005fcc:	e006      	b.n	8005fdc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fce:	bf00      	nop
 8005fd0:	e004      	b.n	8005fdc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fd2:	bf00      	nop
 8005fd4:	e002      	b.n	8005fdc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fd6:	bf00      	nop
 8005fd8:	e000      	b.n	8005fdc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005fda:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10d      	bne.n	8005ffe <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f023 0118 	bic.w	r1, r3, #24
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006000:	4618      	mov	r0, r3
 8006002:	371c      	adds	r7, #28
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e069      	b.n	80060f2 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d102      	bne.n	8006030 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fb fed2 	bl	8001dd4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6819      	ldr	r1, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4b2a      	ldr	r3, [pc, #168]	@ (80060fc <HAL_DCMI_Init+0xf0>)
 8006052:	400b      	ands	r3, r1
 8006054:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6819      	ldr	r1, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685a      	ldr	r2, [r3, #4]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800606a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006076:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006082:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006088:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800608e:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006094:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800609a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b10      	cmp	r3, #16
 80060aa:	d112      	bne.n	80060d2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	7f1b      	ldrb	r3, [r3, #28]
 80060b0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	7f5b      	ldrb	r3, [r3, #29]
 80060b6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060b8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	7f9b      	ldrb	r3, [r3, #30]
 80060be:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80060c0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	7fdb      	ldrb	r3, [r3, #31]
 80060c8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80060ce:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80060d0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 021e 	orr.w	r2, r2, #30
 80060e0:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	ffe0f007 	.word	0xffe0f007

08006100 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800610c:	f7ff fa6a 	bl	80055e4 <HAL_GetTick>
 8006110:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e099      	b.n	8006250 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 0201 	bic.w	r2, r2, #1
 800613a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800613c:	e00f      	b.n	800615e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800613e:	f7ff fa51 	bl	80055e4 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b05      	cmp	r3, #5
 800614a:	d908      	bls.n	800615e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2220      	movs	r2, #32
 8006150:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2203      	movs	r2, #3
 8006156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e078      	b.n	8006250 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1e8      	bne.n	800613e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4b38      	ldr	r3, [pc, #224]	@ (8006258 <HAL_DMA_Init+0x158>)
 8006178:	4013      	ands	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800618a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006196:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	2b04      	cmp	r3, #4
 80061b6:	d107      	bne.n	80061c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c0:	4313      	orrs	r3, r2
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	f023 0307 	bic.w	r3, r3, #7
 80061de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d117      	bne.n	8006222 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00e      	beq.n	8006222 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 fae1 	bl	80067cc <DMA_CheckFifoParam>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d008      	beq.n	8006222 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2240      	movs	r2, #64	@ 0x40
 8006214:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800621e:	2301      	movs	r3, #1
 8006220:	e016      	b.n	8006250 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fa98 	bl	8006760 <DMA_CalcBaseAndBitshift>
 8006230:	4603      	mov	r3, r0
 8006232:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006238:	223f      	movs	r2, #63	@ 0x3f
 800623a:	409a      	lsls	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	4618      	mov	r0, r3
 8006252:	3718      	adds	r7, #24
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}
 8006258:	f010803f 	.word	0xf010803f

0800625c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e050      	b.n	8006310 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b02      	cmp	r3, #2
 8006278:	d101      	bne.n	800627e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800627a:	2302      	movs	r3, #2
 800627c:	e048      	b.n	8006310 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0201 	bic.w	r2, r2, #1
 800628c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2200      	movs	r2, #0
 8006294:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2200      	movs	r2, #0
 800629c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2200      	movs	r2, #0
 80062a4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2200      	movs	r2, #0
 80062ac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2200      	movs	r2, #0
 80062b4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2221      	movs	r2, #33	@ 0x21
 80062bc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 fa4e 	bl	8006760 <DMA_CalcBaseAndBitshift>
 80062c4:	4603      	mov	r3, r0
 80062c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062cc:	223f      	movs	r2, #63	@ 0x3f
 80062ce:	409a      	lsls	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800632e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_DMA_Start_IT+0x26>
 800633a:	2302      	movs	r3, #2
 800633c:	e048      	b.n	80063d0 <HAL_DMA_Start_IT+0xb8>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b01      	cmp	r3, #1
 8006350:	d137      	bne.n	80063c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2202      	movs	r2, #2
 8006356:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	68b9      	ldr	r1, [r7, #8]
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f000 f9cc 	bl	8006704 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006370:	223f      	movs	r2, #63	@ 0x3f
 8006372:	409a      	lsls	r2, r3
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0216 	orr.w	r2, r2, #22
 8006386:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	695a      	ldr	r2, [r3, #20]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006396:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639c:	2b00      	cmp	r3, #0
 800639e:	d007      	beq.n	80063b0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0208 	orr.w	r2, r2, #8
 80063ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f042 0201 	orr.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	e005      	b.n	80063ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80063ca:	2302      	movs	r3, #2
 80063cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80063ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3718      	adds	r7, #24
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80063e0:	2300      	movs	r3, #0
 80063e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80063e4:	4b8e      	ldr	r3, [pc, #568]	@ (8006620 <HAL_DMA_IRQHandler+0x248>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a8e      	ldr	r2, [pc, #568]	@ (8006624 <HAL_DMA_IRQHandler+0x24c>)
 80063ea:	fba2 2303 	umull	r2, r3, r2, r3
 80063ee:	0a9b      	lsrs	r3, r3, #10
 80063f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006402:	2208      	movs	r2, #8
 8006404:	409a      	lsls	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	4013      	ands	r3, r2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d01a      	beq.n	8006444 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0304 	and.w	r3, r3, #4
 8006418:	2b00      	cmp	r3, #0
 800641a:	d013      	beq.n	8006444 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0204 	bic.w	r2, r2, #4
 800642a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006430:	2208      	movs	r2, #8
 8006432:	409a      	lsls	r2, r3
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643c:	f043 0201 	orr.w	r2, r3, #1
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006448:	2201      	movs	r2, #1
 800644a:	409a      	lsls	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	4013      	ands	r3, r2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d012      	beq.n	800647a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00b      	beq.n	800647a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006466:	2201      	movs	r2, #1
 8006468:	409a      	lsls	r2, r3
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006472:	f043 0202 	orr.w	r2, r3, #2
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800647e:	2204      	movs	r2, #4
 8006480:	409a      	lsls	r2, r3
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	4013      	ands	r3, r2
 8006486:	2b00      	cmp	r3, #0
 8006488:	d012      	beq.n	80064b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d00b      	beq.n	80064b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800649c:	2204      	movs	r2, #4
 800649e:	409a      	lsls	r2, r3
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a8:	f043 0204 	orr.w	r2, r3, #4
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b4:	2210      	movs	r2, #16
 80064b6:	409a      	lsls	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	4013      	ands	r3, r2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d043      	beq.n	8006548 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0308 	and.w	r3, r3, #8
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d03c      	beq.n	8006548 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d2:	2210      	movs	r2, #16
 80064d4:	409a      	lsls	r2, r3
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d018      	beq.n	800651a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d108      	bne.n	8006508 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d024      	beq.n	8006548 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	4798      	blx	r3
 8006506:	e01f      	b.n	8006548 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01b      	beq.n	8006548 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	4798      	blx	r3
 8006518:	e016      	b.n	8006548 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006524:	2b00      	cmp	r3, #0
 8006526:	d107      	bne.n	8006538 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0208 	bic.w	r2, r2, #8
 8006536:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653c:	2b00      	cmp	r3, #0
 800653e:	d003      	beq.n	8006548 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654c:	2220      	movs	r2, #32
 800654e:	409a      	lsls	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4013      	ands	r3, r2
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 808f 	beq.w	8006678 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0310 	and.w	r3, r3, #16
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 8087 	beq.w	8006678 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800656e:	2220      	movs	r2, #32
 8006570:	409a      	lsls	r2, r3
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b05      	cmp	r3, #5
 8006580:	d136      	bne.n	80065f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f022 0216 	bic.w	r2, r2, #22
 8006590:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	695a      	ldr	r2, [r3, #20]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d103      	bne.n	80065b2 <HAL_DMA_IRQHandler+0x1da>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d007      	beq.n	80065c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f022 0208 	bic.w	r2, r2, #8
 80065c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c6:	223f      	movs	r2, #63	@ 0x3f
 80065c8:	409a      	lsls	r2, r3
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d07e      	beq.n	80066e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	4798      	blx	r3
        }
        return;
 80065ee:	e079      	b.n	80066e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d01d      	beq.n	800663a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10d      	bne.n	8006628 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006610:	2b00      	cmp	r3, #0
 8006612:	d031      	beq.n	8006678 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
 800661c:	e02c      	b.n	8006678 <HAL_DMA_IRQHandler+0x2a0>
 800661e:	bf00      	nop
 8006620:	20012000 	.word	0x20012000
 8006624:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800662c:	2b00      	cmp	r3, #0
 800662e:	d023      	beq.n	8006678 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
 8006638:	e01e      	b.n	8006678 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10f      	bne.n	8006668 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0210 	bic.w	r2, r2, #16
 8006656:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800666c:	2b00      	cmp	r3, #0
 800666e:	d003      	beq.n	8006678 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800667c:	2b00      	cmp	r3, #0
 800667e:	d032      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d022      	beq.n	80066d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2205      	movs	r2, #5
 8006690:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	3301      	adds	r3, #1
 80066a8:	60bb      	str	r3, [r7, #8]
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d307      	bcc.n	80066c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1f2      	bne.n	80066a4 <HAL_DMA_IRQHandler+0x2cc>
 80066be:	e000      	b.n	80066c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80066c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d005      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	4798      	blx	r3
 80066e2:	e000      	b.n	80066e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80066e4:	bf00      	nop
    }
  }
}
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006720:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	2b40      	cmp	r3, #64	@ 0x40
 8006730:	d108      	bne.n	8006744 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006742:	e007      	b.n	8006754 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	60da      	str	r2, [r3, #12]
}
 8006754:	bf00      	nop
 8006756:	3714      	adds	r7, #20
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	b2db      	uxtb	r3, r3
 800676e:	3b10      	subs	r3, #16
 8006770:	4a13      	ldr	r2, [pc, #76]	@ (80067c0 <DMA_CalcBaseAndBitshift+0x60>)
 8006772:	fba2 2303 	umull	r2, r3, r2, r3
 8006776:	091b      	lsrs	r3, r3, #4
 8006778:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800677a:	4a12      	ldr	r2, [pc, #72]	@ (80067c4 <DMA_CalcBaseAndBitshift+0x64>)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	4413      	add	r3, r2
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	461a      	mov	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b03      	cmp	r3, #3
 800678c:	d908      	bls.n	80067a0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	4b0c      	ldr	r3, [pc, #48]	@ (80067c8 <DMA_CalcBaseAndBitshift+0x68>)
 8006796:	4013      	ands	r3, r2
 8006798:	1d1a      	adds	r2, r3, #4
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	659a      	str	r2, [r3, #88]	@ 0x58
 800679e:	e006      	b.n	80067ae <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	461a      	mov	r2, r3
 80067a6:	4b08      	ldr	r3, [pc, #32]	@ (80067c8 <DMA_CalcBaseAndBitshift+0x68>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3714      	adds	r7, #20
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	aaaaaaab 	.word	0xaaaaaaab
 80067c4:	08017ff0 	.word	0x08017ff0
 80067c8:	fffffc00 	.word	0xfffffc00

080067cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d11f      	bne.n	8006826 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2b03      	cmp	r3, #3
 80067ea:	d856      	bhi.n	800689a <DMA_CheckFifoParam+0xce>
 80067ec:	a201      	add	r2, pc, #4	@ (adr r2, 80067f4 <DMA_CheckFifoParam+0x28>)
 80067ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f2:	bf00      	nop
 80067f4:	08006805 	.word	0x08006805
 80067f8:	08006817 	.word	0x08006817
 80067fc:	08006805 	.word	0x08006805
 8006800:	0800689b 	.word	0x0800689b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d046      	beq.n	800689e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006814:	e043      	b.n	800689e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800681e:	d140      	bne.n	80068a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006824:	e03d      	b.n	80068a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800682e:	d121      	bne.n	8006874 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b03      	cmp	r3, #3
 8006834:	d837      	bhi.n	80068a6 <DMA_CheckFifoParam+0xda>
 8006836:	a201      	add	r2, pc, #4	@ (adr r2, 800683c <DMA_CheckFifoParam+0x70>)
 8006838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683c:	0800684d 	.word	0x0800684d
 8006840:	08006853 	.word	0x08006853
 8006844:	0800684d 	.word	0x0800684d
 8006848:	08006865 	.word	0x08006865
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	73fb      	strb	r3, [r7, #15]
      break;
 8006850:	e030      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006856:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800685a:	2b00      	cmp	r3, #0
 800685c:	d025      	beq.n	80068aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006862:	e022      	b.n	80068aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006868:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800686c:	d11f      	bne.n	80068ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006872:	e01c      	b.n	80068ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	2b02      	cmp	r3, #2
 8006878:	d903      	bls.n	8006882 <DMA_CheckFifoParam+0xb6>
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b03      	cmp	r3, #3
 800687e:	d003      	beq.n	8006888 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006880:	e018      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	73fb      	strb	r3, [r7, #15]
      break;
 8006886:	e015      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00e      	beq.n	80068b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
      break;
 8006898:	e00b      	b.n	80068b2 <DMA_CheckFifoParam+0xe6>
      break;
 800689a:	bf00      	nop
 800689c:	e00a      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;
 800689e:	bf00      	nop
 80068a0:	e008      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;
 80068a2:	bf00      	nop
 80068a4:	e006      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;
 80068a6:	bf00      	nop
 80068a8:	e004      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;
 80068aa:	bf00      	nop
 80068ac:	e002      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80068ae:	bf00      	nop
 80068b0:	e000      	b.n	80068b4 <DMA_CheckFifoParam+0xe8>
      break;
 80068b2:	bf00      	nop
    }
  } 
  
  return status; 
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop

080068c4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d101      	bne.n	80068d6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e039      	b.n	800694a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d106      	bne.n	80068f0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fb fb30 	bl	8001f50 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	430a      	orrs	r2, r1
 800690c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006914:	f023 0107 	bic.w	r1, r3, #7
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689a      	ldr	r2, [r3, #8]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800692a:	4b0a      	ldr	r3, [pc, #40]	@ (8006954 <HAL_DMA2D_Init+0x90>)
 800692c:	4013      	ands	r3, r2
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	68d1      	ldr	r1, [r2, #12]
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	6812      	ldr	r2, [r2, #0]
 8006936:	430b      	orrs	r3, r1
 8006938:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	ffffc000 	.word	0xffffc000

08006958 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d026      	beq.n	80069c8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006980:	2b00      	cmp	r3, #0
 8006982:	d021      	beq.n	80069c8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006992:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	f043 0201 	orr.w	r2, r3, #1
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2204      	movs	r2, #4
 80069ac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	695b      	ldr	r3, [r3, #20]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f003 0320 	and.w	r3, r3, #32
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d026      	beq.n	8006a20 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d021      	beq.n	8006a20 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069ea:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2220      	movs	r2, #32
 80069f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069f8:	f043 0202 	orr.w	r2, r3, #2
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2204      	movs	r2, #4
 8006a04:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d026      	beq.n	8006a78 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d021      	beq.n	8006a78 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a42:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2208      	movs	r2, #8
 8006a4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a50:	f043 0204 	orr.w	r2, r3, #4
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2204      	movs	r2, #4
 8006a5c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d013      	beq.n	8006aaa <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00e      	beq.n	8006aaa <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a9a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2204      	movs	r2, #4
 8006aa2:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f853 	bl	8006b50 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d024      	beq.n	8006afe <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d01f      	beq.n	8006afe <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006acc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f003 0310 	and.w	r3, r3, #16
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d01f      	beq.n	8006b48 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d01a      	beq.n	8006b48 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b20:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2210      	movs	r2, #16
 8006b28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f80e 	bl	8006b64 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006b48:	bf00      	nop
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d101      	bne.n	8006b98 <HAL_DMA2D_ConfigLayer+0x20>
 8006b94:	2302      	movs	r3, #2
 8006b96:	e079      	b.n	8006c8c <HAL_DMA2D_ConfigLayer+0x114>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	011b      	lsls	r3, r3, #4
 8006bac:	3318      	adds	r3, #24
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	041b      	lsls	r3, r3, #16
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006bc2:	4b35      	ldr	r3, [pc, #212]	@ (8006c98 <HAL_DMA2D_ConfigLayer+0x120>)
 8006bc4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	2b0a      	cmp	r3, #10
 8006bcc:	d003      	beq.n	8006bd6 <HAL_DMA2D_ConfigLayer+0x5e>
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b09      	cmp	r3, #9
 8006bd4:	d107      	bne.n	8006be6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]
 8006be4:	e005      	b.n	8006bf2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	061b      	lsls	r3, r3, #24
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d120      	bne.n	8006c3a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	43db      	mvns	r3, r3
 8006c02:	ea02 0103 	and.w	r1, r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	6812      	ldr	r2, [r2, #0]
 8006c18:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	2b0a      	cmp	r3, #10
 8006c20:	d003      	beq.n	8006c2a <HAL_DMA2D_ConfigLayer+0xb2>
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	2b09      	cmp	r3, #9
 8006c28:	d127      	bne.n	8006c7a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	68da      	ldr	r2, [r3, #12]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006c36:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c38:	e01f      	b.n	8006c7a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69da      	ldr	r2, [r3, #28]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	43db      	mvns	r3, r3
 8006c44:	ea02 0103 	and.w	r1, r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	6812      	ldr	r2, [r2, #0]
 8006c5a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2b0a      	cmp	r3, #10
 8006c62:	d003      	beq.n	8006c6c <HAL_DMA2D_ConfigLayer+0xf4>
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	2b09      	cmp	r3, #9
 8006c6a:	d106      	bne.n	8006c7a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006c78:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	ff03000f 	.word	0xff03000f

08006c9c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e086      	b.n	8006dbc <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d106      	bne.n	8006cc6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7fb f96b 	bl	8001f9c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cc6:	4b3f      	ldr	r3, [pc, #252]	@ (8006dc4 <HAL_ETH_Init+0x128>)
 8006cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cca:	4a3e      	ldr	r2, [pc, #248]	@ (8006dc4 <HAL_ETH_Init+0x128>)
 8006ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8006dc4 <HAL_ETH_Init+0x128>)
 8006cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cda:	60bb      	str	r3, [r7, #8]
 8006cdc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006cde:	4b3a      	ldr	r3, [pc, #232]	@ (8006dc8 <HAL_ETH_Init+0x12c>)
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	4a39      	ldr	r2, [pc, #228]	@ (8006dc8 <HAL_ETH_Init+0x12c>)
 8006ce4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006ce8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006cea:	4b37      	ldr	r3, [pc, #220]	@ (8006dc8 <HAL_ETH_Init+0x12c>)
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	4935      	ldr	r1, [pc, #212]	@ (8006dc8 <HAL_ETH_Init+0x12c>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006cf8:	4b33      	ldr	r3, [pc, #204]	@ (8006dc8 <HAL_ETH_Init+0x12c>)
 8006cfa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	6812      	ldr	r2, [r2, #0]
 8006d0a:	f043 0301 	orr.w	r3, r3, #1
 8006d0e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006d12:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006d14:	f7fe fc66 	bl	80055e4 <HAL_GetTick>
 8006d18:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006d1a:	e011      	b.n	8006d40 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006d1c:	f7fe fc62 	bl	80055e4 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006d2a:	d909      	bls.n	8006d40 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2204      	movs	r2, #4
 8006d30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	22e0      	movs	r2, #224	@ 0xe0
 8006d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e03d      	b.n	8006dbc <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1e4      	bne.n	8006d1c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 f97a 	bl	800704c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fa25 	bl	80071a8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 fa7b 	bl	800725a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	461a      	mov	r2, r3
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f9e3 	bl	8007138 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006d80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dcc <HAL_ETH_Init+0x130>)
 8006d90:	430b      	orrs	r3, r1
 8006d92:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8006da6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2210      	movs	r2, #16
 8006db6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	40013800 	.word	0x40013800
 8006dcc:	00020060 	.word	0x00020060

08006dd0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	4b53      	ldr	r3, [pc, #332]	@ (8006f34 <ETH_SetMACConfig+0x164>)
 8006de6:	4013      	ands	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	7b9b      	ldrb	r3, [r3, #14]
 8006dee:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	7c12      	ldrb	r2, [r2, #16]
 8006df4:	2a00      	cmp	r2, #0
 8006df6:	d102      	bne.n	8006dfe <ETH_SetMACConfig+0x2e>
 8006df8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006dfc:	e000      	b.n	8006e00 <ETH_SetMACConfig+0x30>
 8006dfe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006e00:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	7c52      	ldrb	r2, [r2, #17]
 8006e06:	2a00      	cmp	r2, #0
 8006e08:	d102      	bne.n	8006e10 <ETH_SetMACConfig+0x40>
 8006e0a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006e0e:	e000      	b.n	8006e12 <ETH_SetMACConfig+0x42>
 8006e10:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006e12:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006e18:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	7fdb      	ldrb	r3, [r3, #31]
 8006e1e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006e20:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006e26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	7f92      	ldrb	r2, [r2, #30]
 8006e2c:	2a00      	cmp	r2, #0
 8006e2e:	d102      	bne.n	8006e36 <ETH_SetMACConfig+0x66>
 8006e30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006e34:	e000      	b.n	8006e38 <ETH_SetMACConfig+0x68>
 8006e36:	2200      	movs	r2, #0
                        macconf->Speed |
 8006e38:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	7f1b      	ldrb	r3, [r3, #28]
 8006e3e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006e40:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006e46:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	791b      	ldrb	r3, [r3, #4]
 8006e4c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006e4e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006e56:	2a00      	cmp	r2, #0
 8006e58:	d102      	bne.n	8006e60 <ETH_SetMACConfig+0x90>
 8006e5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e5e:	e000      	b.n	8006e62 <ETH_SetMACConfig+0x92>
 8006e60:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006e62:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	7bdb      	ldrb	r3, [r3, #15]
 8006e68:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e6a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e78:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006e92:	2001      	movs	r0, #1
 8006e94:	f7fe fbb2 	bl	80055fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	699b      	ldr	r3, [r3, #24]
 8006ea6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006eae:	4013      	ands	r3, r2
 8006eb0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eb6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006eb8:	683a      	ldr	r2, [r7, #0]
 8006eba:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	d101      	bne.n	8006ec6 <ETH_SetMACConfig+0xf6>
 8006ec2:	2280      	movs	r2, #128	@ 0x80
 8006ec4:	e000      	b.n	8006ec8 <ETH_SetMACConfig+0xf8>
 8006ec6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006ec8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006ece:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006ed0:	683a      	ldr	r2, [r7, #0]
 8006ed2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8006ed6:	2a01      	cmp	r2, #1
 8006ed8:	d101      	bne.n	8006ede <ETH_SetMACConfig+0x10e>
 8006eda:	2208      	movs	r2, #8
 8006edc:	e000      	b.n	8006ee0 <ETH_SetMACConfig+0x110>
 8006ede:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006ee0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8006ee8:	2a01      	cmp	r2, #1
 8006eea:	d101      	bne.n	8006ef0 <ETH_SetMACConfig+0x120>
 8006eec:	2204      	movs	r2, #4
 8006eee:	e000      	b.n	8006ef2 <ETH_SetMACConfig+0x122>
 8006ef0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006ef2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006ef4:	683a      	ldr	r2, [r7, #0]
 8006ef6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8006efa:	2a01      	cmp	r2, #1
 8006efc:	d101      	bne.n	8006f02 <ETH_SetMACConfig+0x132>
 8006efe:	2202      	movs	r2, #2
 8006f00:	e000      	b.n	8006f04 <ETH_SetMACConfig+0x134>
 8006f02:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006f04:	4313      	orrs	r3, r2
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006f1c:	2001      	movs	r0, #1
 8006f1e:	f7fe fb6d 	bl	80055fc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	619a      	str	r2, [r3, #24]
}
 8006f2a:	bf00      	nop
 8006f2c:	3710      	adds	r7, #16
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	fd20810f 	.word	0xfd20810f

08006f38 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	4b3d      	ldr	r3, [pc, #244]	@ (8007048 <ETH_SetDMAConfig+0x110>)
 8006f52:	4013      	ands	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	7b1b      	ldrb	r3, [r3, #12]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d102      	bne.n	8006f64 <ETH_SetDMAConfig+0x2c>
 8006f5e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006f62:	e000      	b.n	8006f66 <ETH_SetDMAConfig+0x2e>
 8006f64:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	7b5b      	ldrb	r3, [r3, #13]
 8006f6a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f6c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	7f52      	ldrb	r2, [r2, #29]
 8006f72:	2a00      	cmp	r2, #0
 8006f74:	d102      	bne.n	8006f7c <ETH_SetDMAConfig+0x44>
 8006f76:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f7a:	e000      	b.n	8006f7e <ETH_SetDMAConfig+0x46>
 8006f7c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f7e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	7b9b      	ldrb	r3, [r3, #14]
 8006f84:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f86:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f8c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	7f1b      	ldrb	r3, [r3, #28]
 8006f92:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006f94:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	7f9b      	ldrb	r3, [r3, #30]
 8006f9a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f9c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006fa2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006faa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006fac:	4313      	orrs	r3, r2
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006fce:	2001      	movs	r0, #1
 8006fd0:	f7fe fb14 	bl	80055fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	791b      	ldrb	r3, [r3, #4]
 8006fe6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fec:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006ff2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006ff8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007000:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007002:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007008:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800700a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007010:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	6812      	ldr	r2, [r2, #0]
 8007016:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800701a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800701e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800702c:	2001      	movs	r0, #1
 800702e:	f7fe fae5 	bl	80055fc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800703a:	461a      	mov	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6013      	str	r3, [r2, #0]
}
 8007040:	bf00      	nop
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	f8de3f23 	.word	0xf8de3f23

0800704c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b0a6      	sub	sp, #152	@ 0x98
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007054:	2301      	movs	r3, #1
 8007056:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800705a:	2301      	movs	r3, #1
 800705c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007060:	2300      	movs	r3, #0
 8007062:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007064:	2300      	movs	r3, #0
 8007066:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800706a:	2301      	movs	r3, #1
 800706c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007070:	2300      	movs	r3, #0
 8007072:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007076:	2301      	movs	r3, #1
 8007078:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800707c:	2301      	movs	r3, #1
 800707e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007082:	2300      	movs	r3, #0
 8007084:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007088:	2300      	movs	r3, #0
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800708e:	2300      	movs	r3, #0
 8007090:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007092:	2300      	movs	r3, #0
 8007094:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007098:	2300      	movs	r3, #0
 800709a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800709c:	2300      	movs	r3, #0
 800709e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80070a2:	2300      	movs	r3, #0
 80070a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80070a8:	2300      	movs	r3, #0
 80070aa:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80070ae:	2300      	movs	r3, #0
 80070b0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80070b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80070b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80070ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80070be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80070c0:	2300      	movs	r3, #0
 80070c2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80070c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80070ca:	4619      	mov	r1, r3
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff fe7f 	bl	8006dd0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80070d2:	2301      	movs	r3, #1
 80070d4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80070d6:	2301      	movs	r3, #1
 80070d8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80070da:	2301      	movs	r3, #1
 80070dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80070e0:	2301      	movs	r3, #1
 80070e2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80070e4:	2300      	movs	r3, #0
 80070e6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80070ee:	2300      	movs	r3, #0
 80070f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80070f4:	2300      	movs	r3, #0
 80070f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80070f8:	2301      	movs	r3, #1
 80070fa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80070fe:	2301      	movs	r3, #1
 8007100:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007102:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007106:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007108:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800710c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800710e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007112:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007114:	2301      	movs	r3, #1
 8007116:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800711a:	2300      	movs	r3, #0
 800711c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800711e:	2300      	movs	r3, #0
 8007120:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007122:	f107 0308 	add.w	r3, r7, #8
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f7ff ff05 	bl	8006f38 <ETH_SetDMAConfig>
}
 800712e:	bf00      	nop
 8007130:	3798      	adds	r7, #152	@ 0x98
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
	...

08007138 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	3305      	adds	r3, #5
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	021b      	lsls	r3, r3, #8
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	3204      	adds	r2, #4
 8007150:	7812      	ldrb	r2, [r2, #0]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	4b11      	ldr	r3, [pc, #68]	@ (80071a0 <ETH_MACAddressConfig+0x68>)
 800715a:	4413      	add	r3, r2
 800715c:	461a      	mov	r2, r3
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	3303      	adds	r3, #3
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	061a      	lsls	r2, r3, #24
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	3302      	adds	r3, #2
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	041b      	lsls	r3, r3, #16
 8007172:	431a      	orrs	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	3301      	adds	r3, #1
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	021b      	lsls	r3, r3, #8
 800717c:	4313      	orrs	r3, r2
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	7812      	ldrb	r2, [r2, #0]
 8007182:	4313      	orrs	r3, r2
 8007184:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <ETH_MACAddressConfig+0x6c>)
 800718a:	4413      	add	r3, r2
 800718c:	461a      	mov	r2, r3
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	6013      	str	r3, [r2, #0]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40028040 	.word	0x40028040
 80071a4:	40028044 	.word	0x40028044

080071a8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80071b0:	2300      	movs	r3, #0
 80071b2:	60fb      	str	r3, [r7, #12]
 80071b4:	e03e      	b.n	8007234 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68d9      	ldr	r1, [r3, #12]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	4613      	mov	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	440b      	add	r3, r1
 80071c6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	2200      	movs	r2, #0
 80071cc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2200      	movs	r2, #0
 80071d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2200      	movs	r2, #0
 80071d8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2200      	movs	r2, #0
 80071de:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80071e0:	68b9      	ldr	r1, [r7, #8]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	3206      	adds	r2, #6
 80071e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	d80c      	bhi.n	8007218 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68d9      	ldr	r1, [r3, #12]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	1c5a      	adds	r2, r3, #1
 8007206:	4613      	mov	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	00db      	lsls	r3, r3, #3
 800720e:	440b      	add	r3, r1
 8007210:	461a      	mov	r2, r3
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	60da      	str	r2, [r3, #12]
 8007216:	e004      	b.n	8007222 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	461a      	mov	r2, r3
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	3301      	adds	r3, #1
 8007232:	60fb      	str	r3, [r7, #12]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b03      	cmp	r3, #3
 8007238:	d9bd      	bls.n	80071b6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68da      	ldr	r2, [r3, #12]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800724c:	611a      	str	r2, [r3, #16]
}
 800724e:	bf00      	nop
 8007250:	3714      	adds	r7, #20
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr

0800725a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800725a:	b480      	push	{r7}
 800725c:	b085      	sub	sp, #20
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007262:	2300      	movs	r3, #0
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	e048      	b.n	80072fa <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6919      	ldr	r1, [r3, #16]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	4613      	mov	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	00db      	lsls	r3, r3, #3
 8007276:	440b      	add	r3, r1
 8007278:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2200      	movs	r2, #0
 800727e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2200      	movs	r2, #0
 8007284:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2200      	movs	r2, #0
 800728a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2200      	movs	r2, #0
 8007290:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	2200      	movs	r2, #0
 8007296:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2200      	movs	r2, #0
 800729c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80072a4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80072be:	68b9      	ldr	r1, [r7, #8]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	3212      	adds	r2, #18
 80072c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d80c      	bhi.n	80072ea <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6919      	ldr	r1, [r3, #16]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	1c5a      	adds	r2, r3, #1
 80072d8:	4613      	mov	r3, r2
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4413      	add	r3, r2
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	440b      	add	r3, r1
 80072e2:	461a      	mov	r2, r3
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	60da      	str	r2, [r3, #12]
 80072e8:	e004      	b.n	80072f4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	461a      	mov	r2, r3
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	3301      	adds	r3, #1
 80072f8:	60fb      	str	r3, [r7, #12]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2b03      	cmp	r3, #3
 80072fe:	d9b3      	bls.n	8007268 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	691a      	ldr	r2, [r3, #16]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800732a:	60da      	str	r2, [r3, #12]
}
 800732c:	bf00      	nop
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007338:	b480      	push	{r7}
 800733a:	b089      	sub	sp, #36	@ 0x24
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007342:	2300      	movs	r3, #0
 8007344:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007346:	2300      	movs	r3, #0
 8007348:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800734a:	2300      	movs	r3, #0
 800734c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800734e:	2300      	movs	r3, #0
 8007350:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007352:	2300      	movs	r3, #0
 8007354:	61fb      	str	r3, [r7, #28]
 8007356:	e175      	b.n	8007644 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007358:	2201      	movs	r2, #1
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	fa02 f303 	lsl.w	r3, r2, r3
 8007360:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4013      	ands	r3, r2
 800736a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	429a      	cmp	r2, r3
 8007372:	f040 8164 	bne.w	800763e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f003 0303 	and.w	r3, r3, #3
 800737e:	2b01      	cmp	r3, #1
 8007380:	d005      	beq.n	800738e <HAL_GPIO_Init+0x56>
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f003 0303 	and.w	r3, r3, #3
 800738a:	2b02      	cmp	r3, #2
 800738c:	d130      	bne.n	80073f0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	2203      	movs	r2, #3
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	43db      	mvns	r3, r3
 80073a0:	69ba      	ldr	r2, [r7, #24]
 80073a2:	4013      	ands	r3, r2
 80073a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68da      	ldr	r2, [r3, #12]
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	005b      	lsls	r3, r3, #1
 80073ae:	fa02 f303 	lsl.w	r3, r2, r3
 80073b2:	69ba      	ldr	r2, [r7, #24]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80073c4:	2201      	movs	r2, #1
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	fa02 f303 	lsl.w	r3, r2, r3
 80073cc:	43db      	mvns	r3, r3
 80073ce:	69ba      	ldr	r2, [r7, #24]
 80073d0:	4013      	ands	r3, r2
 80073d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	091b      	lsrs	r3, r3, #4
 80073da:	f003 0201 	and.w	r2, r3, #1
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	fa02 f303 	lsl.w	r3, r2, r3
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	69ba      	ldr	r2, [r7, #24]
 80073ee:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f003 0303 	and.w	r3, r3, #3
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d017      	beq.n	800742c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	005b      	lsls	r3, r3, #1
 8007406:	2203      	movs	r2, #3
 8007408:	fa02 f303 	lsl.w	r3, r2, r3
 800740c:	43db      	mvns	r3, r3
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	4013      	ands	r3, r2
 8007412:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	005b      	lsls	r3, r3, #1
 800741c:	fa02 f303 	lsl.w	r3, r2, r3
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	4313      	orrs	r3, r2
 8007424:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	69ba      	ldr	r2, [r7, #24]
 800742a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f003 0303 	and.w	r3, r3, #3
 8007434:	2b02      	cmp	r3, #2
 8007436:	d123      	bne.n	8007480 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	08da      	lsrs	r2, r3, #3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3208      	adds	r2, #8
 8007440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f003 0307 	and.w	r3, r3, #7
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	220f      	movs	r2, #15
 8007450:	fa02 f303 	lsl.w	r3, r2, r3
 8007454:	43db      	mvns	r3, r3
 8007456:	69ba      	ldr	r2, [r7, #24]
 8007458:	4013      	ands	r3, r2
 800745a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	691a      	ldr	r2, [r3, #16]
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	f003 0307 	and.w	r3, r3, #7
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	fa02 f303 	lsl.w	r3, r2, r3
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	4313      	orrs	r3, r2
 8007470:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	08da      	lsrs	r2, r3, #3
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	3208      	adds	r2, #8
 800747a:	69b9      	ldr	r1, [r7, #24]
 800747c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	2203      	movs	r2, #3
 800748c:	fa02 f303 	lsl.w	r3, r2, r3
 8007490:	43db      	mvns	r3, r3
 8007492:	69ba      	ldr	r2, [r7, #24]
 8007494:	4013      	ands	r3, r2
 8007496:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f003 0203 	and.w	r2, r3, #3
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	005b      	lsls	r3, r3, #1
 80074a4:	fa02 f303 	lsl.w	r3, r2, r3
 80074a8:	69ba      	ldr	r2, [r7, #24]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	69ba      	ldr	r2, [r7, #24]
 80074b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 80be 	beq.w	800763e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074c2:	4b66      	ldr	r3, [pc, #408]	@ (800765c <HAL_GPIO_Init+0x324>)
 80074c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c6:	4a65      	ldr	r2, [pc, #404]	@ (800765c <HAL_GPIO_Init+0x324>)
 80074c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80074ce:	4b63      	ldr	r3, [pc, #396]	@ (800765c <HAL_GPIO_Init+0x324>)
 80074d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074d6:	60fb      	str	r3, [r7, #12]
 80074d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80074da:	4a61      	ldr	r2, [pc, #388]	@ (8007660 <HAL_GPIO_Init+0x328>)
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	089b      	lsrs	r3, r3, #2
 80074e0:	3302      	adds	r3, #2
 80074e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	f003 0303 	and.w	r3, r3, #3
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	220f      	movs	r2, #15
 80074f2:	fa02 f303 	lsl.w	r3, r2, r3
 80074f6:	43db      	mvns	r3, r3
 80074f8:	69ba      	ldr	r2, [r7, #24]
 80074fa:	4013      	ands	r3, r2
 80074fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a58      	ldr	r2, [pc, #352]	@ (8007664 <HAL_GPIO_Init+0x32c>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d037      	beq.n	8007576 <HAL_GPIO_Init+0x23e>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a57      	ldr	r2, [pc, #348]	@ (8007668 <HAL_GPIO_Init+0x330>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d031      	beq.n	8007572 <HAL_GPIO_Init+0x23a>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a56      	ldr	r2, [pc, #344]	@ (800766c <HAL_GPIO_Init+0x334>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d02b      	beq.n	800756e <HAL_GPIO_Init+0x236>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a55      	ldr	r2, [pc, #340]	@ (8007670 <HAL_GPIO_Init+0x338>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d025      	beq.n	800756a <HAL_GPIO_Init+0x232>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a54      	ldr	r2, [pc, #336]	@ (8007674 <HAL_GPIO_Init+0x33c>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d01f      	beq.n	8007566 <HAL_GPIO_Init+0x22e>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a53      	ldr	r2, [pc, #332]	@ (8007678 <HAL_GPIO_Init+0x340>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d019      	beq.n	8007562 <HAL_GPIO_Init+0x22a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a52      	ldr	r2, [pc, #328]	@ (800767c <HAL_GPIO_Init+0x344>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d013      	beq.n	800755e <HAL_GPIO_Init+0x226>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a51      	ldr	r2, [pc, #324]	@ (8007680 <HAL_GPIO_Init+0x348>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d00d      	beq.n	800755a <HAL_GPIO_Init+0x222>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a50      	ldr	r2, [pc, #320]	@ (8007684 <HAL_GPIO_Init+0x34c>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d007      	beq.n	8007556 <HAL_GPIO_Init+0x21e>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a4f      	ldr	r2, [pc, #316]	@ (8007688 <HAL_GPIO_Init+0x350>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d101      	bne.n	8007552 <HAL_GPIO_Init+0x21a>
 800754e:	2309      	movs	r3, #9
 8007550:	e012      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007552:	230a      	movs	r3, #10
 8007554:	e010      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007556:	2308      	movs	r3, #8
 8007558:	e00e      	b.n	8007578 <HAL_GPIO_Init+0x240>
 800755a:	2307      	movs	r3, #7
 800755c:	e00c      	b.n	8007578 <HAL_GPIO_Init+0x240>
 800755e:	2306      	movs	r3, #6
 8007560:	e00a      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007562:	2305      	movs	r3, #5
 8007564:	e008      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007566:	2304      	movs	r3, #4
 8007568:	e006      	b.n	8007578 <HAL_GPIO_Init+0x240>
 800756a:	2303      	movs	r3, #3
 800756c:	e004      	b.n	8007578 <HAL_GPIO_Init+0x240>
 800756e:	2302      	movs	r3, #2
 8007570:	e002      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007572:	2301      	movs	r3, #1
 8007574:	e000      	b.n	8007578 <HAL_GPIO_Init+0x240>
 8007576:	2300      	movs	r3, #0
 8007578:	69fa      	ldr	r2, [r7, #28]
 800757a:	f002 0203 	and.w	r2, r2, #3
 800757e:	0092      	lsls	r2, r2, #2
 8007580:	4093      	lsls	r3, r2
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	4313      	orrs	r3, r2
 8007586:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007588:	4935      	ldr	r1, [pc, #212]	@ (8007660 <HAL_GPIO_Init+0x328>)
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	089b      	lsrs	r3, r3, #2
 800758e:	3302      	adds	r3, #2
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007596:	4b3d      	ldr	r3, [pc, #244]	@ (800768c <HAL_GPIO_Init+0x354>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	43db      	mvns	r3, r3
 80075a0:	69ba      	ldr	r2, [r7, #24]
 80075a2:	4013      	ands	r3, r2
 80075a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d003      	beq.n	80075ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80075b2:	69ba      	ldr	r2, [r7, #24]
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80075ba:	4a34      	ldr	r2, [pc, #208]	@ (800768c <HAL_GPIO_Init+0x354>)
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80075c0:	4b32      	ldr	r3, [pc, #200]	@ (800768c <HAL_GPIO_Init+0x354>)
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	43db      	mvns	r3, r3
 80075ca:	69ba      	ldr	r2, [r7, #24]
 80075cc:	4013      	ands	r3, r2
 80075ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80075dc:	69ba      	ldr	r2, [r7, #24]
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80075e4:	4a29      	ldr	r2, [pc, #164]	@ (800768c <HAL_GPIO_Init+0x354>)
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80075ea:	4b28      	ldr	r3, [pc, #160]	@ (800768c <HAL_GPIO_Init+0x354>)
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	43db      	mvns	r3, r3
 80075f4:	69ba      	ldr	r2, [r7, #24]
 80075f6:	4013      	ands	r3, r2
 80075f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007606:	69ba      	ldr	r2, [r7, #24]
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	4313      	orrs	r3, r2
 800760c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800760e:	4a1f      	ldr	r2, [pc, #124]	@ (800768c <HAL_GPIO_Init+0x354>)
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007614:	4b1d      	ldr	r3, [pc, #116]	@ (800768c <HAL_GPIO_Init+0x354>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	43db      	mvns	r3, r3
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	4013      	ands	r3, r2
 8007622:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800762c:	2b00      	cmp	r3, #0
 800762e:	d003      	beq.n	8007638 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007630:	69ba      	ldr	r2, [r7, #24]
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	4313      	orrs	r3, r2
 8007636:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007638:	4a14      	ldr	r2, [pc, #80]	@ (800768c <HAL_GPIO_Init+0x354>)
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	3301      	adds	r3, #1
 8007642:	61fb      	str	r3, [r7, #28]
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	2b0f      	cmp	r3, #15
 8007648:	f67f ae86 	bls.w	8007358 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800764c:	bf00      	nop
 800764e:	bf00      	nop
 8007650:	3724      	adds	r7, #36	@ 0x24
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	40023800 	.word	0x40023800
 8007660:	40013800 	.word	0x40013800
 8007664:	40020000 	.word	0x40020000
 8007668:	40020400 	.word	0x40020400
 800766c:	40020800 	.word	0x40020800
 8007670:	40020c00 	.word	0x40020c00
 8007674:	40021000 	.word	0x40021000
 8007678:	40021400 	.word	0x40021400
 800767c:	40021800 	.word	0x40021800
 8007680:	40021c00 	.word	0x40021c00
 8007684:	40022000 	.word	0x40022000
 8007688:	40022400 	.word	0x40022400
 800768c:	40013c00 	.word	0x40013c00

08007690 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800769a:	2300      	movs	r3, #0
 800769c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80076a2:	2300      	movs	r3, #0
 80076a4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80076a6:	2300      	movs	r3, #0
 80076a8:	617b      	str	r3, [r7, #20]
 80076aa:	e0d9      	b.n	8007860 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80076ac:	2201      	movs	r2, #1
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	fa02 f303 	lsl.w	r3, r2, r3
 80076b4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80076b6:	683a      	ldr	r2, [r7, #0]
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	4013      	ands	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	f040 80c9 	bne.w	800785a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80076c8:	4a6b      	ldr	r2, [pc, #428]	@ (8007878 <HAL_GPIO_DeInit+0x1e8>)
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	089b      	lsrs	r3, r3, #2
 80076ce:	3302      	adds	r3, #2
 80076d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076d4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f003 0303 	and.w	r3, r3, #3
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	220f      	movs	r2, #15
 80076e0:	fa02 f303 	lsl.w	r3, r2, r3
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	4013      	ands	r3, r2
 80076e8:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a63      	ldr	r2, [pc, #396]	@ (800787c <HAL_GPIO_DeInit+0x1ec>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d037      	beq.n	8007762 <HAL_GPIO_DeInit+0xd2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a62      	ldr	r2, [pc, #392]	@ (8007880 <HAL_GPIO_DeInit+0x1f0>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d031      	beq.n	800775e <HAL_GPIO_DeInit+0xce>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a61      	ldr	r2, [pc, #388]	@ (8007884 <HAL_GPIO_DeInit+0x1f4>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d02b      	beq.n	800775a <HAL_GPIO_DeInit+0xca>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a60      	ldr	r2, [pc, #384]	@ (8007888 <HAL_GPIO_DeInit+0x1f8>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d025      	beq.n	8007756 <HAL_GPIO_DeInit+0xc6>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a5f      	ldr	r2, [pc, #380]	@ (800788c <HAL_GPIO_DeInit+0x1fc>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d01f      	beq.n	8007752 <HAL_GPIO_DeInit+0xc2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a5e      	ldr	r2, [pc, #376]	@ (8007890 <HAL_GPIO_DeInit+0x200>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d019      	beq.n	800774e <HAL_GPIO_DeInit+0xbe>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a5d      	ldr	r2, [pc, #372]	@ (8007894 <HAL_GPIO_DeInit+0x204>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d013      	beq.n	800774a <HAL_GPIO_DeInit+0xba>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a5c      	ldr	r2, [pc, #368]	@ (8007898 <HAL_GPIO_DeInit+0x208>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d00d      	beq.n	8007746 <HAL_GPIO_DeInit+0xb6>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a5b      	ldr	r2, [pc, #364]	@ (800789c <HAL_GPIO_DeInit+0x20c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d007      	beq.n	8007742 <HAL_GPIO_DeInit+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a5a      	ldr	r2, [pc, #360]	@ (80078a0 <HAL_GPIO_DeInit+0x210>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d101      	bne.n	800773e <HAL_GPIO_DeInit+0xae>
 800773a:	2309      	movs	r3, #9
 800773c:	e012      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 800773e:	230a      	movs	r3, #10
 8007740:	e010      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 8007742:	2308      	movs	r3, #8
 8007744:	e00e      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 8007746:	2307      	movs	r3, #7
 8007748:	e00c      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 800774a:	2306      	movs	r3, #6
 800774c:	e00a      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 800774e:	2305      	movs	r3, #5
 8007750:	e008      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 8007752:	2304      	movs	r3, #4
 8007754:	e006      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 8007756:	2303      	movs	r3, #3
 8007758:	e004      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 800775a:	2302      	movs	r3, #2
 800775c:	e002      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 800775e:	2301      	movs	r3, #1
 8007760:	e000      	b.n	8007764 <HAL_GPIO_DeInit+0xd4>
 8007762:	2300      	movs	r3, #0
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	f002 0203 	and.w	r2, r2, #3
 800776a:	0092      	lsls	r2, r2, #2
 800776c:	4093      	lsls	r3, r2
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	429a      	cmp	r2, r3
 8007772:	d132      	bne.n	80077da <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007774:	4b4b      	ldr	r3, [pc, #300]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	43db      	mvns	r3, r3
 800777c:	4949      	ldr	r1, [pc, #292]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 800777e:	4013      	ands	r3, r2
 8007780:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007782:	4b48      	ldr	r3, [pc, #288]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	43db      	mvns	r3, r3
 800778a:	4946      	ldr	r1, [pc, #280]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 800778c:	4013      	ands	r3, r2
 800778e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007790:	4b44      	ldr	r3, [pc, #272]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 8007792:	68da      	ldr	r2, [r3, #12]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	43db      	mvns	r3, r3
 8007798:	4942      	ldr	r1, [pc, #264]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 800779a:	4013      	ands	r3, r2
 800779c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800779e:	4b41      	ldr	r3, [pc, #260]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 80077a0:	689a      	ldr	r2, [r3, #8]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	43db      	mvns	r3, r3
 80077a6:	493f      	ldr	r1, [pc, #252]	@ (80078a4 <HAL_GPIO_DeInit+0x214>)
 80077a8:	4013      	ands	r3, r2
 80077aa:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	f003 0303 	and.w	r3, r3, #3
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	220f      	movs	r2, #15
 80077b6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ba:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80077bc:	4a2e      	ldr	r2, [pc, #184]	@ (8007878 <HAL_GPIO_DeInit+0x1e8>)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	089b      	lsrs	r3, r3, #2
 80077c2:	3302      	adds	r3, #2
 80077c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	43da      	mvns	r2, r3
 80077cc:	482a      	ldr	r0, [pc, #168]	@ (8007878 <HAL_GPIO_DeInit+0x1e8>)
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	089b      	lsrs	r3, r3, #2
 80077d2:	400a      	ands	r2, r1
 80077d4:	3302      	adds	r3, #2
 80077d6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	2103      	movs	r1, #3
 80077e4:	fa01 f303 	lsl.w	r3, r1, r3
 80077e8:	43db      	mvns	r3, r3
 80077ea:	401a      	ands	r2, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	08da      	lsrs	r2, r3, #3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	3208      	adds	r2, #8
 80077f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	009b      	lsls	r3, r3, #2
 8007804:	220f      	movs	r2, #15
 8007806:	fa02 f303 	lsl.w	r3, r2, r3
 800780a:	43db      	mvns	r3, r3
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	08d2      	lsrs	r2, r2, #3
 8007810:	4019      	ands	r1, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	3208      	adds	r2, #8
 8007816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68da      	ldr	r2, [r3, #12]
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	005b      	lsls	r3, r3, #1
 8007822:	2103      	movs	r1, #3
 8007824:	fa01 f303 	lsl.w	r3, r1, r3
 8007828:	43db      	mvns	r3, r3
 800782a:	401a      	ands	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	685a      	ldr	r2, [r3, #4]
 8007834:	2101      	movs	r1, #1
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	fa01 f303 	lsl.w	r3, r1, r3
 800783c:	43db      	mvns	r3, r3
 800783e:	401a      	ands	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	689a      	ldr	r2, [r3, #8]
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	2103      	movs	r1, #3
 800784e:	fa01 f303 	lsl.w	r3, r1, r3
 8007852:	43db      	mvns	r3, r3
 8007854:	401a      	ands	r2, r3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	3301      	adds	r3, #1
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2b0f      	cmp	r3, #15
 8007864:	f67f af22 	bls.w	80076ac <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007868:	bf00      	nop
 800786a:	bf00      	nop
 800786c:	371c      	adds	r7, #28
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop
 8007878:	40013800 	.word	0x40013800
 800787c:	40020000 	.word	0x40020000
 8007880:	40020400 	.word	0x40020400
 8007884:	40020800 	.word	0x40020800
 8007888:	40020c00 	.word	0x40020c00
 800788c:	40021000 	.word	0x40021000
 8007890:	40021400 	.word	0x40021400
 8007894:	40021800 	.word	0x40021800
 8007898:	40021c00 	.word	0x40021c00
 800789c:	40022000 	.word	0x40022000
 80078a0:	40022400 	.word	0x40022400
 80078a4:	40013c00 	.word	0x40013c00

080078a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	691a      	ldr	r2, [r3, #16]
 80078b8:	887b      	ldrh	r3, [r7, #2]
 80078ba:	4013      	ands	r3, r2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80078c0:	2301      	movs	r3, #1
 80078c2:	73fb      	strb	r3, [r7, #15]
 80078c4:	e001      	b.n	80078ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	460b      	mov	r3, r1
 80078e2:	807b      	strh	r3, [r7, #2]
 80078e4:	4613      	mov	r3, r2
 80078e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80078e8:	787b      	ldrb	r3, [r7, #1]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d003      	beq.n	80078f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078ee:	887a      	ldrh	r2, [r7, #2]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80078f4:	e003      	b.n	80078fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80078f6:	887b      	ldrh	r3, [r7, #2]
 80078f8:	041a      	lsls	r2, r3, #16
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	619a      	str	r2, [r3, #24]
}
 80078fe:	bf00      	nop
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b086      	sub	sp, #24
 800790e:	af02      	add	r7, sp, #8
 8007910:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e059      	b.n	80079d0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007928:	b2db      	uxtb	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	d106      	bne.n	800793c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f00f ff18 	bl	801776c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2203      	movs	r2, #3
 8007940:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800794a:	d102      	bne.n	8007952 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4618      	mov	r0, r3
 8007958:	f009 fdab 	bl	80114b2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6818      	ldr	r0, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	7c1a      	ldrb	r2, [r3, #16]
 8007964:	f88d 2000 	strb.w	r2, [sp]
 8007968:	3304      	adds	r3, #4
 800796a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800796c:	f009 fd36 	bl	80113dc <USB_CoreInit>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d005      	beq.n	8007982 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2202      	movs	r2, #2
 800797a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e026      	b.n	80079d0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2101      	movs	r1, #1
 8007988:	4618      	mov	r0, r3
 800798a:	f009 fda3 	bl	80114d4 <USB_SetCurrentMode>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d005      	beq.n	80079a0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2202      	movs	r2, #2
 8007998:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	e017      	b.n	80079d0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6818      	ldr	r0, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	7c1a      	ldrb	r2, [r3, #16]
 80079a8:	f88d 2000 	strb.w	r2, [sp]
 80079ac:	3304      	adds	r3, #4
 80079ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80079b0:	f009 ff4c 	bl	801184c <USB_HostInit>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d005      	beq.n	80079c6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2202      	movs	r2, #2
 80079be:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e004      	b.n	80079d0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80079d8:	b590      	push	{r4, r7, lr}
 80079da:	b08b      	sub	sp, #44	@ 0x2c
 80079dc:	af04      	add	r7, sp, #16
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	4608      	mov	r0, r1
 80079e2:	4611      	mov	r1, r2
 80079e4:	461a      	mov	r2, r3
 80079e6:	4603      	mov	r3, r0
 80079e8:	70fb      	strb	r3, [r7, #3]
 80079ea:	460b      	mov	r3, r1
 80079ec:	70bb      	strb	r3, [r7, #2]
 80079ee:	4613      	mov	r3, r2
 80079f0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80079f2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80079f4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d101      	bne.n	8007a04 <HAL_HCD_HC_Init+0x2c>
 8007a00:	2302      	movs	r3, #2
 8007a02:	e09d      	b.n	8007b40 <HAL_HCD_HC_Init+0x168>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007a0c:	78fa      	ldrb	r2, [r7, #3]
 8007a0e:	6879      	ldr	r1, [r7, #4]
 8007a10:	4613      	mov	r3, r2
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	1a9b      	subs	r3, r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	440b      	add	r3, r1
 8007a1a:	3319      	adds	r3, #25
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007a20:	78fa      	ldrb	r2, [r7, #3]
 8007a22:	6879      	ldr	r1, [r7, #4]
 8007a24:	4613      	mov	r3, r2
 8007a26:	011b      	lsls	r3, r3, #4
 8007a28:	1a9b      	subs	r3, r3, r2
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	440b      	add	r3, r1
 8007a2e:	3314      	adds	r3, #20
 8007a30:	787a      	ldrb	r2, [r7, #1]
 8007a32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007a34:	78fa      	ldrb	r2, [r7, #3]
 8007a36:	6879      	ldr	r1, [r7, #4]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	440b      	add	r3, r1
 8007a42:	3315      	adds	r3, #21
 8007a44:	78fa      	ldrb	r2, [r7, #3]
 8007a46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007a48:	78fa      	ldrb	r2, [r7, #3]
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	1a9b      	subs	r3, r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	440b      	add	r3, r1
 8007a56:	3326      	adds	r3, #38	@ 0x26
 8007a58:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007a5c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007a5e:	78fa      	ldrb	r2, [r7, #3]
 8007a60:	78bb      	ldrb	r3, [r7, #2]
 8007a62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a66:	b2d8      	uxtb	r0, r3
 8007a68:	6879      	ldr	r1, [r7, #4]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	011b      	lsls	r3, r3, #4
 8007a6e:	1a9b      	subs	r3, r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	440b      	add	r3, r1
 8007a74:	3316      	adds	r3, #22
 8007a76:	4602      	mov	r2, r0
 8007a78:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007a7a:	78fb      	ldrb	r3, [r7, #3]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fba4 	bl	80081cc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007a84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	da0a      	bge.n	8007aa2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007a8c:	78fa      	ldrb	r2, [r7, #3]
 8007a8e:	6879      	ldr	r1, [r7, #4]
 8007a90:	4613      	mov	r3, r2
 8007a92:	011b      	lsls	r3, r3, #4
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	440b      	add	r3, r1
 8007a9a:	3317      	adds	r3, #23
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	701a      	strb	r2, [r3, #0]
 8007aa0:	e009      	b.n	8007ab6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007aa2:	78fa      	ldrb	r2, [r7, #3]
 8007aa4:	6879      	ldr	r1, [r7, #4]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	011b      	lsls	r3, r3, #4
 8007aaa:	1a9b      	subs	r3, r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	440b      	add	r3, r1
 8007ab0:	3317      	adds	r3, #23
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4618      	mov	r0, r3
 8007abc:	f00a f81e 	bl	8011afc <USB_GetHostSpeed>
 8007ac0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007ac2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d10b      	bne.n	8007ae2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007aca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d107      	bne.n	8007ae2 <HAL_HCD_HC_Init+0x10a>
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d104      	bne.n	8007ae2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	2bbc      	cmp	r3, #188	@ 0xbc
 8007adc:	d901      	bls.n	8007ae2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007ade:	23bc      	movs	r3, #188	@ 0xbc
 8007ae0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007ae2:	78fa      	ldrb	r2, [r7, #3]
 8007ae4:	6879      	ldr	r1, [r7, #4]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	1a9b      	subs	r3, r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	440b      	add	r3, r1
 8007af0:	3318      	adds	r3, #24
 8007af2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007af6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007af8:	78fa      	ldrb	r2, [r7, #3]
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	b298      	uxth	r0, r3
 8007afe:	6879      	ldr	r1, [r7, #4]
 8007b00:	4613      	mov	r3, r2
 8007b02:	011b      	lsls	r3, r3, #4
 8007b04:	1a9b      	subs	r3, r3, r2
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	440b      	add	r3, r1
 8007b0a:	3328      	adds	r3, #40	@ 0x28
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6818      	ldr	r0, [r3, #0]
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	787c      	ldrb	r4, [r7, #1]
 8007b1a:	78ba      	ldrb	r2, [r7, #2]
 8007b1c:	78f9      	ldrb	r1, [r7, #3]
 8007b1e:	9302      	str	r3, [sp, #8]
 8007b20:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007b24:	9301      	str	r3, [sp, #4]
 8007b26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b2a:	9300      	str	r3, [sp, #0]
 8007b2c:	4623      	mov	r3, r4
 8007b2e:	f00a f80d 	bl	8011b4c <USB_HC_Init>
 8007b32:	4603      	mov	r3, r0
 8007b34:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	371c      	adds	r7, #28
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd90      	pop	{r4, r7, pc}

08007b48 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	4608      	mov	r0, r1
 8007b52:	4611      	mov	r1, r2
 8007b54:	461a      	mov	r2, r3
 8007b56:	4603      	mov	r3, r0
 8007b58:	70fb      	strb	r3, [r7, #3]
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	70bb      	strb	r3, [r7, #2]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007b62:	78fa      	ldrb	r2, [r7, #3]
 8007b64:	6879      	ldr	r1, [r7, #4]
 8007b66:	4613      	mov	r3, r2
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	440b      	add	r3, r1
 8007b70:	3317      	adds	r3, #23
 8007b72:	78ba      	ldrb	r2, [r7, #2]
 8007b74:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007b76:	78fa      	ldrb	r2, [r7, #3]
 8007b78:	6879      	ldr	r1, [r7, #4]
 8007b7a:	4613      	mov	r3, r2
 8007b7c:	011b      	lsls	r3, r3, #4
 8007b7e:	1a9b      	subs	r3, r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	440b      	add	r3, r1
 8007b84:	3326      	adds	r3, #38	@ 0x26
 8007b86:	787a      	ldrb	r2, [r7, #1]
 8007b88:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007b8a:	7c3b      	ldrb	r3, [r7, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d114      	bne.n	8007bba <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007b90:	78fa      	ldrb	r2, [r7, #3]
 8007b92:	6879      	ldr	r1, [r7, #4]
 8007b94:	4613      	mov	r3, r2
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	1a9b      	subs	r3, r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	440b      	add	r3, r1
 8007b9e:	332a      	adds	r3, #42	@ 0x2a
 8007ba0:	2203      	movs	r2, #3
 8007ba2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007ba4:	78fa      	ldrb	r2, [r7, #3]
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	1a9b      	subs	r3, r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	3319      	adds	r3, #25
 8007bb4:	7f3a      	ldrb	r2, [r7, #28]
 8007bb6:	701a      	strb	r2, [r3, #0]
 8007bb8:	e009      	b.n	8007bce <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007bba:	78fa      	ldrb	r2, [r7, #3]
 8007bbc:	6879      	ldr	r1, [r7, #4]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	011b      	lsls	r3, r3, #4
 8007bc2:	1a9b      	subs	r3, r3, r2
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	440b      	add	r3, r1
 8007bc8:	332a      	adds	r3, #42	@ 0x2a
 8007bca:	2202      	movs	r2, #2
 8007bcc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007bce:	787b      	ldrb	r3, [r7, #1]
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	f200 8102 	bhi.w	8007dda <HAL_HCD_HC_SubmitRequest+0x292>
 8007bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bdc <HAL_HCD_HC_SubmitRequest+0x94>)
 8007bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bdc:	08007bed 	.word	0x08007bed
 8007be0:	08007dc5 	.word	0x08007dc5
 8007be4:	08007cb1 	.word	0x08007cb1
 8007be8:	08007d3b 	.word	0x08007d3b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007bec:	7c3b      	ldrb	r3, [r7, #16]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	f040 80f5 	bne.w	8007dde <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007bf4:	78bb      	ldrb	r3, [r7, #2]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d12d      	bne.n	8007c56 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007bfa:	8b3b      	ldrh	r3, [r7, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d109      	bne.n	8007c14 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007c00:	78fa      	ldrb	r2, [r7, #3]
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	1a9b      	subs	r3, r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	440b      	add	r3, r1
 8007c0e:	333d      	adds	r3, #61	@ 0x3d
 8007c10:	2201      	movs	r2, #1
 8007c12:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007c14:	78fa      	ldrb	r2, [r7, #3]
 8007c16:	6879      	ldr	r1, [r7, #4]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	1a9b      	subs	r3, r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	440b      	add	r3, r1
 8007c22:	333d      	adds	r3, #61	@ 0x3d
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10a      	bne.n	8007c40 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c2a:	78fa      	ldrb	r2, [r7, #3]
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	4613      	mov	r3, r2
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	1a9b      	subs	r3, r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	440b      	add	r3, r1
 8007c38:	332a      	adds	r3, #42	@ 0x2a
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007c3e:	e0ce      	b.n	8007dde <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c40:	78fa      	ldrb	r2, [r7, #3]
 8007c42:	6879      	ldr	r1, [r7, #4]
 8007c44:	4613      	mov	r3, r2
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	1a9b      	subs	r3, r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	440b      	add	r3, r1
 8007c4e:	332a      	adds	r3, #42	@ 0x2a
 8007c50:	2202      	movs	r2, #2
 8007c52:	701a      	strb	r2, [r3, #0]
      break;
 8007c54:	e0c3      	b.n	8007dde <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007c56:	78fa      	ldrb	r2, [r7, #3]
 8007c58:	6879      	ldr	r1, [r7, #4]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	011b      	lsls	r3, r3, #4
 8007c5e:	1a9b      	subs	r3, r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	440b      	add	r3, r1
 8007c64:	331a      	adds	r3, #26
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	f040 80b8 	bne.w	8007dde <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007c6e:	78fa      	ldrb	r2, [r7, #3]
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	011b      	lsls	r3, r3, #4
 8007c76:	1a9b      	subs	r3, r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	440b      	add	r3, r1
 8007c7c:	333c      	adds	r3, #60	@ 0x3c
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10a      	bne.n	8007c9a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c84:	78fa      	ldrb	r2, [r7, #3]
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	011b      	lsls	r3, r3, #4
 8007c8c:	1a9b      	subs	r3, r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	440b      	add	r3, r1
 8007c92:	332a      	adds	r3, #42	@ 0x2a
 8007c94:	2200      	movs	r2, #0
 8007c96:	701a      	strb	r2, [r3, #0]
      break;
 8007c98:	e0a1      	b.n	8007dde <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c9a:	78fa      	ldrb	r2, [r7, #3]
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	011b      	lsls	r3, r3, #4
 8007ca2:	1a9b      	subs	r3, r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	332a      	adds	r3, #42	@ 0x2a
 8007caa:	2202      	movs	r2, #2
 8007cac:	701a      	strb	r2, [r3, #0]
      break;
 8007cae:	e096      	b.n	8007dde <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007cb0:	78bb      	ldrb	r3, [r7, #2]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d120      	bne.n	8007cf8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007cb6:	78fa      	ldrb	r2, [r7, #3]
 8007cb8:	6879      	ldr	r1, [r7, #4]
 8007cba:	4613      	mov	r3, r2
 8007cbc:	011b      	lsls	r3, r3, #4
 8007cbe:	1a9b      	subs	r3, r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	440b      	add	r3, r1
 8007cc4:	333d      	adds	r3, #61	@ 0x3d
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10a      	bne.n	8007ce2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007ccc:	78fa      	ldrb	r2, [r7, #3]
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	011b      	lsls	r3, r3, #4
 8007cd4:	1a9b      	subs	r3, r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	332a      	adds	r3, #42	@ 0x2a
 8007cdc:	2200      	movs	r2, #0
 8007cde:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007ce0:	e07e      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007ce2:	78fa      	ldrb	r2, [r7, #3]
 8007ce4:	6879      	ldr	r1, [r7, #4]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	011b      	lsls	r3, r3, #4
 8007cea:	1a9b      	subs	r3, r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	440b      	add	r3, r1
 8007cf0:	332a      	adds	r3, #42	@ 0x2a
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	701a      	strb	r2, [r3, #0]
      break;
 8007cf6:	e073      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007cf8:	78fa      	ldrb	r2, [r7, #3]
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	011b      	lsls	r3, r3, #4
 8007d00:	1a9b      	subs	r3, r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	440b      	add	r3, r1
 8007d06:	333c      	adds	r3, #60	@ 0x3c
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10a      	bne.n	8007d24 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d0e:	78fa      	ldrb	r2, [r7, #3]
 8007d10:	6879      	ldr	r1, [r7, #4]
 8007d12:	4613      	mov	r3, r2
 8007d14:	011b      	lsls	r3, r3, #4
 8007d16:	1a9b      	subs	r3, r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	440b      	add	r3, r1
 8007d1c:	332a      	adds	r3, #42	@ 0x2a
 8007d1e:	2200      	movs	r2, #0
 8007d20:	701a      	strb	r2, [r3, #0]
      break;
 8007d22:	e05d      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d24:	78fa      	ldrb	r2, [r7, #3]
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	011b      	lsls	r3, r3, #4
 8007d2c:	1a9b      	subs	r3, r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	332a      	adds	r3, #42	@ 0x2a
 8007d34:	2202      	movs	r2, #2
 8007d36:	701a      	strb	r2, [r3, #0]
      break;
 8007d38:	e052      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007d3a:	78bb      	ldrb	r3, [r7, #2]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d120      	bne.n	8007d82 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007d40:	78fa      	ldrb	r2, [r7, #3]
 8007d42:	6879      	ldr	r1, [r7, #4]
 8007d44:	4613      	mov	r3, r2
 8007d46:	011b      	lsls	r3, r3, #4
 8007d48:	1a9b      	subs	r3, r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	333d      	adds	r3, #61	@ 0x3d
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10a      	bne.n	8007d6c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d56:	78fa      	ldrb	r2, [r7, #3]
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	011b      	lsls	r3, r3, #4
 8007d5e:	1a9b      	subs	r3, r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	440b      	add	r3, r1
 8007d64:	332a      	adds	r3, #42	@ 0x2a
 8007d66:	2200      	movs	r2, #0
 8007d68:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007d6a:	e039      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d6c:	78fa      	ldrb	r2, [r7, #3]
 8007d6e:	6879      	ldr	r1, [r7, #4]
 8007d70:	4613      	mov	r3, r2
 8007d72:	011b      	lsls	r3, r3, #4
 8007d74:	1a9b      	subs	r3, r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	440b      	add	r3, r1
 8007d7a:	332a      	adds	r3, #42	@ 0x2a
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	701a      	strb	r2, [r3, #0]
      break;
 8007d80:	e02e      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007d82:	78fa      	ldrb	r2, [r7, #3]
 8007d84:	6879      	ldr	r1, [r7, #4]
 8007d86:	4613      	mov	r3, r2
 8007d88:	011b      	lsls	r3, r3, #4
 8007d8a:	1a9b      	subs	r3, r3, r2
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	440b      	add	r3, r1
 8007d90:	333c      	adds	r3, #60	@ 0x3c
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10a      	bne.n	8007dae <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d98:	78fa      	ldrb	r2, [r7, #3]
 8007d9a:	6879      	ldr	r1, [r7, #4]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	011b      	lsls	r3, r3, #4
 8007da0:	1a9b      	subs	r3, r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	440b      	add	r3, r1
 8007da6:	332a      	adds	r3, #42	@ 0x2a
 8007da8:	2200      	movs	r2, #0
 8007daa:	701a      	strb	r2, [r3, #0]
      break;
 8007dac:	e018      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007dae:	78fa      	ldrb	r2, [r7, #3]
 8007db0:	6879      	ldr	r1, [r7, #4]
 8007db2:	4613      	mov	r3, r2
 8007db4:	011b      	lsls	r3, r3, #4
 8007db6:	1a9b      	subs	r3, r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	440b      	add	r3, r1
 8007dbc:	332a      	adds	r3, #42	@ 0x2a
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	701a      	strb	r2, [r3, #0]
      break;
 8007dc2:	e00d      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007dc4:	78fa      	ldrb	r2, [r7, #3]
 8007dc6:	6879      	ldr	r1, [r7, #4]
 8007dc8:	4613      	mov	r3, r2
 8007dca:	011b      	lsls	r3, r3, #4
 8007dcc:	1a9b      	subs	r3, r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	440b      	add	r3, r1
 8007dd2:	332a      	adds	r3, #42	@ 0x2a
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	701a      	strb	r2, [r3, #0]
      break;
 8007dd8:	e002      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8007dda:	bf00      	nop
 8007ddc:	e000      	b.n	8007de0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8007dde:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007de0:	78fa      	ldrb	r2, [r7, #3]
 8007de2:	6879      	ldr	r1, [r7, #4]
 8007de4:	4613      	mov	r3, r2
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	1a9b      	subs	r3, r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	440b      	add	r3, r1
 8007dee:	332c      	adds	r3, #44	@ 0x2c
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007df4:	78fa      	ldrb	r2, [r7, #3]
 8007df6:	8b39      	ldrh	r1, [r7, #24]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	1a9b      	subs	r3, r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4403      	add	r3, r0
 8007e04:	3334      	adds	r3, #52	@ 0x34
 8007e06:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007e08:	78fa      	ldrb	r2, [r7, #3]
 8007e0a:	6879      	ldr	r1, [r7, #4]
 8007e0c:	4613      	mov	r3, r2
 8007e0e:	011b      	lsls	r3, r3, #4
 8007e10:	1a9b      	subs	r3, r3, r2
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	440b      	add	r3, r1
 8007e16:	334c      	adds	r3, #76	@ 0x4c
 8007e18:	2200      	movs	r2, #0
 8007e1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007e1c:	78fa      	ldrb	r2, [r7, #3]
 8007e1e:	6879      	ldr	r1, [r7, #4]
 8007e20:	4613      	mov	r3, r2
 8007e22:	011b      	lsls	r3, r3, #4
 8007e24:	1a9b      	subs	r3, r3, r2
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	440b      	add	r3, r1
 8007e2a:	3338      	adds	r3, #56	@ 0x38
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007e30:	78fa      	ldrb	r2, [r7, #3]
 8007e32:	6879      	ldr	r1, [r7, #4]
 8007e34:	4613      	mov	r3, r2
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	1a9b      	subs	r3, r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	440b      	add	r3, r1
 8007e3e:	3315      	adds	r3, #21
 8007e40:	78fa      	ldrb	r2, [r7, #3]
 8007e42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007e44:	78fa      	ldrb	r2, [r7, #3]
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	011b      	lsls	r3, r3, #4
 8007e4c:	1a9b      	subs	r3, r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	440b      	add	r3, r1
 8007e52:	334d      	adds	r3, #77	@ 0x4d
 8007e54:	2200      	movs	r2, #0
 8007e56:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6818      	ldr	r0, [r3, #0]
 8007e5c:	78fa      	ldrb	r2, [r7, #3]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	011b      	lsls	r3, r3, #4
 8007e62:	1a9b      	subs	r3, r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	3310      	adds	r3, #16
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	1d19      	adds	r1, r3, #4
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	799b      	ldrb	r3, [r3, #6]
 8007e72:	461a      	mov	r2, r3
 8007e74:	f009 ff96 	bl	8011da4 <USB_HC_StartXfer>
 8007e78:	4603      	mov	r3, r0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3708      	adds	r7, #8
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop

08007e84 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f009 fc90 	bl	80117c0 <USB_GetMode>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	f040 80fb 	bne.w	800809e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f009 fc53 	bl	8011758 <USB_ReadInterrupts>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 80f1 	beq.w	800809c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f009 fc4a 	bl	8011758 <USB_ReadInterrupts>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007eca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ece:	d104      	bne.n	8007eda <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8007ed8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f009 fc3a 	bl	8011758 <USB_ReadInterrupts>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eee:	d104      	bne.n	8007efa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ef8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4618      	mov	r0, r3
 8007f00:	f009 fc2a 	bl	8011758 <USB_ReadInterrupts>
 8007f04:	4603      	mov	r3, r0
 8007f06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007f0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f0e:	d104      	bne.n	8007f1a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007f18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f009 fc1a 	bl	8011758 <USB_ReadInterrupts>
 8007f24:	4603      	mov	r3, r0
 8007f26:	f003 0302 	and.w	r3, r3, #2
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d103      	bne.n	8007f36 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2202      	movs	r2, #2
 8007f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f009 fc0c 	bl	8011758 <USB_ReadInterrupts>
 8007f40:	4603      	mov	r3, r0
 8007f42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f4a:	d120      	bne.n	8007f8e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007f54:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d113      	bne.n	8007f8e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8007f66:	2110      	movs	r1, #16
 8007f68:	6938      	ldr	r0, [r7, #16]
 8007f6a:	f009 faff 	bl	801156c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8007f6e:	6938      	ldr	r0, [r7, #16]
 8007f70:	f009 fb2e 	bl	80115d0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	7a5b      	ldrb	r3, [r3, #9]
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d105      	bne.n	8007f88 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2101      	movs	r1, #1
 8007f82:	4618      	mov	r0, r3
 8007f84:	f009 fd1a 	bl	80119bc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f00f fc61 	bl	8017850 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f009 fbe0 	bl	8011758 <USB_ReadInterrupts>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fa2:	d102      	bne.n	8007faa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f001 fd4d 	bl	8009a44 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f009 fbd2 	bl	8011758 <USB_ReadInterrupts>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	f003 0308 	and.w	r3, r3, #8
 8007fba:	2b08      	cmp	r3, #8
 8007fbc:	d106      	bne.n	8007fcc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f00f fc2a 	bl	8017818 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2208      	movs	r2, #8
 8007fca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f009 fbc1 	bl	8011758 <USB_ReadInterrupts>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fdc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fe0:	d139      	bne.n	8008056 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f00a f956 	bl	8012298 <USB_HC_ReadInterrupt>
 8007fec:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007fee:	2300      	movs	r3, #0
 8007ff0:	617b      	str	r3, [r7, #20]
 8007ff2:	e025      	b.n	8008040 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	f003 030f 	and.w	r3, r3, #15
 8007ffa:	68ba      	ldr	r2, [r7, #8]
 8007ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8008000:	f003 0301 	and.w	r3, r3, #1
 8008004:	2b00      	cmp	r3, #0
 8008006:	d018      	beq.n	800803a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	015a      	lsls	r2, r3, #5
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	4413      	add	r3, r2
 8008010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800801a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800801e:	d106      	bne.n	800802e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	b2db      	uxtb	r3, r3
 8008024:	4619      	mov	r1, r3
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f905 	bl	8008236 <HCD_HC_IN_IRQHandler>
 800802c:	e005      	b.n	800803a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	b2db      	uxtb	r3, r3
 8008032:	4619      	mov	r1, r3
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 ff67 	bl	8008f08 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	3301      	adds	r3, #1
 800803e:	617b      	str	r3, [r7, #20]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	795b      	ldrb	r3, [r3, #5]
 8008044:	461a      	mov	r2, r3
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	4293      	cmp	r3, r2
 800804a:	d3d3      	bcc.n	8007ff4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008054:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4618      	mov	r0, r3
 800805c:	f009 fb7c 	bl	8011758 <USB_ReadInterrupts>
 8008060:	4603      	mov	r3, r0
 8008062:	f003 0310 	and.w	r3, r3, #16
 8008066:	2b10      	cmp	r3, #16
 8008068:	d101      	bne.n	800806e <HAL_HCD_IRQHandler+0x1ea>
 800806a:	2301      	movs	r3, #1
 800806c:	e000      	b.n	8008070 <HAL_HCD_IRQHandler+0x1ec>
 800806e:	2300      	movs	r3, #0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d014      	beq.n	800809e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	699a      	ldr	r2, [r3, #24]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f022 0210 	bic.w	r2, r2, #16
 8008082:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f001 fbfe 	bl	8009886 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	699a      	ldr	r2, [r3, #24]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f042 0210 	orr.w	r2, r2, #16
 8008098:	619a      	str	r2, [r3, #24]
 800809a:	e000      	b.n	800809e <HAL_HCD_IRQHandler+0x21a>
      return;
 800809c:	bf00      	nop
    }
  }
}
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d101      	bne.n	80080ba <HAL_HCD_Start+0x16>
 80080b6:	2302      	movs	r3, #2
 80080b8:	e013      	b.n	80080e2 <HAL_HCD_Start+0x3e>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2101      	movs	r1, #1
 80080c8:	4618      	mov	r0, r3
 80080ca:	f009 fcde 	bl	8011a8a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f009 f9dc 	bl	8011490 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3708      	adds	r7, #8
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}

080080ea <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b082      	sub	sp, #8
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d101      	bne.n	8008100 <HAL_HCD_Stop+0x16>
 80080fc:	2302      	movs	r3, #2
 80080fe:	e00d      	b.n	800811c <HAL_HCD_Stop+0x32>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f00a fa31 	bl	8012574 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4618      	mov	r0, r3
 8008132:	f009 fc80 	bl	8011a36 <USB_ResetPort>
 8008136:	4603      	mov	r3, r0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3708      	adds	r7, #8
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	460b      	mov	r3, r1
 800814a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800814c:	78fa      	ldrb	r2, [r7, #3]
 800814e:	6879      	ldr	r1, [r7, #4]
 8008150:	4613      	mov	r3, r2
 8008152:	011b      	lsls	r3, r3, #4
 8008154:	1a9b      	subs	r3, r3, r2
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	440b      	add	r3, r1
 800815a:	334c      	adds	r3, #76	@ 0x4c
 800815c:	781b      	ldrb	r3, [r3, #0]
}
 800815e:	4618      	mov	r0, r3
 8008160:	370c      	adds	r7, #12
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr

0800816a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800816a:	b480      	push	{r7}
 800816c:	b083      	sub	sp, #12
 800816e:	af00      	add	r7, sp, #0
 8008170:	6078      	str	r0, [r7, #4]
 8008172:	460b      	mov	r3, r1
 8008174:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8008176:	78fa      	ldrb	r2, [r7, #3]
 8008178:	6879      	ldr	r1, [r7, #4]
 800817a:	4613      	mov	r3, r2
 800817c:	011b      	lsls	r3, r3, #4
 800817e:	1a9b      	subs	r3, r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	440b      	add	r3, r1
 8008184:	3338      	adds	r3, #56	@ 0x38
 8008186:	681b      	ldr	r3, [r3, #0]
}
 8008188:	4618      	mov	r0, r3
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4618      	mov	r0, r3
 80081a2:	f009 fcc2 	bl	8011b2a <USB_GetCurrentFrame>
 80081a6:	4603      	mov	r3, r0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3708      	adds	r7, #8
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4618      	mov	r0, r3
 80081be:	f009 fc9d 	bl	8011afc <USB_GetHostSpeed>
 80081c2:	4603      	mov	r3, r0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	460b      	mov	r3, r1
 80081d6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80081d8:	78fa      	ldrb	r2, [r7, #3]
 80081da:	6879      	ldr	r1, [r7, #4]
 80081dc:	4613      	mov	r3, r2
 80081de:	011b      	lsls	r3, r3, #4
 80081e0:	1a9b      	subs	r3, r3, r2
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	440b      	add	r3, r1
 80081e6:	331a      	adds	r3, #26
 80081e8:	2200      	movs	r2, #0
 80081ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80081ec:	78fa      	ldrb	r2, [r7, #3]
 80081ee:	6879      	ldr	r1, [r7, #4]
 80081f0:	4613      	mov	r3, r2
 80081f2:	011b      	lsls	r3, r3, #4
 80081f4:	1a9b      	subs	r3, r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	440b      	add	r3, r1
 80081fa:	331b      	adds	r3, #27
 80081fc:	2200      	movs	r2, #0
 80081fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008200:	78fa      	ldrb	r2, [r7, #3]
 8008202:	6879      	ldr	r1, [r7, #4]
 8008204:	4613      	mov	r3, r2
 8008206:	011b      	lsls	r3, r3, #4
 8008208:	1a9b      	subs	r3, r3, r2
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	440b      	add	r3, r1
 800820e:	3325      	adds	r3, #37	@ 0x25
 8008210:	2200      	movs	r2, #0
 8008212:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008214:	78fa      	ldrb	r2, [r7, #3]
 8008216:	6879      	ldr	r1, [r7, #4]
 8008218:	4613      	mov	r3, r2
 800821a:	011b      	lsls	r3, r3, #4
 800821c:	1a9b      	subs	r3, r3, r2
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	440b      	add	r3, r1
 8008222:	3324      	adds	r3, #36	@ 0x24
 8008224:	2200      	movs	r2, #0
 8008226:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b086      	sub	sp, #24
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
 800823e:	460b      	mov	r3, r1
 8008240:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	78fa      	ldrb	r2, [r7, #3]
 8008252:	4611      	mov	r1, r2
 8008254:	4618      	mov	r0, r3
 8008256:	f009 fa92 	bl	801177e <USB_ReadChInterrupts>
 800825a:	4603      	mov	r3, r0
 800825c:	f003 0304 	and.w	r3, r3, #4
 8008260:	2b04      	cmp	r3, #4
 8008262:	d11a      	bne.n	800829a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008264:	78fb      	ldrb	r3, [r7, #3]
 8008266:	015a      	lsls	r2, r3, #5
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	4413      	add	r3, r2
 800826c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008270:	461a      	mov	r2, r3
 8008272:	2304      	movs	r3, #4
 8008274:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008276:	78fa      	ldrb	r2, [r7, #3]
 8008278:	6879      	ldr	r1, [r7, #4]
 800827a:	4613      	mov	r3, r2
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	1a9b      	subs	r3, r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	440b      	add	r3, r1
 8008284:	334d      	adds	r3, #77	@ 0x4d
 8008286:	2207      	movs	r2, #7
 8008288:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	78fa      	ldrb	r2, [r7, #3]
 8008290:	4611      	mov	r1, r2
 8008292:	4618      	mov	r0, r3
 8008294:	f00a f811 	bl	80122ba <USB_HC_Halt>
 8008298:	e09e      	b.n	80083d8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	78fa      	ldrb	r2, [r7, #3]
 80082a0:	4611      	mov	r1, r2
 80082a2:	4618      	mov	r0, r3
 80082a4:	f009 fa6b 	bl	801177e <USB_ReadChInterrupts>
 80082a8:	4603      	mov	r3, r0
 80082aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082b2:	d11b      	bne.n	80082ec <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80082b4:	78fb      	ldrb	r3, [r7, #3]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082c0:	461a      	mov	r2, r3
 80082c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80082c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80082c8:	78fa      	ldrb	r2, [r7, #3]
 80082ca:	6879      	ldr	r1, [r7, #4]
 80082cc:	4613      	mov	r3, r2
 80082ce:	011b      	lsls	r3, r3, #4
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	440b      	add	r3, r1
 80082d6:	334d      	adds	r3, #77	@ 0x4d
 80082d8:	2208      	movs	r2, #8
 80082da:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	78fa      	ldrb	r2, [r7, #3]
 80082e2:	4611      	mov	r1, r2
 80082e4:	4618      	mov	r0, r3
 80082e6:	f009 ffe8 	bl	80122ba <USB_HC_Halt>
 80082ea:	e075      	b.n	80083d8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	78fa      	ldrb	r2, [r7, #3]
 80082f2:	4611      	mov	r1, r2
 80082f4:	4618      	mov	r0, r3
 80082f6:	f009 fa42 	bl	801177e <USB_ReadChInterrupts>
 80082fa:	4603      	mov	r3, r0
 80082fc:	f003 0308 	and.w	r3, r3, #8
 8008300:	2b08      	cmp	r3, #8
 8008302:	d11a      	bne.n	800833a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008304:	78fb      	ldrb	r3, [r7, #3]
 8008306:	015a      	lsls	r2, r3, #5
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	4413      	add	r3, r2
 800830c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008310:	461a      	mov	r2, r3
 8008312:	2308      	movs	r3, #8
 8008314:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008316:	78fa      	ldrb	r2, [r7, #3]
 8008318:	6879      	ldr	r1, [r7, #4]
 800831a:	4613      	mov	r3, r2
 800831c:	011b      	lsls	r3, r3, #4
 800831e:	1a9b      	subs	r3, r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	440b      	add	r3, r1
 8008324:	334d      	adds	r3, #77	@ 0x4d
 8008326:	2206      	movs	r2, #6
 8008328:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	78fa      	ldrb	r2, [r7, #3]
 8008330:	4611      	mov	r1, r2
 8008332:	4618      	mov	r0, r3
 8008334:	f009 ffc1 	bl	80122ba <USB_HC_Halt>
 8008338:	e04e      	b.n	80083d8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	78fa      	ldrb	r2, [r7, #3]
 8008340:	4611      	mov	r1, r2
 8008342:	4618      	mov	r0, r3
 8008344:	f009 fa1b 	bl	801177e <USB_ReadChInterrupts>
 8008348:	4603      	mov	r3, r0
 800834a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800834e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008352:	d11b      	bne.n	800838c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008354:	78fb      	ldrb	r3, [r7, #3]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	4413      	add	r3, r2
 800835c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008360:	461a      	mov	r2, r3
 8008362:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008366:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008368:	78fa      	ldrb	r2, [r7, #3]
 800836a:	6879      	ldr	r1, [r7, #4]
 800836c:	4613      	mov	r3, r2
 800836e:	011b      	lsls	r3, r3, #4
 8008370:	1a9b      	subs	r3, r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	440b      	add	r3, r1
 8008376:	334d      	adds	r3, #77	@ 0x4d
 8008378:	2209      	movs	r2, #9
 800837a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	78fa      	ldrb	r2, [r7, #3]
 8008382:	4611      	mov	r1, r2
 8008384:	4618      	mov	r0, r3
 8008386:	f009 ff98 	bl	80122ba <USB_HC_Halt>
 800838a:	e025      	b.n	80083d8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	78fa      	ldrb	r2, [r7, #3]
 8008392:	4611      	mov	r1, r2
 8008394:	4618      	mov	r0, r3
 8008396:	f009 f9f2 	bl	801177e <USB_ReadChInterrupts>
 800839a:	4603      	mov	r3, r0
 800839c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a0:	2b80      	cmp	r3, #128	@ 0x80
 80083a2:	d119      	bne.n	80083d8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80083a4:	78fb      	ldrb	r3, [r7, #3]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083b0:	461a      	mov	r2, r3
 80083b2:	2380      	movs	r3, #128	@ 0x80
 80083b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80083b6:	78fa      	ldrb	r2, [r7, #3]
 80083b8:	6879      	ldr	r1, [r7, #4]
 80083ba:	4613      	mov	r3, r2
 80083bc:	011b      	lsls	r3, r3, #4
 80083be:	1a9b      	subs	r3, r3, r2
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	440b      	add	r3, r1
 80083c4:	334d      	adds	r3, #77	@ 0x4d
 80083c6:	2207      	movs	r2, #7
 80083c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	78fa      	ldrb	r2, [r7, #3]
 80083d0:	4611      	mov	r1, r2
 80083d2:	4618      	mov	r0, r3
 80083d4:	f009 ff71 	bl	80122ba <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	78fa      	ldrb	r2, [r7, #3]
 80083de:	4611      	mov	r1, r2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f009 f9cc 	bl	801177e <USB_ReadChInterrupts>
 80083e6:	4603      	mov	r3, r0
 80083e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083f0:	d112      	bne.n	8008418 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	78fa      	ldrb	r2, [r7, #3]
 80083f8:	4611      	mov	r1, r2
 80083fa:	4618      	mov	r0, r3
 80083fc:	f009 ff5d 	bl	80122ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008400:	78fb      	ldrb	r3, [r7, #3]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	4413      	add	r3, r2
 8008408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800840c:	461a      	mov	r2, r3
 800840e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008412:	6093      	str	r3, [r2, #8]
 8008414:	f000 bd75 	b.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	78fa      	ldrb	r2, [r7, #3]
 800841e:	4611      	mov	r1, r2
 8008420:	4618      	mov	r0, r3
 8008422:	f009 f9ac 	bl	801177e <USB_ReadChInterrupts>
 8008426:	4603      	mov	r3, r0
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b01      	cmp	r3, #1
 800842e:	f040 8128 	bne.w	8008682 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008432:	78fb      	ldrb	r3, [r7, #3]
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	4413      	add	r3, r2
 800843a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800843e:	461a      	mov	r2, r3
 8008440:	2320      	movs	r3, #32
 8008442:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	6879      	ldr	r1, [r7, #4]
 8008448:	4613      	mov	r3, r2
 800844a:	011b      	lsls	r3, r3, #4
 800844c:	1a9b      	subs	r3, r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	440b      	add	r3, r1
 8008452:	331b      	adds	r3, #27
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	2b01      	cmp	r3, #1
 8008458:	d119      	bne.n	800848e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	6879      	ldr	r1, [r7, #4]
 800845e:	4613      	mov	r3, r2
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	1a9b      	subs	r3, r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	440b      	add	r3, r1
 8008468:	331b      	adds	r3, #27
 800846a:	2200      	movs	r2, #0
 800846c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800846e:	78fb      	ldrb	r3, [r7, #3]
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	4413      	add	r3, r2
 8008476:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	78fa      	ldrb	r2, [r7, #3]
 800847e:	0151      	lsls	r1, r2, #5
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	440a      	add	r2, r1
 8008484:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008488:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800848c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	799b      	ldrb	r3, [r3, #6]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d01b      	beq.n	80084ce <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008496:	78fa      	ldrb	r2, [r7, #3]
 8008498:	6879      	ldr	r1, [r7, #4]
 800849a:	4613      	mov	r3, r2
 800849c:	011b      	lsls	r3, r3, #4
 800849e:	1a9b      	subs	r3, r3, r2
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	440b      	add	r3, r1
 80084a4:	3330      	adds	r3, #48	@ 0x30
 80084a6:	6819      	ldr	r1, [r3, #0]
 80084a8:	78fb      	ldrb	r3, [r7, #3]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ba:	78fa      	ldrb	r2, [r7, #3]
 80084bc:	1ac9      	subs	r1, r1, r3
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	4613      	mov	r3, r2
 80084c2:	011b      	lsls	r3, r3, #4
 80084c4:	1a9b      	subs	r3, r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4403      	add	r3, r0
 80084ca:	3338      	adds	r3, #56	@ 0x38
 80084cc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80084ce:	78fa      	ldrb	r2, [r7, #3]
 80084d0:	6879      	ldr	r1, [r7, #4]
 80084d2:	4613      	mov	r3, r2
 80084d4:	011b      	lsls	r3, r3, #4
 80084d6:	1a9b      	subs	r3, r3, r2
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	440b      	add	r3, r1
 80084dc:	334d      	adds	r3, #77	@ 0x4d
 80084de:	2201      	movs	r2, #1
 80084e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80084e2:	78fa      	ldrb	r2, [r7, #3]
 80084e4:	6879      	ldr	r1, [r7, #4]
 80084e6:	4613      	mov	r3, r2
 80084e8:	011b      	lsls	r3, r3, #4
 80084ea:	1a9b      	subs	r3, r3, r2
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	440b      	add	r3, r1
 80084f0:	3344      	adds	r3, #68	@ 0x44
 80084f2:	2200      	movs	r2, #0
 80084f4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80084f6:	78fb      	ldrb	r3, [r7, #3]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008502:	461a      	mov	r2, r3
 8008504:	2301      	movs	r3, #1
 8008506:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008508:	78fa      	ldrb	r2, [r7, #3]
 800850a:	6879      	ldr	r1, [r7, #4]
 800850c:	4613      	mov	r3, r2
 800850e:	011b      	lsls	r3, r3, #4
 8008510:	1a9b      	subs	r3, r3, r2
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	440b      	add	r3, r1
 8008516:	3326      	adds	r3, #38	@ 0x26
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d00a      	beq.n	8008534 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800851e:	78fa      	ldrb	r2, [r7, #3]
 8008520:	6879      	ldr	r1, [r7, #4]
 8008522:	4613      	mov	r3, r2
 8008524:	011b      	lsls	r3, r3, #4
 8008526:	1a9b      	subs	r3, r3, r2
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	440b      	add	r3, r1
 800852c:	3326      	adds	r3, #38	@ 0x26
 800852e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008530:	2b02      	cmp	r3, #2
 8008532:	d110      	bne.n	8008556 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	78fa      	ldrb	r2, [r7, #3]
 800853a:	4611      	mov	r1, r2
 800853c:	4618      	mov	r0, r3
 800853e:	f009 febc 	bl	80122ba <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008542:	78fb      	ldrb	r3, [r7, #3]
 8008544:	015a      	lsls	r2, r3, #5
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	4413      	add	r3, r2
 800854a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800854e:	461a      	mov	r2, r3
 8008550:	2310      	movs	r3, #16
 8008552:	6093      	str	r3, [r2, #8]
 8008554:	e03d      	b.n	80085d2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008556:	78fa      	ldrb	r2, [r7, #3]
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	4613      	mov	r3, r2
 800855c:	011b      	lsls	r3, r3, #4
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	440b      	add	r3, r1
 8008564:	3326      	adds	r3, #38	@ 0x26
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	2b03      	cmp	r3, #3
 800856a:	d00a      	beq.n	8008582 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800856c:	78fa      	ldrb	r2, [r7, #3]
 800856e:	6879      	ldr	r1, [r7, #4]
 8008570:	4613      	mov	r3, r2
 8008572:	011b      	lsls	r3, r3, #4
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	440b      	add	r3, r1
 800857a:	3326      	adds	r3, #38	@ 0x26
 800857c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800857e:	2b01      	cmp	r3, #1
 8008580:	d127      	bne.n	80085d2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008582:	78fb      	ldrb	r3, [r7, #3]
 8008584:	015a      	lsls	r2, r3, #5
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	4413      	add	r3, r2
 800858a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	78fa      	ldrb	r2, [r7, #3]
 8008592:	0151      	lsls	r1, r2, #5
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	440a      	add	r2, r1
 8008598:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800859c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80085a0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80085a2:	78fa      	ldrb	r2, [r7, #3]
 80085a4:	6879      	ldr	r1, [r7, #4]
 80085a6:	4613      	mov	r3, r2
 80085a8:	011b      	lsls	r3, r3, #4
 80085aa:	1a9b      	subs	r3, r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	440b      	add	r3, r1
 80085b0:	334c      	adds	r3, #76	@ 0x4c
 80085b2:	2201      	movs	r2, #1
 80085b4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80085b6:	78fa      	ldrb	r2, [r7, #3]
 80085b8:	6879      	ldr	r1, [r7, #4]
 80085ba:	4613      	mov	r3, r2
 80085bc:	011b      	lsls	r3, r3, #4
 80085be:	1a9b      	subs	r3, r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	440b      	add	r3, r1
 80085c4:	334c      	adds	r3, #76	@ 0x4c
 80085c6:	781a      	ldrb	r2, [r3, #0]
 80085c8:	78fb      	ldrb	r3, [r7, #3]
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f00f f94d 	bl	801786c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	799b      	ldrb	r3, [r3, #6]
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d13b      	bne.n	8008652 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80085da:	78fa      	ldrb	r2, [r7, #3]
 80085dc:	6879      	ldr	r1, [r7, #4]
 80085de:	4613      	mov	r3, r2
 80085e0:	011b      	lsls	r3, r3, #4
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	440b      	add	r3, r1
 80085e8:	3338      	adds	r3, #56	@ 0x38
 80085ea:	6819      	ldr	r1, [r3, #0]
 80085ec:	78fa      	ldrb	r2, [r7, #3]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	4613      	mov	r3, r2
 80085f2:	011b      	lsls	r3, r3, #4
 80085f4:	1a9b      	subs	r3, r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4403      	add	r3, r0
 80085fa:	3328      	adds	r3, #40	@ 0x28
 80085fc:	881b      	ldrh	r3, [r3, #0]
 80085fe:	440b      	add	r3, r1
 8008600:	1e59      	subs	r1, r3, #1
 8008602:	78fa      	ldrb	r2, [r7, #3]
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	4613      	mov	r3, r2
 8008608:	011b      	lsls	r3, r3, #4
 800860a:	1a9b      	subs	r3, r3, r2
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4403      	add	r3, r0
 8008610:	3328      	adds	r3, #40	@ 0x28
 8008612:	881b      	ldrh	r3, [r3, #0]
 8008614:	fbb1 f3f3 	udiv	r3, r1, r3
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 8470 	beq.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008622:	78fa      	ldrb	r2, [r7, #3]
 8008624:	6879      	ldr	r1, [r7, #4]
 8008626:	4613      	mov	r3, r2
 8008628:	011b      	lsls	r3, r3, #4
 800862a:	1a9b      	subs	r3, r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	440b      	add	r3, r1
 8008630:	333c      	adds	r3, #60	@ 0x3c
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	78fa      	ldrb	r2, [r7, #3]
 8008636:	f083 0301 	eor.w	r3, r3, #1
 800863a:	b2d8      	uxtb	r0, r3
 800863c:	6879      	ldr	r1, [r7, #4]
 800863e:	4613      	mov	r3, r2
 8008640:	011b      	lsls	r3, r3, #4
 8008642:	1a9b      	subs	r3, r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	440b      	add	r3, r1
 8008648:	333c      	adds	r3, #60	@ 0x3c
 800864a:	4602      	mov	r2, r0
 800864c:	701a      	strb	r2, [r3, #0]
 800864e:	f000 bc58 	b.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008652:	78fa      	ldrb	r2, [r7, #3]
 8008654:	6879      	ldr	r1, [r7, #4]
 8008656:	4613      	mov	r3, r2
 8008658:	011b      	lsls	r3, r3, #4
 800865a:	1a9b      	subs	r3, r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	440b      	add	r3, r1
 8008660:	333c      	adds	r3, #60	@ 0x3c
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	78fa      	ldrb	r2, [r7, #3]
 8008666:	f083 0301 	eor.w	r3, r3, #1
 800866a:	b2d8      	uxtb	r0, r3
 800866c:	6879      	ldr	r1, [r7, #4]
 800866e:	4613      	mov	r3, r2
 8008670:	011b      	lsls	r3, r3, #4
 8008672:	1a9b      	subs	r3, r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	440b      	add	r3, r1
 8008678:	333c      	adds	r3, #60	@ 0x3c
 800867a:	4602      	mov	r2, r0
 800867c:	701a      	strb	r2, [r3, #0]
 800867e:	f000 bc40 	b.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	78fa      	ldrb	r2, [r7, #3]
 8008688:	4611      	mov	r1, r2
 800868a:	4618      	mov	r0, r3
 800868c:	f009 f877 	bl	801177e <USB_ReadChInterrupts>
 8008690:	4603      	mov	r3, r0
 8008692:	f003 0320 	and.w	r3, r3, #32
 8008696:	2b20      	cmp	r3, #32
 8008698:	d131      	bne.n	80086fe <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800869a:	78fb      	ldrb	r3, [r7, #3]
 800869c:	015a      	lsls	r2, r3, #5
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	4413      	add	r3, r2
 80086a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086a6:	461a      	mov	r2, r3
 80086a8:	2320      	movs	r3, #32
 80086aa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80086ac:	78fa      	ldrb	r2, [r7, #3]
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	4613      	mov	r3, r2
 80086b2:	011b      	lsls	r3, r3, #4
 80086b4:	1a9b      	subs	r3, r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	440b      	add	r3, r1
 80086ba:	331a      	adds	r3, #26
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	f040 841f 	bne.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80086c4:	78fa      	ldrb	r2, [r7, #3]
 80086c6:	6879      	ldr	r1, [r7, #4]
 80086c8:	4613      	mov	r3, r2
 80086ca:	011b      	lsls	r3, r3, #4
 80086cc:	1a9b      	subs	r3, r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	440b      	add	r3, r1
 80086d2:	331b      	adds	r3, #27
 80086d4:	2201      	movs	r2, #1
 80086d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80086d8:	78fa      	ldrb	r2, [r7, #3]
 80086da:	6879      	ldr	r1, [r7, #4]
 80086dc:	4613      	mov	r3, r2
 80086de:	011b      	lsls	r3, r3, #4
 80086e0:	1a9b      	subs	r3, r3, r2
 80086e2:	009b      	lsls	r3, r3, #2
 80086e4:	440b      	add	r3, r1
 80086e6:	334d      	adds	r3, #77	@ 0x4d
 80086e8:	2203      	movs	r2, #3
 80086ea:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	78fa      	ldrb	r2, [r7, #3]
 80086f2:	4611      	mov	r1, r2
 80086f4:	4618      	mov	r0, r3
 80086f6:	f009 fde0 	bl	80122ba <USB_HC_Halt>
 80086fa:	f000 bc02 	b.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	78fa      	ldrb	r2, [r7, #3]
 8008704:	4611      	mov	r1, r2
 8008706:	4618      	mov	r0, r3
 8008708:	f009 f839 	bl	801177e <USB_ReadChInterrupts>
 800870c:	4603      	mov	r3, r0
 800870e:	f003 0302 	and.w	r3, r3, #2
 8008712:	2b02      	cmp	r3, #2
 8008714:	f040 8305 	bne.w	8008d22 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008718:	78fb      	ldrb	r3, [r7, #3]
 800871a:	015a      	lsls	r2, r3, #5
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	4413      	add	r3, r2
 8008720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008724:	461a      	mov	r2, r3
 8008726:	2302      	movs	r3, #2
 8008728:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800872a:	78fa      	ldrb	r2, [r7, #3]
 800872c:	6879      	ldr	r1, [r7, #4]
 800872e:	4613      	mov	r3, r2
 8008730:	011b      	lsls	r3, r3, #4
 8008732:	1a9b      	subs	r3, r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	440b      	add	r3, r1
 8008738:	334d      	adds	r3, #77	@ 0x4d
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	2b01      	cmp	r3, #1
 800873e:	d114      	bne.n	800876a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008740:	78fa      	ldrb	r2, [r7, #3]
 8008742:	6879      	ldr	r1, [r7, #4]
 8008744:	4613      	mov	r3, r2
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	1a9b      	subs	r3, r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	440b      	add	r3, r1
 800874e:	334d      	adds	r3, #77	@ 0x4d
 8008750:	2202      	movs	r2, #2
 8008752:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	4613      	mov	r3, r2
 800875a:	011b      	lsls	r3, r3, #4
 800875c:	1a9b      	subs	r3, r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	440b      	add	r3, r1
 8008762:	334c      	adds	r3, #76	@ 0x4c
 8008764:	2201      	movs	r2, #1
 8008766:	701a      	strb	r2, [r3, #0]
 8008768:	e2cc      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800876a:	78fa      	ldrb	r2, [r7, #3]
 800876c:	6879      	ldr	r1, [r7, #4]
 800876e:	4613      	mov	r3, r2
 8008770:	011b      	lsls	r3, r3, #4
 8008772:	1a9b      	subs	r3, r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	440b      	add	r3, r1
 8008778:	334d      	adds	r3, #77	@ 0x4d
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	2b06      	cmp	r3, #6
 800877e:	d114      	bne.n	80087aa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008780:	78fa      	ldrb	r2, [r7, #3]
 8008782:	6879      	ldr	r1, [r7, #4]
 8008784:	4613      	mov	r3, r2
 8008786:	011b      	lsls	r3, r3, #4
 8008788:	1a9b      	subs	r3, r3, r2
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	440b      	add	r3, r1
 800878e:	334d      	adds	r3, #77	@ 0x4d
 8008790:	2202      	movs	r2, #2
 8008792:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008794:	78fa      	ldrb	r2, [r7, #3]
 8008796:	6879      	ldr	r1, [r7, #4]
 8008798:	4613      	mov	r3, r2
 800879a:	011b      	lsls	r3, r3, #4
 800879c:	1a9b      	subs	r3, r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	440b      	add	r3, r1
 80087a2:	334c      	adds	r3, #76	@ 0x4c
 80087a4:	2205      	movs	r2, #5
 80087a6:	701a      	strb	r2, [r3, #0]
 80087a8:	e2ac      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80087aa:	78fa      	ldrb	r2, [r7, #3]
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	4613      	mov	r3, r2
 80087b0:	011b      	lsls	r3, r3, #4
 80087b2:	1a9b      	subs	r3, r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	440b      	add	r3, r1
 80087b8:	334d      	adds	r3, #77	@ 0x4d
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	2b07      	cmp	r3, #7
 80087be:	d00b      	beq.n	80087d8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80087c0:	78fa      	ldrb	r2, [r7, #3]
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	4613      	mov	r3, r2
 80087c6:	011b      	lsls	r3, r3, #4
 80087c8:	1a9b      	subs	r3, r3, r2
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	440b      	add	r3, r1
 80087ce:	334d      	adds	r3, #77	@ 0x4d
 80087d0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80087d2:	2b09      	cmp	r3, #9
 80087d4:	f040 80a6 	bne.w	8008924 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80087d8:	78fa      	ldrb	r2, [r7, #3]
 80087da:	6879      	ldr	r1, [r7, #4]
 80087dc:	4613      	mov	r3, r2
 80087de:	011b      	lsls	r3, r3, #4
 80087e0:	1a9b      	subs	r3, r3, r2
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	440b      	add	r3, r1
 80087e6:	334d      	adds	r3, #77	@ 0x4d
 80087e8:	2202      	movs	r2, #2
 80087ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80087ec:	78fa      	ldrb	r2, [r7, #3]
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	4613      	mov	r3, r2
 80087f2:	011b      	lsls	r3, r3, #4
 80087f4:	1a9b      	subs	r3, r3, r2
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	440b      	add	r3, r1
 80087fa:	3344      	adds	r3, #68	@ 0x44
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	1c59      	adds	r1, r3, #1
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4403      	add	r3, r0
 800880c:	3344      	adds	r3, #68	@ 0x44
 800880e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008810:	78fa      	ldrb	r2, [r7, #3]
 8008812:	6879      	ldr	r1, [r7, #4]
 8008814:	4613      	mov	r3, r2
 8008816:	011b      	lsls	r3, r3, #4
 8008818:	1a9b      	subs	r3, r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	440b      	add	r3, r1
 800881e:	3344      	adds	r3, #68	@ 0x44
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b02      	cmp	r3, #2
 8008824:	d943      	bls.n	80088ae <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008826:	78fa      	ldrb	r2, [r7, #3]
 8008828:	6879      	ldr	r1, [r7, #4]
 800882a:	4613      	mov	r3, r2
 800882c:	011b      	lsls	r3, r3, #4
 800882e:	1a9b      	subs	r3, r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	440b      	add	r3, r1
 8008834:	3344      	adds	r3, #68	@ 0x44
 8008836:	2200      	movs	r2, #0
 8008838:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800883a:	78fa      	ldrb	r2, [r7, #3]
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	1a9b      	subs	r3, r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	331a      	adds	r3, #26
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d123      	bne.n	8008898 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008850:	78fa      	ldrb	r2, [r7, #3]
 8008852:	6879      	ldr	r1, [r7, #4]
 8008854:	4613      	mov	r3, r2
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	1a9b      	subs	r3, r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	440b      	add	r3, r1
 800885e:	331b      	adds	r3, #27
 8008860:	2200      	movs	r2, #0
 8008862:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008864:	78fa      	ldrb	r2, [r7, #3]
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	4613      	mov	r3, r2
 800886a:	011b      	lsls	r3, r3, #4
 800886c:	1a9b      	subs	r3, r3, r2
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	440b      	add	r3, r1
 8008872:	331c      	adds	r3, #28
 8008874:	2200      	movs	r2, #0
 8008876:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008878:	78fb      	ldrb	r3, [r7, #3]
 800887a:	015a      	lsls	r2, r3, #5
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	4413      	add	r3, r2
 8008880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	78fa      	ldrb	r2, [r7, #3]
 8008888:	0151      	lsls	r1, r2, #5
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	440a      	add	r2, r1
 800888e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008896:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008898:	78fa      	ldrb	r2, [r7, #3]
 800889a:	6879      	ldr	r1, [r7, #4]
 800889c:	4613      	mov	r3, r2
 800889e:	011b      	lsls	r3, r3, #4
 80088a0:	1a9b      	subs	r3, r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	440b      	add	r3, r1
 80088a6:	334c      	adds	r3, #76	@ 0x4c
 80088a8:	2204      	movs	r2, #4
 80088aa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80088ac:	e229      	b.n	8008d02 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80088ae:	78fa      	ldrb	r2, [r7, #3]
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	011b      	lsls	r3, r3, #4
 80088b6:	1a9b      	subs	r3, r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	334c      	adds	r3, #76	@ 0x4c
 80088be:	2202      	movs	r2, #2
 80088c0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088c2:	78fa      	ldrb	r2, [r7, #3]
 80088c4:	6879      	ldr	r1, [r7, #4]
 80088c6:	4613      	mov	r3, r2
 80088c8:	011b      	lsls	r3, r3, #4
 80088ca:	1a9b      	subs	r3, r3, r2
 80088cc:	009b      	lsls	r3, r3, #2
 80088ce:	440b      	add	r3, r1
 80088d0:	3326      	adds	r3, #38	@ 0x26
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00b      	beq.n	80088f0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80088d8:	78fa      	ldrb	r2, [r7, #3]
 80088da:	6879      	ldr	r1, [r7, #4]
 80088dc:	4613      	mov	r3, r2
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	1a9b      	subs	r3, r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	440b      	add	r3, r1
 80088e6:	3326      	adds	r3, #38	@ 0x26
 80088e8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	f040 8209 	bne.w	8008d02 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80088f0:	78fb      	ldrb	r3, [r7, #3]
 80088f2:	015a      	lsls	r2, r3, #5
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	4413      	add	r3, r2
 80088f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008906:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800890e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008910:	78fb      	ldrb	r3, [r7, #3]
 8008912:	015a      	lsls	r2, r3, #5
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	4413      	add	r3, r2
 8008918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800891c:	461a      	mov	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008922:	e1ee      	b.n	8008d02 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008924:	78fa      	ldrb	r2, [r7, #3]
 8008926:	6879      	ldr	r1, [r7, #4]
 8008928:	4613      	mov	r3, r2
 800892a:	011b      	lsls	r3, r3, #4
 800892c:	1a9b      	subs	r3, r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	440b      	add	r3, r1
 8008932:	334d      	adds	r3, #77	@ 0x4d
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	2b05      	cmp	r3, #5
 8008938:	f040 80c8 	bne.w	8008acc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800893c:	78fa      	ldrb	r2, [r7, #3]
 800893e:	6879      	ldr	r1, [r7, #4]
 8008940:	4613      	mov	r3, r2
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	1a9b      	subs	r3, r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	440b      	add	r3, r1
 800894a:	334d      	adds	r3, #77	@ 0x4d
 800894c:	2202      	movs	r2, #2
 800894e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008950:	78fa      	ldrb	r2, [r7, #3]
 8008952:	6879      	ldr	r1, [r7, #4]
 8008954:	4613      	mov	r3, r2
 8008956:	011b      	lsls	r3, r3, #4
 8008958:	1a9b      	subs	r3, r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	440b      	add	r3, r1
 800895e:	331b      	adds	r3, #27
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	2b01      	cmp	r3, #1
 8008964:	f040 81ce 	bne.w	8008d04 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008968:	78fa      	ldrb	r2, [r7, #3]
 800896a:	6879      	ldr	r1, [r7, #4]
 800896c:	4613      	mov	r3, r2
 800896e:	011b      	lsls	r3, r3, #4
 8008970:	1a9b      	subs	r3, r3, r2
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	440b      	add	r3, r1
 8008976:	3326      	adds	r3, #38	@ 0x26
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b03      	cmp	r3, #3
 800897c:	d16b      	bne.n	8008a56 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800897e:	78fa      	ldrb	r2, [r7, #3]
 8008980:	6879      	ldr	r1, [r7, #4]
 8008982:	4613      	mov	r3, r2
 8008984:	011b      	lsls	r3, r3, #4
 8008986:	1a9b      	subs	r3, r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	440b      	add	r3, r1
 800898c:	3348      	adds	r3, #72	@ 0x48
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	1c59      	adds	r1, r3, #1
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	4613      	mov	r3, r2
 8008996:	011b      	lsls	r3, r3, #4
 8008998:	1a9b      	subs	r3, r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4403      	add	r3, r0
 800899e:	3348      	adds	r3, #72	@ 0x48
 80089a0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80089a2:	78fa      	ldrb	r2, [r7, #3]
 80089a4:	6879      	ldr	r1, [r7, #4]
 80089a6:	4613      	mov	r3, r2
 80089a8:	011b      	lsls	r3, r3, #4
 80089aa:	1a9b      	subs	r3, r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	440b      	add	r3, r1
 80089b0:	3348      	adds	r3, #72	@ 0x48
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	d943      	bls.n	8008a40 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80089b8:	78fa      	ldrb	r2, [r7, #3]
 80089ba:	6879      	ldr	r1, [r7, #4]
 80089bc:	4613      	mov	r3, r2
 80089be:	011b      	lsls	r3, r3, #4
 80089c0:	1a9b      	subs	r3, r3, r2
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	440b      	add	r3, r1
 80089c6:	3348      	adds	r3, #72	@ 0x48
 80089c8:	2200      	movs	r2, #0
 80089ca:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	6879      	ldr	r1, [r7, #4]
 80089d0:	4613      	mov	r3, r2
 80089d2:	011b      	lsls	r3, r3, #4
 80089d4:	1a9b      	subs	r3, r3, r2
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	440b      	add	r3, r1
 80089da:	331b      	adds	r3, #27
 80089dc:	2200      	movs	r2, #0
 80089de:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80089e0:	78fa      	ldrb	r2, [r7, #3]
 80089e2:	6879      	ldr	r1, [r7, #4]
 80089e4:	4613      	mov	r3, r2
 80089e6:	011b      	lsls	r3, r3, #4
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	440b      	add	r3, r1
 80089ee:	3344      	adds	r3, #68	@ 0x44
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d809      	bhi.n	8008a0a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80089f6:	78fa      	ldrb	r2, [r7, #3]
 80089f8:	6879      	ldr	r1, [r7, #4]
 80089fa:	4613      	mov	r3, r2
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	1a9b      	subs	r3, r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	440b      	add	r3, r1
 8008a04:	331c      	adds	r3, #28
 8008a06:	2201      	movs	r2, #1
 8008a08:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008a0a:	78fb      	ldrb	r3, [r7, #3]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	0151      	lsls	r1, r2, #5
 8008a1c:	693a      	ldr	r2, [r7, #16]
 8008a1e:	440a      	add	r2, r1
 8008a20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a28:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008a2a:	78fa      	ldrb	r2, [r7, #3]
 8008a2c:	6879      	ldr	r1, [r7, #4]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	011b      	lsls	r3, r3, #4
 8008a32:	1a9b      	subs	r3, r3, r2
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	440b      	add	r3, r1
 8008a38:	334c      	adds	r3, #76	@ 0x4c
 8008a3a:	2204      	movs	r2, #4
 8008a3c:	701a      	strb	r2, [r3, #0]
 8008a3e:	e014      	b.n	8008a6a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a40:	78fa      	ldrb	r2, [r7, #3]
 8008a42:	6879      	ldr	r1, [r7, #4]
 8008a44:	4613      	mov	r3, r2
 8008a46:	011b      	lsls	r3, r3, #4
 8008a48:	1a9b      	subs	r3, r3, r2
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	440b      	add	r3, r1
 8008a4e:	334c      	adds	r3, #76	@ 0x4c
 8008a50:	2202      	movs	r2, #2
 8008a52:	701a      	strb	r2, [r3, #0]
 8008a54:	e009      	b.n	8008a6a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a56:	78fa      	ldrb	r2, [r7, #3]
 8008a58:	6879      	ldr	r1, [r7, #4]
 8008a5a:	4613      	mov	r3, r2
 8008a5c:	011b      	lsls	r3, r3, #4
 8008a5e:	1a9b      	subs	r3, r3, r2
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	440b      	add	r3, r1
 8008a64:	334c      	adds	r3, #76	@ 0x4c
 8008a66:	2202      	movs	r2, #2
 8008a68:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a6a:	78fa      	ldrb	r2, [r7, #3]
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	011b      	lsls	r3, r3, #4
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	440b      	add	r3, r1
 8008a78:	3326      	adds	r3, #38	@ 0x26
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00b      	beq.n	8008a98 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a80:	78fa      	ldrb	r2, [r7, #3]
 8008a82:	6879      	ldr	r1, [r7, #4]
 8008a84:	4613      	mov	r3, r2
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	1a9b      	subs	r3, r3, r2
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	440b      	add	r3, r1
 8008a8e:	3326      	adds	r3, #38	@ 0x26
 8008a90:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	f040 8136 	bne.w	8008d04 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008aae:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ab6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008ab8:	78fb      	ldrb	r3, [r7, #3]
 8008aba:	015a      	lsls	r2, r3, #5
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6013      	str	r3, [r2, #0]
 8008aca:	e11b      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008acc:	78fa      	ldrb	r2, [r7, #3]
 8008ace:	6879      	ldr	r1, [r7, #4]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	1a9b      	subs	r3, r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	440b      	add	r3, r1
 8008ada:	334d      	adds	r3, #77	@ 0x4d
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	2b03      	cmp	r3, #3
 8008ae0:	f040 8081 	bne.w	8008be6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ae4:	78fa      	ldrb	r2, [r7, #3]
 8008ae6:	6879      	ldr	r1, [r7, #4]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	011b      	lsls	r3, r3, #4
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	440b      	add	r3, r1
 8008af2:	334d      	adds	r3, #77	@ 0x4d
 8008af4:	2202      	movs	r2, #2
 8008af6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008af8:	78fa      	ldrb	r2, [r7, #3]
 8008afa:	6879      	ldr	r1, [r7, #4]
 8008afc:	4613      	mov	r3, r2
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	1a9b      	subs	r3, r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	440b      	add	r3, r1
 8008b06:	331b      	adds	r3, #27
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	f040 80fa 	bne.w	8008d04 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008b10:	78fa      	ldrb	r2, [r7, #3]
 8008b12:	6879      	ldr	r1, [r7, #4]
 8008b14:	4613      	mov	r3, r2
 8008b16:	011b      	lsls	r3, r3, #4
 8008b18:	1a9b      	subs	r3, r3, r2
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	440b      	add	r3, r1
 8008b1e:	334c      	adds	r3, #76	@ 0x4c
 8008b20:	2202      	movs	r2, #2
 8008b22:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	78fa      	ldrb	r2, [r7, #3]
 8008b34:	0151      	lsls	r1, r2, #5
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	440a      	add	r2, r1
 8008b3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b42:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008b44:	78fb      	ldrb	r3, [r7, #3]
 8008b46:	015a      	lsls	r2, r3, #5
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	78fa      	ldrb	r2, [r7, #3]
 8008b54:	0151      	lsls	r1, r2, #5
 8008b56:	693a      	ldr	r2, [r7, #16]
 8008b58:	440a      	add	r2, r1
 8008b5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b62:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008b64:	78fb      	ldrb	r3, [r7, #3]
 8008b66:	015a      	lsls	r2, r3, #5
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	78fa      	ldrb	r2, [r7, #3]
 8008b74:	0151      	lsls	r1, r2, #5
 8008b76:	693a      	ldr	r2, [r7, #16]
 8008b78:	440a      	add	r2, r1
 8008b7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b7e:	f023 0320 	bic.w	r3, r3, #32
 8008b82:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b84:	78fa      	ldrb	r2, [r7, #3]
 8008b86:	6879      	ldr	r1, [r7, #4]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	011b      	lsls	r3, r3, #4
 8008b8c:	1a9b      	subs	r3, r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	440b      	add	r3, r1
 8008b92:	3326      	adds	r3, #38	@ 0x26
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00b      	beq.n	8008bb2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008b9a:	78fa      	ldrb	r2, [r7, #3]
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	011b      	lsls	r3, r3, #4
 8008ba2:	1a9b      	subs	r3, r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	440b      	add	r3, r1
 8008ba8:	3326      	adds	r3, #38	@ 0x26
 8008baa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	f040 80a9 	bne.w	8008d04 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008bb2:	78fb      	ldrb	r3, [r7, #3]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bc8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bd0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008bd2:	78fb      	ldrb	r3, [r7, #3]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bde:	461a      	mov	r2, r3
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6013      	str	r3, [r2, #0]
 8008be4:	e08e      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008be6:	78fa      	ldrb	r2, [r7, #3]
 8008be8:	6879      	ldr	r1, [r7, #4]
 8008bea:	4613      	mov	r3, r2
 8008bec:	011b      	lsls	r3, r3, #4
 8008bee:	1a9b      	subs	r3, r3, r2
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	440b      	add	r3, r1
 8008bf4:	334d      	adds	r3, #77	@ 0x4d
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	2b04      	cmp	r3, #4
 8008bfa:	d143      	bne.n	8008c84 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008bfc:	78fa      	ldrb	r2, [r7, #3]
 8008bfe:	6879      	ldr	r1, [r7, #4]
 8008c00:	4613      	mov	r3, r2
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	1a9b      	subs	r3, r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	440b      	add	r3, r1
 8008c0a:	334d      	adds	r3, #77	@ 0x4d
 8008c0c:	2202      	movs	r2, #2
 8008c0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c10:	78fa      	ldrb	r2, [r7, #3]
 8008c12:	6879      	ldr	r1, [r7, #4]
 8008c14:	4613      	mov	r3, r2
 8008c16:	011b      	lsls	r3, r3, #4
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	440b      	add	r3, r1
 8008c1e:	334c      	adds	r3, #76	@ 0x4c
 8008c20:	2202      	movs	r2, #2
 8008c22:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c24:	78fa      	ldrb	r2, [r7, #3]
 8008c26:	6879      	ldr	r1, [r7, #4]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	011b      	lsls	r3, r3, #4
 8008c2c:	1a9b      	subs	r3, r3, r2
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	440b      	add	r3, r1
 8008c32:	3326      	adds	r3, #38	@ 0x26
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c3a:	78fa      	ldrb	r2, [r7, #3]
 8008c3c:	6879      	ldr	r1, [r7, #4]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	011b      	lsls	r3, r3, #4
 8008c42:	1a9b      	subs	r3, r3, r2
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	440b      	add	r3, r1
 8008c48:	3326      	adds	r3, #38	@ 0x26
 8008c4a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	d159      	bne.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c50:	78fb      	ldrb	r3, [r7, #3]
 8008c52:	015a      	lsls	r2, r3, #5
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	4413      	add	r3, r2
 8008c58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c66:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c6e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	015a      	lsls	r2, r3, #5
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	4413      	add	r3, r2
 8008c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6013      	str	r3, [r2, #0]
 8008c82:	e03f      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008c84:	78fa      	ldrb	r2, [r7, #3]
 8008c86:	6879      	ldr	r1, [r7, #4]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	011b      	lsls	r3, r3, #4
 8008c8c:	1a9b      	subs	r3, r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	440b      	add	r3, r1
 8008c92:	334d      	adds	r3, #77	@ 0x4d
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	2b08      	cmp	r3, #8
 8008c98:	d126      	bne.n	8008ce8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c9a:	78fa      	ldrb	r2, [r7, #3]
 8008c9c:	6879      	ldr	r1, [r7, #4]
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	011b      	lsls	r3, r3, #4
 8008ca2:	1a9b      	subs	r3, r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	440b      	add	r3, r1
 8008ca8:	334d      	adds	r3, #77	@ 0x4d
 8008caa:	2202      	movs	r2, #2
 8008cac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008cae:	78fa      	ldrb	r2, [r7, #3]
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	011b      	lsls	r3, r3, #4
 8008cb6:	1a9b      	subs	r3, r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	3344      	adds	r3, #68	@ 0x44
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	1c59      	adds	r1, r3, #1
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	4613      	mov	r3, r2
 8008cc6:	011b      	lsls	r3, r3, #4
 8008cc8:	1a9b      	subs	r3, r3, r2
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	4403      	add	r3, r0
 8008cce:	3344      	adds	r3, #68	@ 0x44
 8008cd0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008cd2:	78fa      	ldrb	r2, [r7, #3]
 8008cd4:	6879      	ldr	r1, [r7, #4]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	011b      	lsls	r3, r3, #4
 8008cda:	1a9b      	subs	r3, r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	440b      	add	r3, r1
 8008ce0:	334c      	adds	r3, #76	@ 0x4c
 8008ce2:	2204      	movs	r2, #4
 8008ce4:	701a      	strb	r2, [r3, #0]
 8008ce6:	e00d      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008ce8:	78fa      	ldrb	r2, [r7, #3]
 8008cea:	6879      	ldr	r1, [r7, #4]
 8008cec:	4613      	mov	r3, r2
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	1a9b      	subs	r3, r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	440b      	add	r3, r1
 8008cf6:	334d      	adds	r3, #77	@ 0x4d
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	f000 8100 	beq.w	8008f00 <HCD_HC_IN_IRQHandler+0xcca>
 8008d00:	e000      	b.n	8008d04 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d02:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008d04:	78fa      	ldrb	r2, [r7, #3]
 8008d06:	6879      	ldr	r1, [r7, #4]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	011b      	lsls	r3, r3, #4
 8008d0c:	1a9b      	subs	r3, r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	440b      	add	r3, r1
 8008d12:	334c      	adds	r3, #76	@ 0x4c
 8008d14:	781a      	ldrb	r2, [r3, #0]
 8008d16:	78fb      	ldrb	r3, [r7, #3]
 8008d18:	4619      	mov	r1, r3
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f00e fda6 	bl	801786c <HAL_HCD_HC_NotifyURBChange_Callback>
 8008d20:	e0ef      	b.n	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	78fa      	ldrb	r2, [r7, #3]
 8008d28:	4611      	mov	r1, r2
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f008 fd27 	bl	801177e <USB_ReadChInterrupts>
 8008d30:	4603      	mov	r3, r0
 8008d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d36:	2b40      	cmp	r3, #64	@ 0x40
 8008d38:	d12f      	bne.n	8008d9a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008d3a:	78fb      	ldrb	r3, [r7, #3]
 8008d3c:	015a      	lsls	r2, r3, #5
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	4413      	add	r3, r2
 8008d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d46:	461a      	mov	r2, r3
 8008d48:	2340      	movs	r3, #64	@ 0x40
 8008d4a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008d4c:	78fa      	ldrb	r2, [r7, #3]
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	4613      	mov	r3, r2
 8008d52:	011b      	lsls	r3, r3, #4
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	334d      	adds	r3, #77	@ 0x4d
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008d60:	78fa      	ldrb	r2, [r7, #3]
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	4613      	mov	r3, r2
 8008d66:	011b      	lsls	r3, r3, #4
 8008d68:	1a9b      	subs	r3, r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	440b      	add	r3, r1
 8008d6e:	331a      	adds	r3, #26
 8008d70:	781b      	ldrb	r3, [r3, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d109      	bne.n	8008d8a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d76:	78fa      	ldrb	r2, [r7, #3]
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	011b      	lsls	r3, r3, #4
 8008d7e:	1a9b      	subs	r3, r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	3344      	adds	r3, #68	@ 0x44
 8008d86:	2200      	movs	r2, #0
 8008d88:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	78fa      	ldrb	r2, [r7, #3]
 8008d90:	4611      	mov	r1, r2
 8008d92:	4618      	mov	r0, r3
 8008d94:	f009 fa91 	bl	80122ba <USB_HC_Halt>
 8008d98:	e0b3      	b.n	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	78fa      	ldrb	r2, [r7, #3]
 8008da0:	4611      	mov	r1, r2
 8008da2:	4618      	mov	r0, r3
 8008da4:	f008 fceb 	bl	801177e <USB_ReadChInterrupts>
 8008da8:	4603      	mov	r3, r0
 8008daa:	f003 0310 	and.w	r3, r3, #16
 8008dae:	2b10      	cmp	r3, #16
 8008db0:	f040 80a7 	bne.w	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008db4:	78fa      	ldrb	r2, [r7, #3]
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	4613      	mov	r3, r2
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	1a9b      	subs	r3, r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	440b      	add	r3, r1
 8008dc2:	3326      	adds	r3, #38	@ 0x26
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d11b      	bne.n	8008e02 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008dca:	78fa      	ldrb	r2, [r7, #3]
 8008dcc:	6879      	ldr	r1, [r7, #4]
 8008dce:	4613      	mov	r3, r2
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	1a9b      	subs	r3, r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	440b      	add	r3, r1
 8008dd8:	3344      	adds	r3, #68	@ 0x44
 8008dda:	2200      	movs	r2, #0
 8008ddc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008dde:	78fa      	ldrb	r2, [r7, #3]
 8008de0:	6879      	ldr	r1, [r7, #4]
 8008de2:	4613      	mov	r3, r2
 8008de4:	011b      	lsls	r3, r3, #4
 8008de6:	1a9b      	subs	r3, r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	440b      	add	r3, r1
 8008dec:	334d      	adds	r3, #77	@ 0x4d
 8008dee:	2204      	movs	r2, #4
 8008df0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	78fa      	ldrb	r2, [r7, #3]
 8008df8:	4611      	mov	r1, r2
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f009 fa5d 	bl	80122ba <USB_HC_Halt>
 8008e00:	e03f      	b.n	8008e82 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e02:	78fa      	ldrb	r2, [r7, #3]
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	4613      	mov	r3, r2
 8008e08:	011b      	lsls	r3, r3, #4
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	440b      	add	r3, r1
 8008e10:	3326      	adds	r3, #38	@ 0x26
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00a      	beq.n	8008e2e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e18:	78fa      	ldrb	r2, [r7, #3]
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	011b      	lsls	r3, r3, #4
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	440b      	add	r3, r1
 8008e26:	3326      	adds	r3, #38	@ 0x26
 8008e28:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d129      	bne.n	8008e82 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008e2e:	78fa      	ldrb	r2, [r7, #3]
 8008e30:	6879      	ldr	r1, [r7, #4]
 8008e32:	4613      	mov	r3, r2
 8008e34:	011b      	lsls	r3, r3, #4
 8008e36:	1a9b      	subs	r3, r3, r2
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	440b      	add	r3, r1
 8008e3c:	3344      	adds	r3, #68	@ 0x44
 8008e3e:	2200      	movs	r2, #0
 8008e40:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	799b      	ldrb	r3, [r3, #6]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00a      	beq.n	8008e60 <HCD_HC_IN_IRQHandler+0xc2a>
 8008e4a:	78fa      	ldrb	r2, [r7, #3]
 8008e4c:	6879      	ldr	r1, [r7, #4]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	011b      	lsls	r3, r3, #4
 8008e52:	1a9b      	subs	r3, r3, r2
 8008e54:	009b      	lsls	r3, r3, #2
 8008e56:	440b      	add	r3, r1
 8008e58:	331b      	adds	r3, #27
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d110      	bne.n	8008e82 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008e60:	78fa      	ldrb	r2, [r7, #3]
 8008e62:	6879      	ldr	r1, [r7, #4]
 8008e64:	4613      	mov	r3, r2
 8008e66:	011b      	lsls	r3, r3, #4
 8008e68:	1a9b      	subs	r3, r3, r2
 8008e6a:	009b      	lsls	r3, r3, #2
 8008e6c:	440b      	add	r3, r1
 8008e6e:	334d      	adds	r3, #77	@ 0x4d
 8008e70:	2204      	movs	r2, #4
 8008e72:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	78fa      	ldrb	r2, [r7, #3]
 8008e7a:	4611      	mov	r1, r2
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f009 fa1c 	bl	80122ba <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008e82:	78fa      	ldrb	r2, [r7, #3]
 8008e84:	6879      	ldr	r1, [r7, #4]
 8008e86:	4613      	mov	r3, r2
 8008e88:	011b      	lsls	r3, r3, #4
 8008e8a:	1a9b      	subs	r3, r3, r2
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	440b      	add	r3, r1
 8008e90:	331b      	adds	r3, #27
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d129      	bne.n	8008eec <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008e98:	78fa      	ldrb	r2, [r7, #3]
 8008e9a:	6879      	ldr	r1, [r7, #4]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	011b      	lsls	r3, r3, #4
 8008ea0:	1a9b      	subs	r3, r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	440b      	add	r3, r1
 8008ea6:	331b      	adds	r3, #27
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008eac:	78fb      	ldrb	r3, [r7, #3]
 8008eae:	015a      	lsls	r2, r3, #5
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	0151      	lsls	r1, r2, #5
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	440a      	add	r2, r1
 8008ec2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008eca:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008ecc:	78fb      	ldrb	r3, [r7, #3]
 8008ece:	015a      	lsls	r2, r3, #5
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	78fa      	ldrb	r2, [r7, #3]
 8008edc:	0151      	lsls	r1, r2, #5
 8008ede:	693a      	ldr	r2, [r7, #16]
 8008ee0:	440a      	add	r2, r1
 8008ee2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ee6:	f043 0320 	orr.w	r3, r3, #32
 8008eea:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008eec:	78fb      	ldrb	r3, [r7, #3]
 8008eee:	015a      	lsls	r2, r3, #5
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	4413      	add	r3, r2
 8008ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ef8:	461a      	mov	r2, r3
 8008efa:	2310      	movs	r3, #16
 8008efc:	6093      	str	r3, [r2, #8]
 8008efe:	e000      	b.n	8008f02 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008f00:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008f02:	3718      	adds	r7, #24
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b086      	sub	sp, #24
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
 8008f10:	460b      	mov	r3, r1
 8008f12:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	78fa      	ldrb	r2, [r7, #3]
 8008f24:	4611      	mov	r1, r2
 8008f26:	4618      	mov	r0, r3
 8008f28:	f008 fc29 	bl	801177e <USB_ReadChInterrupts>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	f003 0304 	and.w	r3, r3, #4
 8008f32:	2b04      	cmp	r3, #4
 8008f34:	d11b      	bne.n	8008f6e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008f36:	78fb      	ldrb	r3, [r7, #3]
 8008f38:	015a      	lsls	r2, r3, #5
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f42:	461a      	mov	r2, r3
 8008f44:	2304      	movs	r3, #4
 8008f46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008f48:	78fa      	ldrb	r2, [r7, #3]
 8008f4a:	6879      	ldr	r1, [r7, #4]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	011b      	lsls	r3, r3, #4
 8008f50:	1a9b      	subs	r3, r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	334d      	adds	r3, #77	@ 0x4d
 8008f58:	2207      	movs	r2, #7
 8008f5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	4611      	mov	r1, r2
 8008f64:	4618      	mov	r0, r3
 8008f66:	f009 f9a8 	bl	80122ba <USB_HC_Halt>
 8008f6a:	f000 bc89 	b.w	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	78fa      	ldrb	r2, [r7, #3]
 8008f74:	4611      	mov	r1, r2
 8008f76:	4618      	mov	r0, r3
 8008f78:	f008 fc01 	bl	801177e <USB_ReadChInterrupts>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	f003 0320 	and.w	r3, r3, #32
 8008f82:	2b20      	cmp	r3, #32
 8008f84:	f040 8082 	bne.w	800908c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008f88:	78fb      	ldrb	r3, [r7, #3]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f94:	461a      	mov	r2, r3
 8008f96:	2320      	movs	r3, #32
 8008f98:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008f9a:	78fa      	ldrb	r2, [r7, #3]
 8008f9c:	6879      	ldr	r1, [r7, #4]
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	011b      	lsls	r3, r3, #4
 8008fa2:	1a9b      	subs	r3, r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	440b      	add	r3, r1
 8008fa8:	3319      	adds	r3, #25
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d124      	bne.n	8008ffa <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008fb0:	78fa      	ldrb	r2, [r7, #3]
 8008fb2:	6879      	ldr	r1, [r7, #4]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	011b      	lsls	r3, r3, #4
 8008fb8:	1a9b      	subs	r3, r3, r2
 8008fba:	009b      	lsls	r3, r3, #2
 8008fbc:	440b      	add	r3, r1
 8008fbe:	3319      	adds	r3, #25
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fc4:	78fa      	ldrb	r2, [r7, #3]
 8008fc6:	6879      	ldr	r1, [r7, #4]
 8008fc8:	4613      	mov	r3, r2
 8008fca:	011b      	lsls	r3, r3, #4
 8008fcc:	1a9b      	subs	r3, r3, r2
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	440b      	add	r3, r1
 8008fd2:	334c      	adds	r3, #76	@ 0x4c
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	334d      	adds	r3, #77	@ 0x4d
 8008fe8:	2203      	movs	r2, #3
 8008fea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	78fa      	ldrb	r2, [r7, #3]
 8008ff2:	4611      	mov	r1, r2
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f009 f960 	bl	80122ba <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008ffa:	78fa      	ldrb	r2, [r7, #3]
 8008ffc:	6879      	ldr	r1, [r7, #4]
 8008ffe:	4613      	mov	r3, r2
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	1a9b      	subs	r3, r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	440b      	add	r3, r1
 8009008:	331a      	adds	r3, #26
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	2b01      	cmp	r3, #1
 800900e:	f040 8437 	bne.w	8009880 <HCD_HC_OUT_IRQHandler+0x978>
 8009012:	78fa      	ldrb	r2, [r7, #3]
 8009014:	6879      	ldr	r1, [r7, #4]
 8009016:	4613      	mov	r3, r2
 8009018:	011b      	lsls	r3, r3, #4
 800901a:	1a9b      	subs	r3, r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	440b      	add	r3, r1
 8009020:	331b      	adds	r3, #27
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	f040 842b 	bne.w	8009880 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	4613      	mov	r3, r2
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	1a9b      	subs	r3, r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	440b      	add	r3, r1
 8009038:	3326      	adds	r3, #38	@ 0x26
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d009      	beq.n	8009054 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009040:	78fa      	ldrb	r2, [r7, #3]
 8009042:	6879      	ldr	r1, [r7, #4]
 8009044:	4613      	mov	r3, r2
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	1a9b      	subs	r3, r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	440b      	add	r3, r1
 800904e:	331b      	adds	r3, #27
 8009050:	2201      	movs	r2, #1
 8009052:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009054:	78fa      	ldrb	r2, [r7, #3]
 8009056:	6879      	ldr	r1, [r7, #4]
 8009058:	4613      	mov	r3, r2
 800905a:	011b      	lsls	r3, r3, #4
 800905c:	1a9b      	subs	r3, r3, r2
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	440b      	add	r3, r1
 8009062:	334d      	adds	r3, #77	@ 0x4d
 8009064:	2203      	movs	r2, #3
 8009066:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	78fa      	ldrb	r2, [r7, #3]
 800906e:	4611      	mov	r1, r2
 8009070:	4618      	mov	r0, r3
 8009072:	f009 f922 	bl	80122ba <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8009076:	78fa      	ldrb	r2, [r7, #3]
 8009078:	6879      	ldr	r1, [r7, #4]
 800907a:	4613      	mov	r3, r2
 800907c:	011b      	lsls	r3, r3, #4
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	440b      	add	r3, r1
 8009084:	3344      	adds	r3, #68	@ 0x44
 8009086:	2200      	movs	r2, #0
 8009088:	601a      	str	r2, [r3, #0]
 800908a:	e3f9      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	78fa      	ldrb	r2, [r7, #3]
 8009092:	4611      	mov	r1, r2
 8009094:	4618      	mov	r0, r3
 8009096:	f008 fb72 	bl	801177e <USB_ReadChInterrupts>
 800909a:	4603      	mov	r3, r0
 800909c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a4:	d111      	bne.n	80090ca <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80090a6:	78fb      	ldrb	r3, [r7, #3]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090b2:	461a      	mov	r2, r3
 80090b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090b8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	78fa      	ldrb	r2, [r7, #3]
 80090c0:	4611      	mov	r1, r2
 80090c2:	4618      	mov	r0, r3
 80090c4:	f009 f8f9 	bl	80122ba <USB_HC_Halt>
 80090c8:	e3da      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	78fa      	ldrb	r2, [r7, #3]
 80090d0:	4611      	mov	r1, r2
 80090d2:	4618      	mov	r0, r3
 80090d4:	f008 fb53 	bl	801177e <USB_ReadChInterrupts>
 80090d8:	4603      	mov	r3, r0
 80090da:	f003 0301 	and.w	r3, r3, #1
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d168      	bne.n	80091b4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80090e2:	78fa      	ldrb	r2, [r7, #3]
 80090e4:	6879      	ldr	r1, [r7, #4]
 80090e6:	4613      	mov	r3, r2
 80090e8:	011b      	lsls	r3, r3, #4
 80090ea:	1a9b      	subs	r3, r3, r2
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	440b      	add	r3, r1
 80090f0:	3344      	adds	r3, #68	@ 0x44
 80090f2:	2200      	movs	r2, #0
 80090f4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	78fa      	ldrb	r2, [r7, #3]
 80090fc:	4611      	mov	r1, r2
 80090fe:	4618      	mov	r0, r3
 8009100:	f008 fb3d 	bl	801177e <USB_ReadChInterrupts>
 8009104:	4603      	mov	r3, r0
 8009106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800910a:	2b40      	cmp	r3, #64	@ 0x40
 800910c:	d112      	bne.n	8009134 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800910e:	78fa      	ldrb	r2, [r7, #3]
 8009110:	6879      	ldr	r1, [r7, #4]
 8009112:	4613      	mov	r3, r2
 8009114:	011b      	lsls	r3, r3, #4
 8009116:	1a9b      	subs	r3, r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	440b      	add	r3, r1
 800911c:	3319      	adds	r3, #25
 800911e:	2201      	movs	r2, #1
 8009120:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009122:	78fb      	ldrb	r3, [r7, #3]
 8009124:	015a      	lsls	r2, r3, #5
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	4413      	add	r3, r2
 800912a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800912e:	461a      	mov	r2, r3
 8009130:	2340      	movs	r3, #64	@ 0x40
 8009132:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009134:	78fa      	ldrb	r2, [r7, #3]
 8009136:	6879      	ldr	r1, [r7, #4]
 8009138:	4613      	mov	r3, r2
 800913a:	011b      	lsls	r3, r3, #4
 800913c:	1a9b      	subs	r3, r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	440b      	add	r3, r1
 8009142:	331b      	adds	r3, #27
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d019      	beq.n	800917e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800914a:	78fa      	ldrb	r2, [r7, #3]
 800914c:	6879      	ldr	r1, [r7, #4]
 800914e:	4613      	mov	r3, r2
 8009150:	011b      	lsls	r3, r3, #4
 8009152:	1a9b      	subs	r3, r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	440b      	add	r3, r1
 8009158:	331b      	adds	r3, #27
 800915a:	2200      	movs	r2, #0
 800915c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800915e:	78fb      	ldrb	r3, [r7, #3]
 8009160:	015a      	lsls	r2, r3, #5
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	4413      	add	r3, r2
 8009166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	78fa      	ldrb	r2, [r7, #3]
 800916e:	0151      	lsls	r1, r2, #5
 8009170:	693a      	ldr	r2, [r7, #16]
 8009172:	440a      	add	r2, r1
 8009174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009178:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800917c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800917e:	78fb      	ldrb	r3, [r7, #3]
 8009180:	015a      	lsls	r2, r3, #5
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	4413      	add	r3, r2
 8009186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800918a:	461a      	mov	r2, r3
 800918c:	2301      	movs	r3, #1
 800918e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009190:	78fa      	ldrb	r2, [r7, #3]
 8009192:	6879      	ldr	r1, [r7, #4]
 8009194:	4613      	mov	r3, r2
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	1a9b      	subs	r3, r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	440b      	add	r3, r1
 800919e:	334d      	adds	r3, #77	@ 0x4d
 80091a0:	2201      	movs	r2, #1
 80091a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	78fa      	ldrb	r2, [r7, #3]
 80091aa:	4611      	mov	r1, r2
 80091ac:	4618      	mov	r0, r3
 80091ae:	f009 f884 	bl	80122ba <USB_HC_Halt>
 80091b2:	e365      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	78fa      	ldrb	r2, [r7, #3]
 80091ba:	4611      	mov	r1, r2
 80091bc:	4618      	mov	r0, r3
 80091be:	f008 fade 	bl	801177e <USB_ReadChInterrupts>
 80091c2:	4603      	mov	r3, r0
 80091c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091c8:	2b40      	cmp	r3, #64	@ 0x40
 80091ca:	d139      	bne.n	8009240 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80091cc:	78fa      	ldrb	r2, [r7, #3]
 80091ce:	6879      	ldr	r1, [r7, #4]
 80091d0:	4613      	mov	r3, r2
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	1a9b      	subs	r3, r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	440b      	add	r3, r1
 80091da:	334d      	adds	r3, #77	@ 0x4d
 80091dc:	2205      	movs	r2, #5
 80091de:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80091e0:	78fa      	ldrb	r2, [r7, #3]
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	4613      	mov	r3, r2
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	1a9b      	subs	r3, r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	331a      	adds	r3, #26
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d109      	bne.n	800920a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80091f6:	78fa      	ldrb	r2, [r7, #3]
 80091f8:	6879      	ldr	r1, [r7, #4]
 80091fa:	4613      	mov	r3, r2
 80091fc:	011b      	lsls	r3, r3, #4
 80091fe:	1a9b      	subs	r3, r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	440b      	add	r3, r1
 8009204:	3319      	adds	r3, #25
 8009206:	2201      	movs	r2, #1
 8009208:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800920a:	78fa      	ldrb	r2, [r7, #3]
 800920c:	6879      	ldr	r1, [r7, #4]
 800920e:	4613      	mov	r3, r2
 8009210:	011b      	lsls	r3, r3, #4
 8009212:	1a9b      	subs	r3, r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	440b      	add	r3, r1
 8009218:	3344      	adds	r3, #68	@ 0x44
 800921a:	2200      	movs	r2, #0
 800921c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	78fa      	ldrb	r2, [r7, #3]
 8009224:	4611      	mov	r1, r2
 8009226:	4618      	mov	r0, r3
 8009228:	f009 f847 	bl	80122ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	4413      	add	r3, r2
 8009234:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009238:	461a      	mov	r2, r3
 800923a:	2340      	movs	r3, #64	@ 0x40
 800923c:	6093      	str	r3, [r2, #8]
 800923e:	e31f      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	78fa      	ldrb	r2, [r7, #3]
 8009246:	4611      	mov	r1, r2
 8009248:	4618      	mov	r0, r3
 800924a:	f008 fa98 	bl	801177e <USB_ReadChInterrupts>
 800924e:	4603      	mov	r3, r0
 8009250:	f003 0308 	and.w	r3, r3, #8
 8009254:	2b08      	cmp	r3, #8
 8009256:	d11a      	bne.n	800928e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009258:	78fb      	ldrb	r3, [r7, #3]
 800925a:	015a      	lsls	r2, r3, #5
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	4413      	add	r3, r2
 8009260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009264:	461a      	mov	r2, r3
 8009266:	2308      	movs	r3, #8
 8009268:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800926a:	78fa      	ldrb	r2, [r7, #3]
 800926c:	6879      	ldr	r1, [r7, #4]
 800926e:	4613      	mov	r3, r2
 8009270:	011b      	lsls	r3, r3, #4
 8009272:	1a9b      	subs	r3, r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	440b      	add	r3, r1
 8009278:	334d      	adds	r3, #77	@ 0x4d
 800927a:	2206      	movs	r2, #6
 800927c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f009 f817 	bl	80122ba <USB_HC_Halt>
 800928c:	e2f8      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	78fa      	ldrb	r2, [r7, #3]
 8009294:	4611      	mov	r1, r2
 8009296:	4618      	mov	r0, r3
 8009298:	f008 fa71 	bl	801177e <USB_ReadChInterrupts>
 800929c:	4603      	mov	r3, r0
 800929e:	f003 0310 	and.w	r3, r3, #16
 80092a2:	2b10      	cmp	r3, #16
 80092a4:	d144      	bne.n	8009330 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80092a6:	78fa      	ldrb	r2, [r7, #3]
 80092a8:	6879      	ldr	r1, [r7, #4]
 80092aa:	4613      	mov	r3, r2
 80092ac:	011b      	lsls	r3, r3, #4
 80092ae:	1a9b      	subs	r3, r3, r2
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	440b      	add	r3, r1
 80092b4:	3344      	adds	r3, #68	@ 0x44
 80092b6:	2200      	movs	r2, #0
 80092b8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80092ba:	78fa      	ldrb	r2, [r7, #3]
 80092bc:	6879      	ldr	r1, [r7, #4]
 80092be:	4613      	mov	r3, r2
 80092c0:	011b      	lsls	r3, r3, #4
 80092c2:	1a9b      	subs	r3, r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	440b      	add	r3, r1
 80092c8:	334d      	adds	r3, #77	@ 0x4d
 80092ca:	2204      	movs	r2, #4
 80092cc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80092ce:	78fa      	ldrb	r2, [r7, #3]
 80092d0:	6879      	ldr	r1, [r7, #4]
 80092d2:	4613      	mov	r3, r2
 80092d4:	011b      	lsls	r3, r3, #4
 80092d6:	1a9b      	subs	r3, r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	440b      	add	r3, r1
 80092dc:	3319      	adds	r3, #25
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d114      	bne.n	800930e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80092e4:	78fa      	ldrb	r2, [r7, #3]
 80092e6:	6879      	ldr	r1, [r7, #4]
 80092e8:	4613      	mov	r3, r2
 80092ea:	011b      	lsls	r3, r3, #4
 80092ec:	1a9b      	subs	r3, r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	440b      	add	r3, r1
 80092f2:	3318      	adds	r3, #24
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d109      	bne.n	800930e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80092fa:	78fa      	ldrb	r2, [r7, #3]
 80092fc:	6879      	ldr	r1, [r7, #4]
 80092fe:	4613      	mov	r3, r2
 8009300:	011b      	lsls	r3, r3, #4
 8009302:	1a9b      	subs	r3, r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	440b      	add	r3, r1
 8009308:	3319      	adds	r3, #25
 800930a:	2201      	movs	r2, #1
 800930c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	78fa      	ldrb	r2, [r7, #3]
 8009314:	4611      	mov	r1, r2
 8009316:	4618      	mov	r0, r3
 8009318:	f008 ffcf 	bl	80122ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800931c:	78fb      	ldrb	r3, [r7, #3]
 800931e:	015a      	lsls	r2, r3, #5
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	4413      	add	r3, r2
 8009324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009328:	461a      	mov	r2, r3
 800932a:	2310      	movs	r3, #16
 800932c:	6093      	str	r3, [r2, #8]
 800932e:	e2a7      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	78fa      	ldrb	r2, [r7, #3]
 8009336:	4611      	mov	r1, r2
 8009338:	4618      	mov	r0, r3
 800933a:	f008 fa20 	bl	801177e <USB_ReadChInterrupts>
 800933e:	4603      	mov	r3, r0
 8009340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009344:	2b80      	cmp	r3, #128	@ 0x80
 8009346:	f040 8083 	bne.w	8009450 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	799b      	ldrb	r3, [r3, #6]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d111      	bne.n	8009376 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009352:	78fa      	ldrb	r2, [r7, #3]
 8009354:	6879      	ldr	r1, [r7, #4]
 8009356:	4613      	mov	r3, r2
 8009358:	011b      	lsls	r3, r3, #4
 800935a:	1a9b      	subs	r3, r3, r2
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	440b      	add	r3, r1
 8009360:	334d      	adds	r3, #77	@ 0x4d
 8009362:	2207      	movs	r2, #7
 8009364:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	78fa      	ldrb	r2, [r7, #3]
 800936c:	4611      	mov	r1, r2
 800936e:	4618      	mov	r0, r3
 8009370:	f008 ffa3 	bl	80122ba <USB_HC_Halt>
 8009374:	e062      	b.n	800943c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009376:	78fa      	ldrb	r2, [r7, #3]
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	011b      	lsls	r3, r3, #4
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	440b      	add	r3, r1
 8009384:	3344      	adds	r3, #68	@ 0x44
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	1c59      	adds	r1, r3, #1
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	4613      	mov	r3, r2
 800938e:	011b      	lsls	r3, r3, #4
 8009390:	1a9b      	subs	r3, r3, r2
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	4403      	add	r3, r0
 8009396:	3344      	adds	r3, #68	@ 0x44
 8009398:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800939a:	78fa      	ldrb	r2, [r7, #3]
 800939c:	6879      	ldr	r1, [r7, #4]
 800939e:	4613      	mov	r3, r2
 80093a0:	011b      	lsls	r3, r3, #4
 80093a2:	1a9b      	subs	r3, r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	440b      	add	r3, r1
 80093a8:	3344      	adds	r3, #68	@ 0x44
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d922      	bls.n	80093f6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80093b0:	78fa      	ldrb	r2, [r7, #3]
 80093b2:	6879      	ldr	r1, [r7, #4]
 80093b4:	4613      	mov	r3, r2
 80093b6:	011b      	lsls	r3, r3, #4
 80093b8:	1a9b      	subs	r3, r3, r2
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	440b      	add	r3, r1
 80093be:	3344      	adds	r3, #68	@ 0x44
 80093c0:	2200      	movs	r2, #0
 80093c2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80093c4:	78fa      	ldrb	r2, [r7, #3]
 80093c6:	6879      	ldr	r1, [r7, #4]
 80093c8:	4613      	mov	r3, r2
 80093ca:	011b      	lsls	r3, r3, #4
 80093cc:	1a9b      	subs	r3, r3, r2
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	440b      	add	r3, r1
 80093d2:	334c      	adds	r3, #76	@ 0x4c
 80093d4:	2204      	movs	r2, #4
 80093d6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80093d8:	78fa      	ldrb	r2, [r7, #3]
 80093da:	6879      	ldr	r1, [r7, #4]
 80093dc:	4613      	mov	r3, r2
 80093de:	011b      	lsls	r3, r3, #4
 80093e0:	1a9b      	subs	r3, r3, r2
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	440b      	add	r3, r1
 80093e6:	334c      	adds	r3, #76	@ 0x4c
 80093e8:	781a      	ldrb	r2, [r3, #0]
 80093ea:	78fb      	ldrb	r3, [r7, #3]
 80093ec:	4619      	mov	r1, r3
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f00e fa3c 	bl	801786c <HAL_HCD_HC_NotifyURBChange_Callback>
 80093f4:	e022      	b.n	800943c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093f6:	78fa      	ldrb	r2, [r7, #3]
 80093f8:	6879      	ldr	r1, [r7, #4]
 80093fa:	4613      	mov	r3, r2
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	1a9b      	subs	r3, r3, r2
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	440b      	add	r3, r1
 8009404:	334c      	adds	r3, #76	@ 0x4c
 8009406:	2202      	movs	r2, #2
 8009408:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800940a:	78fb      	ldrb	r3, [r7, #3]
 800940c:	015a      	lsls	r2, r3, #5
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	4413      	add	r3, r2
 8009412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009420:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009428:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800942a:	78fb      	ldrb	r3, [r7, #3]
 800942c:	015a      	lsls	r2, r3, #5
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	4413      	add	r3, r2
 8009432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009436:	461a      	mov	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800943c:	78fb      	ldrb	r3, [r7, #3]
 800943e:	015a      	lsls	r2, r3, #5
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	4413      	add	r3, r2
 8009444:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009448:	461a      	mov	r2, r3
 800944a:	2380      	movs	r3, #128	@ 0x80
 800944c:	6093      	str	r3, [r2, #8]
 800944e:	e217      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	78fa      	ldrb	r2, [r7, #3]
 8009456:	4611      	mov	r1, r2
 8009458:	4618      	mov	r0, r3
 800945a:	f008 f990 	bl	801177e <USB_ReadChInterrupts>
 800945e:	4603      	mov	r3, r0
 8009460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009468:	d11b      	bne.n	80094a2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800946a:	78fa      	ldrb	r2, [r7, #3]
 800946c:	6879      	ldr	r1, [r7, #4]
 800946e:	4613      	mov	r3, r2
 8009470:	011b      	lsls	r3, r3, #4
 8009472:	1a9b      	subs	r3, r3, r2
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	440b      	add	r3, r1
 8009478:	334d      	adds	r3, #77	@ 0x4d
 800947a:	2209      	movs	r2, #9
 800947c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	78fa      	ldrb	r2, [r7, #3]
 8009484:	4611      	mov	r1, r2
 8009486:	4618      	mov	r0, r3
 8009488:	f008 ff17 	bl	80122ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800948c:	78fb      	ldrb	r3, [r7, #3]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	4413      	add	r3, r2
 8009494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009498:	461a      	mov	r2, r3
 800949a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800949e:	6093      	str	r3, [r2, #8]
 80094a0:	e1ee      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	4611      	mov	r1, r2
 80094aa:	4618      	mov	r0, r3
 80094ac:	f008 f967 	bl	801177e <USB_ReadChInterrupts>
 80094b0:	4603      	mov	r3, r0
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	f040 81df 	bne.w	800987a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80094bc:	78fb      	ldrb	r3, [r7, #3]
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094c8:	461a      	mov	r2, r3
 80094ca:	2302      	movs	r3, #2
 80094cc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80094ce:	78fa      	ldrb	r2, [r7, #3]
 80094d0:	6879      	ldr	r1, [r7, #4]
 80094d2:	4613      	mov	r3, r2
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	1a9b      	subs	r3, r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	440b      	add	r3, r1
 80094dc:	334d      	adds	r3, #77	@ 0x4d
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	f040 8093 	bne.w	800960c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80094e6:	78fa      	ldrb	r2, [r7, #3]
 80094e8:	6879      	ldr	r1, [r7, #4]
 80094ea:	4613      	mov	r3, r2
 80094ec:	011b      	lsls	r3, r3, #4
 80094ee:	1a9b      	subs	r3, r3, r2
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	440b      	add	r3, r1
 80094f4:	334d      	adds	r3, #77	@ 0x4d
 80094f6:	2202      	movs	r2, #2
 80094f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80094fa:	78fa      	ldrb	r2, [r7, #3]
 80094fc:	6879      	ldr	r1, [r7, #4]
 80094fe:	4613      	mov	r3, r2
 8009500:	011b      	lsls	r3, r3, #4
 8009502:	1a9b      	subs	r3, r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	440b      	add	r3, r1
 8009508:	334c      	adds	r3, #76	@ 0x4c
 800950a:	2201      	movs	r2, #1
 800950c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800950e:	78fa      	ldrb	r2, [r7, #3]
 8009510:	6879      	ldr	r1, [r7, #4]
 8009512:	4613      	mov	r3, r2
 8009514:	011b      	lsls	r3, r3, #4
 8009516:	1a9b      	subs	r3, r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	440b      	add	r3, r1
 800951c:	3326      	adds	r3, #38	@ 0x26
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	2b02      	cmp	r3, #2
 8009522:	d00b      	beq.n	800953c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009524:	78fa      	ldrb	r2, [r7, #3]
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	4613      	mov	r3, r2
 800952a:	011b      	lsls	r3, r3, #4
 800952c:	1a9b      	subs	r3, r3, r2
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	440b      	add	r3, r1
 8009532:	3326      	adds	r3, #38	@ 0x26
 8009534:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009536:	2b03      	cmp	r3, #3
 8009538:	f040 8190 	bne.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	799b      	ldrb	r3, [r3, #6]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d115      	bne.n	8009570 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009544:	78fa      	ldrb	r2, [r7, #3]
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	4613      	mov	r3, r2
 800954a:	011b      	lsls	r3, r3, #4
 800954c:	1a9b      	subs	r3, r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	440b      	add	r3, r1
 8009552:	333d      	adds	r3, #61	@ 0x3d
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	78fa      	ldrb	r2, [r7, #3]
 8009558:	f083 0301 	eor.w	r3, r3, #1
 800955c:	b2d8      	uxtb	r0, r3
 800955e:	6879      	ldr	r1, [r7, #4]
 8009560:	4613      	mov	r3, r2
 8009562:	011b      	lsls	r3, r3, #4
 8009564:	1a9b      	subs	r3, r3, r2
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	440b      	add	r3, r1
 800956a:	333d      	adds	r3, #61	@ 0x3d
 800956c:	4602      	mov	r2, r0
 800956e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	799b      	ldrb	r3, [r3, #6]
 8009574:	2b01      	cmp	r3, #1
 8009576:	f040 8171 	bne.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
 800957a:	78fa      	ldrb	r2, [r7, #3]
 800957c:	6879      	ldr	r1, [r7, #4]
 800957e:	4613      	mov	r3, r2
 8009580:	011b      	lsls	r3, r3, #4
 8009582:	1a9b      	subs	r3, r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	440b      	add	r3, r1
 8009588:	3334      	adds	r3, #52	@ 0x34
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	f000 8165 	beq.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009592:	78fa      	ldrb	r2, [r7, #3]
 8009594:	6879      	ldr	r1, [r7, #4]
 8009596:	4613      	mov	r3, r2
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	1a9b      	subs	r3, r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	440b      	add	r3, r1
 80095a0:	3334      	adds	r3, #52	@ 0x34
 80095a2:	6819      	ldr	r1, [r3, #0]
 80095a4:	78fa      	ldrb	r2, [r7, #3]
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	4613      	mov	r3, r2
 80095aa:	011b      	lsls	r3, r3, #4
 80095ac:	1a9b      	subs	r3, r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4403      	add	r3, r0
 80095b2:	3328      	adds	r3, #40	@ 0x28
 80095b4:	881b      	ldrh	r3, [r3, #0]
 80095b6:	440b      	add	r3, r1
 80095b8:	1e59      	subs	r1, r3, #1
 80095ba:	78fa      	ldrb	r2, [r7, #3]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	4613      	mov	r3, r2
 80095c0:	011b      	lsls	r3, r3, #4
 80095c2:	1a9b      	subs	r3, r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4403      	add	r3, r0
 80095c8:	3328      	adds	r3, #40	@ 0x28
 80095ca:	881b      	ldrh	r3, [r3, #0]
 80095cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80095d0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	f003 0301 	and.w	r3, r3, #1
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 813f 	beq.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80095de:	78fa      	ldrb	r2, [r7, #3]
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	4613      	mov	r3, r2
 80095e4:	011b      	lsls	r3, r3, #4
 80095e6:	1a9b      	subs	r3, r3, r2
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	440b      	add	r3, r1
 80095ec:	333d      	adds	r3, #61	@ 0x3d
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	78fa      	ldrb	r2, [r7, #3]
 80095f2:	f083 0301 	eor.w	r3, r3, #1
 80095f6:	b2d8      	uxtb	r0, r3
 80095f8:	6879      	ldr	r1, [r7, #4]
 80095fa:	4613      	mov	r3, r2
 80095fc:	011b      	lsls	r3, r3, #4
 80095fe:	1a9b      	subs	r3, r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	440b      	add	r3, r1
 8009604:	333d      	adds	r3, #61	@ 0x3d
 8009606:	4602      	mov	r2, r0
 8009608:	701a      	strb	r2, [r3, #0]
 800960a:	e127      	b.n	800985c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800960c:	78fa      	ldrb	r2, [r7, #3]
 800960e:	6879      	ldr	r1, [r7, #4]
 8009610:	4613      	mov	r3, r2
 8009612:	011b      	lsls	r3, r3, #4
 8009614:	1a9b      	subs	r3, r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	440b      	add	r3, r1
 800961a:	334d      	adds	r3, #77	@ 0x4d
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	2b03      	cmp	r3, #3
 8009620:	d120      	bne.n	8009664 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009622:	78fa      	ldrb	r2, [r7, #3]
 8009624:	6879      	ldr	r1, [r7, #4]
 8009626:	4613      	mov	r3, r2
 8009628:	011b      	lsls	r3, r3, #4
 800962a:	1a9b      	subs	r3, r3, r2
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	440b      	add	r3, r1
 8009630:	334d      	adds	r3, #77	@ 0x4d
 8009632:	2202      	movs	r2, #2
 8009634:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009636:	78fa      	ldrb	r2, [r7, #3]
 8009638:	6879      	ldr	r1, [r7, #4]
 800963a:	4613      	mov	r3, r2
 800963c:	011b      	lsls	r3, r3, #4
 800963e:	1a9b      	subs	r3, r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	440b      	add	r3, r1
 8009644:	331b      	adds	r3, #27
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	2b01      	cmp	r3, #1
 800964a:	f040 8107 	bne.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800964e:	78fa      	ldrb	r2, [r7, #3]
 8009650:	6879      	ldr	r1, [r7, #4]
 8009652:	4613      	mov	r3, r2
 8009654:	011b      	lsls	r3, r3, #4
 8009656:	1a9b      	subs	r3, r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	440b      	add	r3, r1
 800965c:	334c      	adds	r3, #76	@ 0x4c
 800965e:	2202      	movs	r2, #2
 8009660:	701a      	strb	r2, [r3, #0]
 8009662:	e0fb      	b.n	800985c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	6879      	ldr	r1, [r7, #4]
 8009668:	4613      	mov	r3, r2
 800966a:	011b      	lsls	r3, r3, #4
 800966c:	1a9b      	subs	r3, r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	440b      	add	r3, r1
 8009672:	334d      	adds	r3, #77	@ 0x4d
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	2b04      	cmp	r3, #4
 8009678:	d13a      	bne.n	80096f0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800967a:	78fa      	ldrb	r2, [r7, #3]
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	4613      	mov	r3, r2
 8009680:	011b      	lsls	r3, r3, #4
 8009682:	1a9b      	subs	r3, r3, r2
 8009684:	009b      	lsls	r3, r3, #2
 8009686:	440b      	add	r3, r1
 8009688:	334d      	adds	r3, #77	@ 0x4d
 800968a:	2202      	movs	r2, #2
 800968c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800968e:	78fa      	ldrb	r2, [r7, #3]
 8009690:	6879      	ldr	r1, [r7, #4]
 8009692:	4613      	mov	r3, r2
 8009694:	011b      	lsls	r3, r3, #4
 8009696:	1a9b      	subs	r3, r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	440b      	add	r3, r1
 800969c:	334c      	adds	r3, #76	@ 0x4c
 800969e:	2202      	movs	r2, #2
 80096a0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80096a2:	78fa      	ldrb	r2, [r7, #3]
 80096a4:	6879      	ldr	r1, [r7, #4]
 80096a6:	4613      	mov	r3, r2
 80096a8:	011b      	lsls	r3, r3, #4
 80096aa:	1a9b      	subs	r3, r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	440b      	add	r3, r1
 80096b0:	331b      	adds	r3, #27
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	f040 80d1 	bne.w	800985c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80096ba:	78fa      	ldrb	r2, [r7, #3]
 80096bc:	6879      	ldr	r1, [r7, #4]
 80096be:	4613      	mov	r3, r2
 80096c0:	011b      	lsls	r3, r3, #4
 80096c2:	1a9b      	subs	r3, r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	440b      	add	r3, r1
 80096c8:	331b      	adds	r3, #27
 80096ca:	2200      	movs	r2, #0
 80096cc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80096ce:	78fb      	ldrb	r3, [r7, #3]
 80096d0:	015a      	lsls	r2, r3, #5
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	4413      	add	r3, r2
 80096d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	78fa      	ldrb	r2, [r7, #3]
 80096de:	0151      	lsls	r1, r2, #5
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	440a      	add	r2, r1
 80096e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096ec:	6053      	str	r3, [r2, #4]
 80096ee:	e0b5      	b.n	800985c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80096f0:	78fa      	ldrb	r2, [r7, #3]
 80096f2:	6879      	ldr	r1, [r7, #4]
 80096f4:	4613      	mov	r3, r2
 80096f6:	011b      	lsls	r3, r3, #4
 80096f8:	1a9b      	subs	r3, r3, r2
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	440b      	add	r3, r1
 80096fe:	334d      	adds	r3, #77	@ 0x4d
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	2b05      	cmp	r3, #5
 8009704:	d114      	bne.n	8009730 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009706:	78fa      	ldrb	r2, [r7, #3]
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	4613      	mov	r3, r2
 800970c:	011b      	lsls	r3, r3, #4
 800970e:	1a9b      	subs	r3, r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	440b      	add	r3, r1
 8009714:	334d      	adds	r3, #77	@ 0x4d
 8009716:	2202      	movs	r2, #2
 8009718:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800971a:	78fa      	ldrb	r2, [r7, #3]
 800971c:	6879      	ldr	r1, [r7, #4]
 800971e:	4613      	mov	r3, r2
 8009720:	011b      	lsls	r3, r3, #4
 8009722:	1a9b      	subs	r3, r3, r2
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	440b      	add	r3, r1
 8009728:	334c      	adds	r3, #76	@ 0x4c
 800972a:	2202      	movs	r2, #2
 800972c:	701a      	strb	r2, [r3, #0]
 800972e:	e095      	b.n	800985c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009730:	78fa      	ldrb	r2, [r7, #3]
 8009732:	6879      	ldr	r1, [r7, #4]
 8009734:	4613      	mov	r3, r2
 8009736:	011b      	lsls	r3, r3, #4
 8009738:	1a9b      	subs	r3, r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	440b      	add	r3, r1
 800973e:	334d      	adds	r3, #77	@ 0x4d
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	2b06      	cmp	r3, #6
 8009744:	d114      	bne.n	8009770 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009746:	78fa      	ldrb	r2, [r7, #3]
 8009748:	6879      	ldr	r1, [r7, #4]
 800974a:	4613      	mov	r3, r2
 800974c:	011b      	lsls	r3, r3, #4
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	440b      	add	r3, r1
 8009754:	334d      	adds	r3, #77	@ 0x4d
 8009756:	2202      	movs	r2, #2
 8009758:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800975a:	78fa      	ldrb	r2, [r7, #3]
 800975c:	6879      	ldr	r1, [r7, #4]
 800975e:	4613      	mov	r3, r2
 8009760:	011b      	lsls	r3, r3, #4
 8009762:	1a9b      	subs	r3, r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	440b      	add	r3, r1
 8009768:	334c      	adds	r3, #76	@ 0x4c
 800976a:	2205      	movs	r2, #5
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	e075      	b.n	800985c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009770:	78fa      	ldrb	r2, [r7, #3]
 8009772:	6879      	ldr	r1, [r7, #4]
 8009774:	4613      	mov	r3, r2
 8009776:	011b      	lsls	r3, r3, #4
 8009778:	1a9b      	subs	r3, r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	440b      	add	r3, r1
 800977e:	334d      	adds	r3, #77	@ 0x4d
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	2b07      	cmp	r3, #7
 8009784:	d00a      	beq.n	800979c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009786:	78fa      	ldrb	r2, [r7, #3]
 8009788:	6879      	ldr	r1, [r7, #4]
 800978a:	4613      	mov	r3, r2
 800978c:	011b      	lsls	r3, r3, #4
 800978e:	1a9b      	subs	r3, r3, r2
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	440b      	add	r3, r1
 8009794:	334d      	adds	r3, #77	@ 0x4d
 8009796:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009798:	2b09      	cmp	r3, #9
 800979a:	d170      	bne.n	800987e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800979c:	78fa      	ldrb	r2, [r7, #3]
 800979e:	6879      	ldr	r1, [r7, #4]
 80097a0:	4613      	mov	r3, r2
 80097a2:	011b      	lsls	r3, r3, #4
 80097a4:	1a9b      	subs	r3, r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	334d      	adds	r3, #77	@ 0x4d
 80097ac:	2202      	movs	r2, #2
 80097ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80097b0:	78fa      	ldrb	r2, [r7, #3]
 80097b2:	6879      	ldr	r1, [r7, #4]
 80097b4:	4613      	mov	r3, r2
 80097b6:	011b      	lsls	r3, r3, #4
 80097b8:	1a9b      	subs	r3, r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	440b      	add	r3, r1
 80097be:	3344      	adds	r3, #68	@ 0x44
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	1c59      	adds	r1, r3, #1
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	4613      	mov	r3, r2
 80097c8:	011b      	lsls	r3, r3, #4
 80097ca:	1a9b      	subs	r3, r3, r2
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	4403      	add	r3, r0
 80097d0:	3344      	adds	r3, #68	@ 0x44
 80097d2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097d4:	78fa      	ldrb	r2, [r7, #3]
 80097d6:	6879      	ldr	r1, [r7, #4]
 80097d8:	4613      	mov	r3, r2
 80097da:	011b      	lsls	r3, r3, #4
 80097dc:	1a9b      	subs	r3, r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	440b      	add	r3, r1
 80097e2:	3344      	adds	r3, #68	@ 0x44
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	d914      	bls.n	8009814 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80097ea:	78fa      	ldrb	r2, [r7, #3]
 80097ec:	6879      	ldr	r1, [r7, #4]
 80097ee:	4613      	mov	r3, r2
 80097f0:	011b      	lsls	r3, r3, #4
 80097f2:	1a9b      	subs	r3, r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	440b      	add	r3, r1
 80097f8:	3344      	adds	r3, #68	@ 0x44
 80097fa:	2200      	movs	r2, #0
 80097fc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80097fe:	78fa      	ldrb	r2, [r7, #3]
 8009800:	6879      	ldr	r1, [r7, #4]
 8009802:	4613      	mov	r3, r2
 8009804:	011b      	lsls	r3, r3, #4
 8009806:	1a9b      	subs	r3, r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	440b      	add	r3, r1
 800980c:	334c      	adds	r3, #76	@ 0x4c
 800980e:	2204      	movs	r2, #4
 8009810:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009812:	e022      	b.n	800985a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009814:	78fa      	ldrb	r2, [r7, #3]
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	4613      	mov	r3, r2
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	1a9b      	subs	r3, r3, r2
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	440b      	add	r3, r1
 8009822:	334c      	adds	r3, #76	@ 0x4c
 8009824:	2202      	movs	r2, #2
 8009826:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009828:	78fb      	ldrb	r3, [r7, #3]
 800982a:	015a      	lsls	r2, r3, #5
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	4413      	add	r3, r2
 8009830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800983e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009846:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009848:	78fb      	ldrb	r3, [r7, #3]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	4413      	add	r3, r2
 8009850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009854:	461a      	mov	r2, r3
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800985a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800985c:	78fa      	ldrb	r2, [r7, #3]
 800985e:	6879      	ldr	r1, [r7, #4]
 8009860:	4613      	mov	r3, r2
 8009862:	011b      	lsls	r3, r3, #4
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	440b      	add	r3, r1
 800986a:	334c      	adds	r3, #76	@ 0x4c
 800986c:	781a      	ldrb	r2, [r3, #0]
 800986e:	78fb      	ldrb	r3, [r7, #3]
 8009870:	4619      	mov	r1, r3
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f00d fffa 	bl	801786c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009878:	e002      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800987a:	bf00      	nop
 800987c:	e000      	b.n	8009880 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800987e:	bf00      	nop
  }
}
 8009880:	3718      	adds	r7, #24
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b08a      	sub	sp, #40	@ 0x28
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009896:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	f003 030f 	and.w	r3, r3, #15
 80098a6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80098a8:	69fb      	ldr	r3, [r7, #28]
 80098aa:	0c5b      	lsrs	r3, r3, #17
 80098ac:	f003 030f 	and.w	r3, r3, #15
 80098b0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098b2:	69fb      	ldr	r3, [r7, #28]
 80098b4:	091b      	lsrs	r3, r3, #4
 80098b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098ba:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	2b02      	cmp	r3, #2
 80098c0:	d004      	beq.n	80098cc <HCD_RXQLVL_IRQHandler+0x46>
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2b05      	cmp	r3, #5
 80098c6:	f000 80b6 	beq.w	8009a36 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80098ca:	e0b7      	b.n	8009a3c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f000 80b3 	beq.w	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
 80098d4:	6879      	ldr	r1, [r7, #4]
 80098d6:	69ba      	ldr	r2, [r7, #24]
 80098d8:	4613      	mov	r3, r2
 80098da:	011b      	lsls	r3, r3, #4
 80098dc:	1a9b      	subs	r3, r3, r2
 80098de:	009b      	lsls	r3, r3, #2
 80098e0:	440b      	add	r3, r1
 80098e2:	332c      	adds	r3, #44	@ 0x2c
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	f000 80a7 	beq.w	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	69ba      	ldr	r2, [r7, #24]
 80098f0:	4613      	mov	r3, r2
 80098f2:	011b      	lsls	r3, r3, #4
 80098f4:	1a9b      	subs	r3, r3, r2
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	440b      	add	r3, r1
 80098fa:	3338      	adds	r3, #56	@ 0x38
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	18d1      	adds	r1, r2, r3
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	69ba      	ldr	r2, [r7, #24]
 8009906:	4613      	mov	r3, r2
 8009908:	011b      	lsls	r3, r3, #4
 800990a:	1a9b      	subs	r3, r3, r2
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4403      	add	r3, r0
 8009910:	3334      	adds	r3, #52	@ 0x34
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4299      	cmp	r1, r3
 8009916:	f200 8083 	bhi.w	8009a20 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6818      	ldr	r0, [r3, #0]
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	69ba      	ldr	r2, [r7, #24]
 8009922:	4613      	mov	r3, r2
 8009924:	011b      	lsls	r3, r3, #4
 8009926:	1a9b      	subs	r3, r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	440b      	add	r3, r1
 800992c:	332c      	adds	r3, #44	@ 0x2c
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	b292      	uxth	r2, r2
 8009934:	4619      	mov	r1, r3
 8009936:	f007 feb7 	bl	80116a8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800993a:	6879      	ldr	r1, [r7, #4]
 800993c:	69ba      	ldr	r2, [r7, #24]
 800993e:	4613      	mov	r3, r2
 8009940:	011b      	lsls	r3, r3, #4
 8009942:	1a9b      	subs	r3, r3, r2
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	440b      	add	r3, r1
 8009948:	332c      	adds	r3, #44	@ 0x2c
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	18d1      	adds	r1, r2, r3
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	69ba      	ldr	r2, [r7, #24]
 8009954:	4613      	mov	r3, r2
 8009956:	011b      	lsls	r3, r3, #4
 8009958:	1a9b      	subs	r3, r3, r2
 800995a:	009b      	lsls	r3, r3, #2
 800995c:	4403      	add	r3, r0
 800995e:	332c      	adds	r3, #44	@ 0x2c
 8009960:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009962:	6879      	ldr	r1, [r7, #4]
 8009964:	69ba      	ldr	r2, [r7, #24]
 8009966:	4613      	mov	r3, r2
 8009968:	011b      	lsls	r3, r3, #4
 800996a:	1a9b      	subs	r3, r3, r2
 800996c:	009b      	lsls	r3, r3, #2
 800996e:	440b      	add	r3, r1
 8009970:	3338      	adds	r3, #56	@ 0x38
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	18d1      	adds	r1, r2, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	69ba      	ldr	r2, [r7, #24]
 800997c:	4613      	mov	r3, r2
 800997e:	011b      	lsls	r3, r3, #4
 8009980:	1a9b      	subs	r3, r3, r2
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4403      	add	r3, r0
 8009986:	3338      	adds	r3, #56	@ 0x38
 8009988:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	015a      	lsls	r2, r3, #5
 800998e:	6a3b      	ldr	r3, [r7, #32]
 8009990:	4413      	add	r3, r2
 8009992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	0cdb      	lsrs	r3, r3, #19
 800999a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800999e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80099a0:	6879      	ldr	r1, [r7, #4]
 80099a2:	69ba      	ldr	r2, [r7, #24]
 80099a4:	4613      	mov	r3, r2
 80099a6:	011b      	lsls	r3, r3, #4
 80099a8:	1a9b      	subs	r3, r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	440b      	add	r3, r1
 80099ae:	3328      	adds	r3, #40	@ 0x28
 80099b0:	881b      	ldrh	r3, [r3, #0]
 80099b2:	461a      	mov	r2, r3
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d13f      	bne.n	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d03c      	beq.n	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	6a3b      	ldr	r3, [r7, #32]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099d6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099de:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	015a      	lsls	r2, r3, #5
 80099e4:	6a3b      	ldr	r3, [r7, #32]
 80099e6:	4413      	add	r3, r2
 80099e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099ec:	461a      	mov	r2, r3
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80099f2:	6879      	ldr	r1, [r7, #4]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	4613      	mov	r3, r2
 80099f8:	011b      	lsls	r3, r3, #4
 80099fa:	1a9b      	subs	r3, r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	440b      	add	r3, r1
 8009a00:	333c      	adds	r3, #60	@ 0x3c
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	f083 0301 	eor.w	r3, r3, #1
 8009a08:	b2d8      	uxtb	r0, r3
 8009a0a:	6879      	ldr	r1, [r7, #4]
 8009a0c:	69ba      	ldr	r2, [r7, #24]
 8009a0e:	4613      	mov	r3, r2
 8009a10:	011b      	lsls	r3, r3, #4
 8009a12:	1a9b      	subs	r3, r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	440b      	add	r3, r1
 8009a18:	333c      	adds	r3, #60	@ 0x3c
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	701a      	strb	r2, [r3, #0]
      break;
 8009a1e:	e00c      	b.n	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009a20:	6879      	ldr	r1, [r7, #4]
 8009a22:	69ba      	ldr	r2, [r7, #24]
 8009a24:	4613      	mov	r3, r2
 8009a26:	011b      	lsls	r3, r3, #4
 8009a28:	1a9b      	subs	r3, r3, r2
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	440b      	add	r3, r1
 8009a2e:	334c      	adds	r3, #76	@ 0x4c
 8009a30:	2204      	movs	r2, #4
 8009a32:	701a      	strb	r2, [r3, #0]
      break;
 8009a34:	e001      	b.n	8009a3a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009a36:	bf00      	nop
 8009a38:	e000      	b.n	8009a3c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009a3a:	bf00      	nop
  }
}
 8009a3c:	bf00      	nop
 8009a3e:	3728      	adds	r7, #40	@ 0x28
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b086      	sub	sp, #24
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009a70:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f003 0302 	and.w	r3, r3, #2
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d10b      	bne.n	8009a94 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d102      	bne.n	8009a8c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f00d fed4 	bl	8017834 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	f043 0302 	orr.w	r3, r3, #2
 8009a92:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f003 0308 	and.w	r3, r3, #8
 8009a9a:	2b08      	cmp	r3, #8
 8009a9c:	d132      	bne.n	8009b04 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	f043 0308 	orr.w	r3, r3, #8
 8009aa4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f003 0304 	and.w	r3, r3, #4
 8009aac:	2b04      	cmp	r3, #4
 8009aae:	d126      	bne.n	8009afe <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	7a5b      	ldrb	r3, [r3, #9]
 8009ab4:	2b02      	cmp	r3, #2
 8009ab6:	d113      	bne.n	8009ae0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009abe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ac2:	d106      	bne.n	8009ad2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2102      	movs	r1, #2
 8009aca:	4618      	mov	r0, r3
 8009acc:	f007 ff76 	bl	80119bc <USB_InitFSLSPClkSel>
 8009ad0:	e011      	b.n	8009af6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2101      	movs	r1, #1
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f007 ff6f 	bl	80119bc <USB_InitFSLSPClkSel>
 8009ade:	e00a      	b.n	8009af6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	79db      	ldrb	r3, [r3, #7]
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d106      	bne.n	8009af6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009aee:	461a      	mov	r2, r3
 8009af0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009af4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f00d feca 	bl	8017890 <HAL_HCD_PortEnabled_Callback>
 8009afc:	e002      	b.n	8009b04 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f00d fed4 	bl	80178ac <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f003 0320 	and.w	r3, r3, #32
 8009b0a:	2b20      	cmp	r3, #32
 8009b0c:	d103      	bne.n	8009b16 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	f043 0320 	orr.w	r3, r3, #32
 8009b14:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	6013      	str	r3, [r2, #0]
}
 8009b22:	bf00      	nop
 8009b24:	3718      	adds	r7, #24
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
	...

08009b2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d101      	bne.n	8009b3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	e08b      	b.n	8009c56 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d106      	bne.n	8009b58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f7f8 faba 	bl	80020cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2224      	movs	r2, #36	@ 0x24
 8009b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f022 0201 	bic.w	r2, r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	689a      	ldr	r2, [r3, #8]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	68db      	ldr	r3, [r3, #12]
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d107      	bne.n	8009ba6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	689a      	ldr	r2, [r3, #8]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ba2:	609a      	str	r2, [r3, #8]
 8009ba4:	e006      	b.n	8009bb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	689a      	ldr	r2, [r3, #8]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009bb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d108      	bne.n	8009bce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	685a      	ldr	r2, [r3, #4]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bca:	605a      	str	r2, [r3, #4]
 8009bcc:	e007      	b.n	8009bde <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	685a      	ldr	r2, [r3, #4]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009bdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	6859      	ldr	r1, [r3, #4]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	4b1d      	ldr	r3, [pc, #116]	@ (8009c60 <HAL_I2C_Init+0x134>)
 8009bea:	430b      	orrs	r3, r1
 8009bec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	68da      	ldr	r2, [r3, #12]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bfc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	691a      	ldr	r2, [r3, #16]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	695b      	ldr	r3, [r3, #20]
 8009c06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	699b      	ldr	r3, [r3, #24]
 8009c0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	430a      	orrs	r2, r1
 8009c16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	69d9      	ldr	r1, [r3, #28]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6a1a      	ldr	r2, [r3, #32]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	430a      	orrs	r2, r1
 8009c26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f042 0201 	orr.w	r2, r2, #1
 8009c36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2220      	movs	r2, #32
 8009c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	02008000 	.word	0x02008000

08009c64 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e021      	b.n	8009cba <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2224      	movs	r2, #36	@ 0x24
 8009c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f022 0201 	bic.w	r2, r2, #1
 8009c8c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f7f8 fac4 	bl	800221c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
	...

08009cc4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b088      	sub	sp, #32
 8009cc8:	af02      	add	r7, sp, #8
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	4608      	mov	r0, r1
 8009cce:	4611      	mov	r1, r2
 8009cd0:	461a      	mov	r2, r3
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	817b      	strh	r3, [r7, #10]
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	813b      	strh	r3, [r7, #8]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ce4:	b2db      	uxtb	r3, r3
 8009ce6:	2b20      	cmp	r3, #32
 8009ce8:	f040 80f9 	bne.w	8009ede <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009cec:	6a3b      	ldr	r3, [r7, #32]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d002      	beq.n	8009cf8 <HAL_I2C_Mem_Write+0x34>
 8009cf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d105      	bne.n	8009d04 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cfe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e0ed      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d101      	bne.n	8009d12 <HAL_I2C_Mem_Write+0x4e>
 8009d0e:	2302      	movs	r3, #2
 8009d10:	e0e6      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009d1a:	f7fb fc63 	bl	80055e4 <HAL_GetTick>
 8009d1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	9300      	str	r3, [sp, #0]
 8009d24:	2319      	movs	r3, #25
 8009d26:	2201      	movs	r2, #1
 8009d28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	f000 fad1 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009d38:	2301      	movs	r3, #1
 8009d3a:	e0d1      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2221      	movs	r2, #33	@ 0x21
 8009d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	2240      	movs	r2, #64	@ 0x40
 8009d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6a3a      	ldr	r2, [r7, #32]
 8009d56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2200      	movs	r2, #0
 8009d62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d64:	88f8      	ldrh	r0, [r7, #6]
 8009d66:	893a      	ldrh	r2, [r7, #8]
 8009d68:	8979      	ldrh	r1, [r7, #10]
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	9301      	str	r3, [sp, #4]
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	9300      	str	r3, [sp, #0]
 8009d72:	4603      	mov	r3, r0
 8009d74:	68f8      	ldr	r0, [r7, #12]
 8009d76:	f000 f9e1 	bl	800a13c <I2C_RequestMemoryWrite>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d005      	beq.n	8009d8c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	e0a9      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	2bff      	cmp	r3, #255	@ 0xff
 8009d94:	d90e      	bls.n	8009db4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	22ff      	movs	r2, #255	@ 0xff
 8009d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009da0:	b2da      	uxtb	r2, r3
 8009da2:	8979      	ldrh	r1, [r7, #10]
 8009da4:	2300      	movs	r3, #0
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f000 fc55 	bl	800a65c <I2C_TransferConfig>
 8009db2:	e00f      	b.n	8009dd4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dc2:	b2da      	uxtb	r2, r3
 8009dc4:	8979      	ldrh	r1, [r7, #10]
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	9300      	str	r3, [sp, #0]
 8009dca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	f000 fc44 	bl	800a65c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009dd4:	697a      	ldr	r2, [r7, #20]
 8009dd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f000 fad4 	bl	800a386 <I2C_WaitOnTXISFlagUntilTimeout>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d001      	beq.n	8009de8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009de4:	2301      	movs	r3, #1
 8009de6:	e07b      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dec:	781a      	ldrb	r2, [r3, #0]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	1c5a      	adds	r2, r3, #1
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	3b01      	subs	r3, #1
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e10:	3b01      	subs	r3, #1
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d034      	beq.n	8009e8c <HAL_I2C_Mem_Write+0x1c8>
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d130      	bne.n	8009e8c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	9300      	str	r3, [sp, #0]
 8009e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e30:	2200      	movs	r2, #0
 8009e32:	2180      	movs	r1, #128	@ 0x80
 8009e34:	68f8      	ldr	r0, [r7, #12]
 8009e36:	f000 fa4d 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d001      	beq.n	8009e44 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	e04d      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	2bff      	cmp	r3, #255	@ 0xff
 8009e4c:	d90e      	bls.n	8009e6c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	22ff      	movs	r2, #255	@ 0xff
 8009e52:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e58:	b2da      	uxtb	r2, r3
 8009e5a:	8979      	ldrh	r1, [r7, #10]
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9300      	str	r3, [sp, #0]
 8009e60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e64:	68f8      	ldr	r0, [r7, #12]
 8009e66:	f000 fbf9 	bl	800a65c <I2C_TransferConfig>
 8009e6a:	e00f      	b.n	8009e8c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e70:	b29a      	uxth	r2, r3
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	8979      	ldrh	r1, [r7, #10]
 8009e7e:	2300      	movs	r3, #0
 8009e80:	9300      	str	r3, [sp, #0]
 8009e82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e86:	68f8      	ldr	r0, [r7, #12]
 8009e88:	f000 fbe8 	bl	800a65c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d19e      	bne.n	8009dd4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f000 faba 	bl	800a414 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d001      	beq.n	8009eaa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e01a      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2220      	movs	r2, #32
 8009eb0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6859      	ldr	r1, [r3, #4]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ee8 <HAL_I2C_Mem_Write+0x224>)
 8009ebe:	400b      	ands	r3, r1
 8009ec0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2220      	movs	r2, #32
 8009ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009eda:	2300      	movs	r3, #0
 8009edc:	e000      	b.n	8009ee0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009ede:	2302      	movs	r3, #2
  }
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3718      	adds	r7, #24
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}
 8009ee8:	fe00e800 	.word	0xfe00e800

08009eec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b088      	sub	sp, #32
 8009ef0:	af02      	add	r7, sp, #8
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	461a      	mov	r2, r3
 8009efa:	4603      	mov	r3, r0
 8009efc:	817b      	strh	r3, [r7, #10]
 8009efe:	460b      	mov	r3, r1
 8009f00:	813b      	strh	r3, [r7, #8]
 8009f02:	4613      	mov	r3, r2
 8009f04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b20      	cmp	r3, #32
 8009f10:	f040 80fd 	bne.w	800a10e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f14:	6a3b      	ldr	r3, [r7, #32]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d002      	beq.n	8009f20 <HAL_I2C_Mem_Read+0x34>
 8009f1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d105      	bne.n	8009f2c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f26:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e0f1      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d101      	bne.n	8009f3a <HAL_I2C_Mem_Read+0x4e>
 8009f36:	2302      	movs	r3, #2
 8009f38:	e0ea      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009f42:	f7fb fb4f 	bl	80055e4 <HAL_GetTick>
 8009f46:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	9300      	str	r3, [sp, #0]
 8009f4c:	2319      	movs	r3, #25
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f000 f9bd 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e0d5      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2222      	movs	r2, #34	@ 0x22
 8009f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2240      	movs	r2, #64	@ 0x40
 8009f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2200      	movs	r2, #0
 8009f78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6a3a      	ldr	r2, [r7, #32]
 8009f7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009f8c:	88f8      	ldrh	r0, [r7, #6]
 8009f8e:	893a      	ldrh	r2, [r7, #8]
 8009f90:	8979      	ldrh	r1, [r7, #10]
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	9301      	str	r3, [sp, #4]
 8009f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f000 f921 	bl	800a1e4 <I2C_RequestMemoryRead>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d005      	beq.n	8009fb4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e0ad      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	2bff      	cmp	r3, #255	@ 0xff
 8009fbc:	d90e      	bls.n	8009fdc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fc8:	b2da      	uxtb	r2, r3
 8009fca:	8979      	ldrh	r1, [r7, #10]
 8009fcc:	4b52      	ldr	r3, [pc, #328]	@ (800a118 <HAL_I2C_Mem_Read+0x22c>)
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009fd4:	68f8      	ldr	r0, [r7, #12]
 8009fd6:	f000 fb41 	bl	800a65c <I2C_TransferConfig>
 8009fda:	e00f      	b.n	8009ffc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	8979      	ldrh	r1, [r7, #10]
 8009fee:	4b4a      	ldr	r3, [pc, #296]	@ (800a118 <HAL_I2C_Mem_Read+0x22c>)
 8009ff0:	9300      	str	r3, [sp, #0]
 8009ff2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f000 fb30 	bl	800a65c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	9300      	str	r3, [sp, #0]
 800a000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a002:	2200      	movs	r2, #0
 800a004:	2104      	movs	r1, #4
 800a006:	68f8      	ldr	r0, [r7, #12]
 800a008:	f000 f964 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d001      	beq.n	800a016 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	e07c      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a020:	b2d2      	uxtb	r2, r2
 800a022:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a028:	1c5a      	adds	r2, r3, #1
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a032:	3b01      	subs	r3, #1
 800a034:	b29a      	uxth	r2, r3
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a03e:	b29b      	uxth	r3, r3
 800a040:	3b01      	subs	r3, #1
 800a042:	b29a      	uxth	r2, r3
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d034      	beq.n	800a0bc <HAL_I2C_Mem_Read+0x1d0>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a056:	2b00      	cmp	r3, #0
 800a058:	d130      	bne.n	800a0bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	9300      	str	r3, [sp, #0]
 800a05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a060:	2200      	movs	r2, #0
 800a062:	2180      	movs	r1, #128	@ 0x80
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	f000 f935 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d001      	beq.n	800a074 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	e04d      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a078:	b29b      	uxth	r3, r3
 800a07a:	2bff      	cmp	r3, #255	@ 0xff
 800a07c:	d90e      	bls.n	800a09c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2201      	movs	r2, #1
 800a082:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a088:	b2da      	uxtb	r2, r3
 800a08a:	8979      	ldrh	r1, [r7, #10]
 800a08c:	2300      	movs	r3, #0
 800a08e:	9300      	str	r3, [sp, #0]
 800a090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a094:	68f8      	ldr	r0, [r7, #12]
 800a096:	f000 fae1 	bl	800a65c <I2C_TransferConfig>
 800a09a:	e00f      	b.n	800a0bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0a0:	b29a      	uxth	r2, r3
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0aa:	b2da      	uxtb	r2, r3
 800a0ac:	8979      	ldrh	r1, [r7, #10]
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	f000 fad0 	bl	800a65c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d19a      	bne.n	8009ffc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0c6:	697a      	ldr	r2, [r7, #20]
 800a0c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f000 f9a2 	bl	800a414 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d001      	beq.n	800a0da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e01a      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2220      	movs	r2, #32
 800a0e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	6859      	ldr	r1, [r3, #4]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a11c <HAL_I2C_Mem_Read+0x230>)
 800a0ee:	400b      	ands	r3, r1
 800a0f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2220      	movs	r2, #32
 800a0f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	e000      	b.n	800a110 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a10e:	2302      	movs	r3, #2
  }
}
 800a110:	4618      	mov	r0, r3
 800a112:	3718      	adds	r7, #24
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}
 800a118:	80002400 	.word	0x80002400
 800a11c:	fe00e800 	.word	0xfe00e800

0800a120 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a12e:	b2db      	uxtb	r3, r3
}
 800a130:	4618      	mov	r0, r3
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b086      	sub	sp, #24
 800a140:	af02      	add	r7, sp, #8
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	4608      	mov	r0, r1
 800a146:	4611      	mov	r1, r2
 800a148:	461a      	mov	r2, r3
 800a14a:	4603      	mov	r3, r0
 800a14c:	817b      	strh	r3, [r7, #10]
 800a14e:	460b      	mov	r3, r1
 800a150:	813b      	strh	r3, [r7, #8]
 800a152:	4613      	mov	r3, r2
 800a154:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a156:	88fb      	ldrh	r3, [r7, #6]
 800a158:	b2da      	uxtb	r2, r3
 800a15a:	8979      	ldrh	r1, [r7, #10]
 800a15c:	4b20      	ldr	r3, [pc, #128]	@ (800a1e0 <I2C_RequestMemoryWrite+0xa4>)
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f000 fa79 	bl	800a65c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a16a:	69fa      	ldr	r2, [r7, #28]
 800a16c:	69b9      	ldr	r1, [r7, #24]
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	f000 f909 	bl	800a386 <I2C_WaitOnTXISFlagUntilTimeout>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	e02c      	b.n	800a1d8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a17e:	88fb      	ldrh	r3, [r7, #6]
 800a180:	2b01      	cmp	r3, #1
 800a182:	d105      	bne.n	800a190 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a184:	893b      	ldrh	r3, [r7, #8]
 800a186:	b2da      	uxtb	r2, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a18e:	e015      	b.n	800a1bc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a190:	893b      	ldrh	r3, [r7, #8]
 800a192:	0a1b      	lsrs	r3, r3, #8
 800a194:	b29b      	uxth	r3, r3
 800a196:	b2da      	uxtb	r2, r3
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a19e:	69fa      	ldr	r2, [r7, #28]
 800a1a0:	69b9      	ldr	r1, [r7, #24]
 800a1a2:	68f8      	ldr	r0, [r7, #12]
 800a1a4:	f000 f8ef 	bl	800a386 <I2C_WaitOnTXISFlagUntilTimeout>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d001      	beq.n	800a1b2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e012      	b.n	800a1d8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a1b2:	893b      	ldrh	r3, [r7, #8]
 800a1b4:	b2da      	uxtb	r2, r3
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	9300      	str	r3, [sp, #0]
 800a1c0:	69bb      	ldr	r3, [r7, #24]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	2180      	movs	r1, #128	@ 0x80
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f000 f884 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d001      	beq.n	800a1d6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e000      	b.n	800a1d8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}
 800a1e0:	80002000 	.word	0x80002000

0800a1e4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b086      	sub	sp, #24
 800a1e8:	af02      	add	r7, sp, #8
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	4608      	mov	r0, r1
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	817b      	strh	r3, [r7, #10]
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	813b      	strh	r3, [r7, #8]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a1fe:	88fb      	ldrh	r3, [r7, #6]
 800a200:	b2da      	uxtb	r2, r3
 800a202:	8979      	ldrh	r1, [r7, #10]
 800a204:	4b20      	ldr	r3, [pc, #128]	@ (800a288 <I2C_RequestMemoryRead+0xa4>)
 800a206:	9300      	str	r3, [sp, #0]
 800a208:	2300      	movs	r3, #0
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 fa26 	bl	800a65c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a210:	69fa      	ldr	r2, [r7, #28]
 800a212:	69b9      	ldr	r1, [r7, #24]
 800a214:	68f8      	ldr	r0, [r7, #12]
 800a216:	f000 f8b6 	bl	800a386 <I2C_WaitOnTXISFlagUntilTimeout>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d001      	beq.n	800a224 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	e02c      	b.n	800a27e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a224:	88fb      	ldrh	r3, [r7, #6]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d105      	bne.n	800a236 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a22a:	893b      	ldrh	r3, [r7, #8]
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	629a      	str	r2, [r3, #40]	@ 0x28
 800a234:	e015      	b.n	800a262 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a236:	893b      	ldrh	r3, [r7, #8]
 800a238:	0a1b      	lsrs	r3, r3, #8
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	b2da      	uxtb	r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a244:	69fa      	ldr	r2, [r7, #28]
 800a246:	69b9      	ldr	r1, [r7, #24]
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f000 f89c 	bl	800a386 <I2C_WaitOnTXISFlagUntilTimeout>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d001      	beq.n	800a258 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a254:	2301      	movs	r3, #1
 800a256:	e012      	b.n	800a27e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a258:	893b      	ldrh	r3, [r7, #8]
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a262:	69fb      	ldr	r3, [r7, #28]
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	2200      	movs	r2, #0
 800a26a:	2140      	movs	r1, #64	@ 0x40
 800a26c:	68f8      	ldr	r0, [r7, #12]
 800a26e:	f000 f831 	bl	800a2d4 <I2C_WaitOnFlagUntilTimeout>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d001      	beq.n	800a27c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	e000      	b.n	800a27e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a27c:	2300      	movs	r3, #0
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	80002000 	.word	0x80002000

0800a28c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b083      	sub	sp, #12
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	699b      	ldr	r3, [r3, #24]
 800a29a:	f003 0302 	and.w	r3, r3, #2
 800a29e:	2b02      	cmp	r3, #2
 800a2a0:	d103      	bne.n	800a2aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	f003 0301 	and.w	r3, r3, #1
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d007      	beq.n	800a2c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	699a      	ldr	r2, [r3, #24]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0201 	orr.w	r2, r2, #1
 800a2c6:	619a      	str	r2, [r3, #24]
  }
}
 800a2c8:	bf00      	nop
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr

0800a2d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	603b      	str	r3, [r7, #0]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2e4:	e03b      	b.n	800a35e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2e6:	69ba      	ldr	r2, [r7, #24]
 800a2e8:	6839      	ldr	r1, [r7, #0]
 800a2ea:	68f8      	ldr	r0, [r7, #12]
 800a2ec:	f000 f8d6 	bl	800a49c <I2C_IsErrorOccurred>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e041      	b.n	800a37e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a300:	d02d      	beq.n	800a35e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a302:	f7fb f96f 	bl	80055e4 <HAL_GetTick>
 800a306:	4602      	mov	r2, r0
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	1ad3      	subs	r3, r2, r3
 800a30c:	683a      	ldr	r2, [r7, #0]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d302      	bcc.n	800a318 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d122      	bne.n	800a35e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	699a      	ldr	r2, [r3, #24]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	4013      	ands	r3, r2
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	429a      	cmp	r2, r3
 800a326:	bf0c      	ite	eq
 800a328:	2301      	moveq	r3, #1
 800a32a:	2300      	movne	r3, #0
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	461a      	mov	r2, r3
 800a330:	79fb      	ldrb	r3, [r7, #7]
 800a332:	429a      	cmp	r2, r3
 800a334:	d113      	bne.n	800a35e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a33a:	f043 0220 	orr.w	r2, r3, #32
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2220      	movs	r2, #32
 800a346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e00f      	b.n	800a37e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	699a      	ldr	r2, [r3, #24]
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	4013      	ands	r3, r2
 800a368:	68ba      	ldr	r2, [r7, #8]
 800a36a:	429a      	cmp	r2, r3
 800a36c:	bf0c      	ite	eq
 800a36e:	2301      	moveq	r3, #1
 800a370:	2300      	movne	r3, #0
 800a372:	b2db      	uxtb	r3, r3
 800a374:	461a      	mov	r2, r3
 800a376:	79fb      	ldrb	r3, [r7, #7]
 800a378:	429a      	cmp	r2, r3
 800a37a:	d0b4      	beq.n	800a2e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b084      	sub	sp, #16
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a392:	e033      	b.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	68f8      	ldr	r0, [r7, #12]
 800a39a:	f000 f87f 	bl	800a49c <I2C_IsErrorOccurred>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d001      	beq.n	800a3a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	e031      	b.n	800a40c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a3ae:	d025      	beq.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3b0:	f7fb f918 	bl	80055e4 <HAL_GetTick>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d302      	bcc.n	800a3c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d11a      	bne.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	f003 0302 	and.w	r3, r3, #2
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d013      	beq.n	800a3fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3d8:	f043 0220 	orr.w	r2, r3, #32
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2220      	movs	r2, #32
 800a3e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e007      	b.n	800a40c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	699b      	ldr	r3, [r3, #24]
 800a402:	f003 0302 	and.w	r3, r3, #2
 800a406:	2b02      	cmp	r3, #2
 800a408:	d1c4      	bne.n	800a394 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a40a:	2300      	movs	r3, #0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a420:	e02f      	b.n	800a482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	68b9      	ldr	r1, [r7, #8]
 800a426:	68f8      	ldr	r0, [r7, #12]
 800a428:	f000 f838 	bl	800a49c <I2C_IsErrorOccurred>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d001      	beq.n	800a436 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	e02d      	b.n	800a492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a436:	f7fb f8d5 	bl	80055e4 <HAL_GetTick>
 800a43a:	4602      	mov	r2, r0
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	429a      	cmp	r2, r3
 800a444:	d302      	bcc.n	800a44c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d11a      	bne.n	800a482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	f003 0320 	and.w	r3, r3, #32
 800a456:	2b20      	cmp	r3, #32
 800a458:	d013      	beq.n	800a482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a45e:	f043 0220 	orr.w	r2, r3, #32
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2220      	movs	r2, #32
 800a46a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a47e:	2301      	movs	r3, #1
 800a480:	e007      	b.n	800a492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	699b      	ldr	r3, [r3, #24]
 800a488:	f003 0320 	and.w	r3, r3, #32
 800a48c:	2b20      	cmp	r3, #32
 800a48e:	d1c8      	bne.n	800a422 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	3710      	adds	r7, #16
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
	...

0800a49c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b08a      	sub	sp, #40	@ 0x28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	60f8      	str	r0, [r7, #12]
 800a4a4:	60b9      	str	r1, [r7, #8]
 800a4a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	f003 0310 	and.w	r3, r3, #16
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d068      	beq.n	800a59a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	2210      	movs	r2, #16
 800a4ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a4d0:	e049      	b.n	800a566 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4d8:	d045      	beq.n	800a566 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a4da:	f7fb f883 	bl	80055e4 <HAL_GetTick>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	69fb      	ldr	r3, [r7, #28]
 800a4e2:	1ad3      	subs	r3, r2, r3
 800a4e4:	68ba      	ldr	r2, [r7, #8]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d302      	bcc.n	800a4f0 <I2C_IsErrorOccurred+0x54>
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d13a      	bne.n	800a566 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a502:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	699b      	ldr	r3, [r3, #24]
 800a50a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a50e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a512:	d121      	bne.n	800a558 <I2C_IsErrorOccurred+0xbc>
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a51a:	d01d      	beq.n	800a558 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a51c:	7cfb      	ldrb	r3, [r7, #19]
 800a51e:	2b20      	cmp	r3, #32
 800a520:	d01a      	beq.n	800a558 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a530:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a532:	f7fb f857 	bl	80055e4 <HAL_GetTick>
 800a536:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a538:	e00e      	b.n	800a558 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a53a:	f7fb f853 	bl	80055e4 <HAL_GetTick>
 800a53e:	4602      	mov	r2, r0
 800a540:	69fb      	ldr	r3, [r7, #28]
 800a542:	1ad3      	subs	r3, r2, r3
 800a544:	2b19      	cmp	r3, #25
 800a546:	d907      	bls.n	800a558 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a548:	6a3b      	ldr	r3, [r7, #32]
 800a54a:	f043 0320 	orr.w	r3, r3, #32
 800a54e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a550:	2301      	movs	r3, #1
 800a552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a556:	e006      	b.n	800a566 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	699b      	ldr	r3, [r3, #24]
 800a55e:	f003 0320 	and.w	r3, r3, #32
 800a562:	2b20      	cmp	r3, #32
 800a564:	d1e9      	bne.n	800a53a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	f003 0320 	and.w	r3, r3, #32
 800a570:	2b20      	cmp	r3, #32
 800a572:	d003      	beq.n	800a57c <I2C_IsErrorOccurred+0xe0>
 800a574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d0aa      	beq.n	800a4d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a57c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a580:	2b00      	cmp	r3, #0
 800a582:	d103      	bne.n	800a58c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	2220      	movs	r2, #32
 800a58a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a58c:	6a3b      	ldr	r3, [r7, #32]
 800a58e:	f043 0304 	orr.w	r3, r3, #4
 800a592:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a594:	2301      	movs	r3, #1
 800a596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	699b      	ldr	r3, [r3, #24]
 800a5a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a5a2:	69bb      	ldr	r3, [r7, #24]
 800a5a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00b      	beq.n	800a5c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a5ac:	6a3b      	ldr	r3, [r7, #32]
 800a5ae:	f043 0301 	orr.w	r3, r3, #1
 800a5b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a5bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a5c4:	69bb      	ldr	r3, [r7, #24]
 800a5c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00b      	beq.n	800a5e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a5ce:	6a3b      	ldr	r3, [r7, #32]
 800a5d0:	f043 0308 	orr.w	r3, r3, #8
 800a5d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d00b      	beq.n	800a608 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a5f0:	6a3b      	ldr	r3, [r7, #32]
 800a5f2:	f043 0302 	orr.w	r3, r3, #2
 800a5f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a600:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a602:	2301      	movs	r3, #1
 800a604:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d01c      	beq.n	800a64a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f7ff fe3b 	bl	800a28c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	6859      	ldr	r1, [r3, #4]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	4b0d      	ldr	r3, [pc, #52]	@ (800a658 <I2C_IsErrorOccurred+0x1bc>)
 800a622:	400b      	ands	r3, r1
 800a624:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a62a:	6a3b      	ldr	r3, [r7, #32]
 800a62c:	431a      	orrs	r2, r3
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2220      	movs	r2, #32
 800a636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2200      	movs	r2, #0
 800a63e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a64a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3728      	adds	r7, #40	@ 0x28
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	fe00e800 	.word	0xfe00e800

0800a65c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b087      	sub	sp, #28
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	607b      	str	r3, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	817b      	strh	r3, [r7, #10]
 800a66a:	4613      	mov	r3, r2
 800a66c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a66e:	897b      	ldrh	r3, [r7, #10]
 800a670:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a674:	7a7b      	ldrb	r3, [r7, #9]
 800a676:	041b      	lsls	r3, r3, #16
 800a678:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a67c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a682:	6a3b      	ldr	r3, [r7, #32]
 800a684:	4313      	orrs	r3, r2
 800a686:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a68a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	0d5b      	lsrs	r3, r3, #21
 800a696:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a69a:	4b08      	ldr	r3, [pc, #32]	@ (800a6bc <I2C_TransferConfig+0x60>)
 800a69c:	430b      	orrs	r3, r1
 800a69e:	43db      	mvns	r3, r3
 800a6a0:	ea02 0103 	and.w	r1, r2, r3
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	430a      	orrs	r2, r1
 800a6ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a6ae:	bf00      	nop
 800a6b0:	371c      	adds	r7, #28
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr
 800a6ba:	bf00      	nop
 800a6bc:	03ff63ff 	.word	0x03ff63ff

0800a6c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
 800a6c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	2b20      	cmp	r3, #32
 800a6d4:	d138      	bne.n	800a748 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	d101      	bne.n	800a6e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a6e0:	2302      	movs	r3, #2
 800a6e2:	e032      	b.n	800a74a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2224      	movs	r2, #36	@ 0x24
 800a6f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f022 0201 	bic.w	r2, r2, #1
 800a702:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a712:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	6819      	ldr	r1, [r3, #0]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	683a      	ldr	r2, [r7, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f042 0201 	orr.w	r2, r2, #1
 800a732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2220      	movs	r2, #32
 800a738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a744:	2300      	movs	r3, #0
 800a746:	e000      	b.n	800a74a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a748:	2302      	movs	r3, #2
  }
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr

0800a756 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a756:	b480      	push	{r7}
 800a758:	b085      	sub	sp, #20
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
 800a75e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b20      	cmp	r3, #32
 800a76a:	d139      	bne.n	800a7e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a772:	2b01      	cmp	r3, #1
 800a774:	d101      	bne.n	800a77a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a776:	2302      	movs	r3, #2
 800a778:	e033      	b.n	800a7e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2201      	movs	r2, #1
 800a77e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2224      	movs	r2, #36	@ 0x24
 800a786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681a      	ldr	r2, [r3, #0]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f022 0201 	bic.w	r2, r2, #1
 800a798:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a7a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	021b      	lsls	r3, r3, #8
 800a7ae:	68fa      	ldr	r2, [r7, #12]
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f042 0201 	orr.w	r2, r2, #1
 800a7ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2220      	movs	r2, #32
 800a7d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	e000      	b.n	800a7e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a7e0:	2302      	movs	r3, #2
  }
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3714      	adds	r7, #20
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ec:	4770      	bx	lr

0800a7ee <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b084      	sub	sp, #16
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d101      	bne.n	800a800 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e08f      	b.n	800a920 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a806:	b2db      	uxtb	r3, r3
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d106      	bne.n	800a81a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f7f7 fd3d 	bl	8002294 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2202      	movs	r2, #2
 800a81e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	699a      	ldr	r2, [r3, #24]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a830:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	6999      	ldr	r1, [r3, #24]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	685a      	ldr	r2, [r3, #4]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a846:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	691b      	ldr	r3, [r3, #16]
 800a84c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	430a      	orrs	r2, r1
 800a854:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	695b      	ldr	r3, [r3, #20]
 800a85a:	041b      	lsls	r3, r3, #16
 800a85c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6999      	ldr	r1, [r3, #24]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	430a      	orrs	r2, r1
 800a86a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	69db      	ldr	r3, [r3, #28]
 800a870:	041b      	lsls	r3, r3, #16
 800a872:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6a19      	ldr	r1, [r3, #32]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	430a      	orrs	r2, r1
 800a880:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a886:	041b      	lsls	r3, r3, #16
 800a888:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	430a      	orrs	r2, r1
 800a896:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a89c:	041b      	lsls	r3, r3, #16
 800a89e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	68fa      	ldr	r2, [r7, #12]
 800a8aa:	430a      	orrs	r2, r1
 800a8ac:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a8b4:	021b      	lsls	r3, r3, #8
 800a8b6:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a8be:	041b      	lsls	r3, r3, #16
 800a8c0:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a8d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a8e4:	431a      	orrs	r2, r3
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	430a      	orrs	r2, r1
 800a8ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f042 0206 	orr.w	r2, r2, #6
 800a8fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	699a      	ldr	r2, [r3, #24]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f042 0201 	orr.w	r2, r2, #1
 800a90c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2201      	movs	r2, #1
 800a91a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a91e:	2300      	movs	r3, #0
}
 800a920:	4618      	mov	r0, r3
 800a922:	3710      	adds	r7, #16
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a936:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a93e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f003 0304 	and.w	r3, r3, #4
 800a946:	2b00      	cmp	r3, #0
 800a948:	d023      	beq.n	800a992 <HAL_LTDC_IRQHandler+0x6a>
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	f003 0304 	and.w	r3, r3, #4
 800a950:	2b00      	cmp	r3, #0
 800a952:	d01e      	beq.n	800a992 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 0204 	bic.w	r2, r2, #4
 800a962:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2204      	movs	r2, #4
 800a96a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a972:	f043 0201 	orr.w	r2, r3, #1
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2204      	movs	r2, #4
 800a980:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f86f 	bl	800aa70 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f003 0302 	and.w	r3, r3, #2
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d023      	beq.n	800a9e4 <HAL_LTDC_IRQHandler+0xbc>
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	f003 0302 	and.w	r3, r3, #2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d01e      	beq.n	800a9e4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f022 0202 	bic.w	r2, r2, #2
 800a9b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	2202      	movs	r2, #2
 800a9bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a9c4:	f043 0202 	orr.w	r2, r3, #2
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2204      	movs	r2, #4
 800a9d2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f846 	bl	800aa70 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d01b      	beq.n	800aa26 <HAL_LTDC_IRQHandler+0xfe>
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	f003 0301 	and.w	r3, r3, #1
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d016      	beq.n	800aa26 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f022 0201 	bic.w	r2, r2, #1
 800aa06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 f82f 	bl	800aa84 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f003 0308 	and.w	r3, r3, #8
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d01b      	beq.n	800aa68 <HAL_LTDC_IRQHandler+0x140>
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	f003 0308 	and.w	r3, r3, #8
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d016      	beq.n	800aa68 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f022 0208 	bic.w	r2, r2, #8
 800aa48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	2208      	movs	r2, #8
 800aa50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2201      	movs	r2, #1
 800aa56:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 f818 	bl	800aa98 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800aa68:	bf00      	nop
 800aa6a:	3710      	adds	r7, #16
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800aa78:	bf00      	nop
 800aa7a:	370c      	adds	r7, #12
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr

0800aa84 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800aaa0:	bf00      	nop
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aaac:	b5b0      	push	{r4, r5, r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d101      	bne.n	800aac6 <HAL_LTDC_ConfigLayer+0x1a>
 800aac2:	2302      	movs	r3, #2
 800aac4:	e02c      	b.n	800ab20 <HAL_LTDC_ConfigLayer+0x74>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2202      	movs	r2, #2
 800aad2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2134      	movs	r1, #52	@ 0x34
 800aadc:	fb01 f303 	mul.w	r3, r1, r3
 800aae0:	4413      	add	r3, r2
 800aae2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	4614      	mov	r4, r2
 800aaea:	461d      	mov	r5, r3
 800aaec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaf8:	682b      	ldr	r3, [r5, #0]
 800aafa:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	68b9      	ldr	r1, [r7, #8]
 800ab00:	68f8      	ldr	r0, [r7, #12]
 800ab02:	f000 f811 	bl	800ab28 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2201      	movs	r2, #1
 800ab12:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800ab1e:	2300      	movs	r3, #0
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3710      	adds	r7, #16
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bdb0      	pop	{r4, r5, r7, pc}

0800ab28 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b089      	sub	sp, #36	@ 0x24
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	60f8      	str	r0, [r7, #12]
 800ab30:	60b9      	str	r1, [r7, #8]
 800ab32:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	685a      	ldr	r2, [r3, #4]
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	0c1b      	lsrs	r3, r3, #16
 800ab40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab44:	4413      	add	r3, r2
 800ab46:	041b      	lsls	r3, r3, #16
 800ab48:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	461a      	mov	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	01db      	lsls	r3, r3, #7
 800ab54:	4413      	add	r3, r2
 800ab56:	3384      	adds	r3, #132	@ 0x84
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	6812      	ldr	r2, [r2, #0]
 800ab5e:	4611      	mov	r1, r2
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	01d2      	lsls	r2, r2, #7
 800ab64:	440a      	add	r2, r1
 800ab66:	3284      	adds	r2, #132	@ 0x84
 800ab68:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab6c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	0c1b      	lsrs	r3, r3, #16
 800ab7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab7e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab80:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4619      	mov	r1, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	01db      	lsls	r3, r3, #7
 800ab8c:	440b      	add	r3, r1
 800ab8e:	3384      	adds	r3, #132	@ 0x84
 800ab90:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab96:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	68da      	ldr	r2, [r3, #12]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800aba6:	4413      	add	r3, r2
 800aba8:	041b      	lsls	r3, r3, #16
 800abaa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	461a      	mov	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	01db      	lsls	r3, r3, #7
 800abb6:	4413      	add	r3, r2
 800abb8:	3384      	adds	r3, #132	@ 0x84
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	6812      	ldr	r2, [r2, #0]
 800abc0:	4611      	mov	r1, r2
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	01d2      	lsls	r2, r2, #7
 800abc6:	440a      	add	r2, r1
 800abc8:	3284      	adds	r2, #132	@ 0x84
 800abca:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800abce:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	689a      	ldr	r2, [r3, #8]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800abde:	4413      	add	r3, r2
 800abe0:	1c5a      	adds	r2, r3, #1
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4619      	mov	r1, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	01db      	lsls	r3, r3, #7
 800abec:	440b      	add	r3, r1
 800abee:	3384      	adds	r3, #132	@ 0x84
 800abf0:	4619      	mov	r1, r3
 800abf2:	69fb      	ldr	r3, [r7, #28]
 800abf4:	4313      	orrs	r3, r2
 800abf6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	461a      	mov	r2, r3
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	01db      	lsls	r3, r3, #7
 800ac02:	4413      	add	r3, r2
 800ac04:	3384      	adds	r3, #132	@ 0x84
 800ac06:	691b      	ldr	r3, [r3, #16]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	6812      	ldr	r2, [r2, #0]
 800ac0c:	4611      	mov	r1, r2
 800ac0e:	687a      	ldr	r2, [r7, #4]
 800ac10:	01d2      	lsls	r2, r2, #7
 800ac12:	440a      	add	r2, r1
 800ac14:	3284      	adds	r2, #132	@ 0x84
 800ac16:	f023 0307 	bic.w	r3, r3, #7
 800ac1a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	461a      	mov	r2, r3
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	01db      	lsls	r3, r3, #7
 800ac26:	4413      	add	r3, r2
 800ac28:	3384      	adds	r3, #132	@ 0x84
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800ac38:	021b      	lsls	r3, r3, #8
 800ac3a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800ac42:	041b      	lsls	r3, r3, #16
 800ac44:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	699b      	ldr	r3, [r3, #24]
 800ac4a:	061b      	lsls	r3, r3, #24
 800ac4c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ac54:	461a      	mov	r2, r3
 800ac56:	69fb      	ldr	r3, [r7, #28]
 800ac58:	431a      	orrs	r2, r3
 800ac5a:	69bb      	ldr	r3, [r7, #24]
 800ac5c:	431a      	orrs	r2, r3
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4619      	mov	r1, r3
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	01db      	lsls	r3, r3, #7
 800ac68:	440b      	add	r3, r1
 800ac6a:	3384      	adds	r3, #132	@ 0x84
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	4313      	orrs	r3, r2
 800ac72:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	461a      	mov	r2, r3
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	01db      	lsls	r3, r3, #7
 800ac7e:	4413      	add	r3, r2
 800ac80:	3384      	adds	r3, #132	@ 0x84
 800ac82:	695b      	ldr	r3, [r3, #20]
 800ac84:	68fa      	ldr	r2, [r7, #12]
 800ac86:	6812      	ldr	r2, [r2, #0]
 800ac88:	4611      	mov	r1, r2
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	01d2      	lsls	r2, r2, #7
 800ac8e:	440a      	add	r2, r1
 800ac90:	3284      	adds	r2, #132	@ 0x84
 800ac92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ac96:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	01db      	lsls	r3, r3, #7
 800aca2:	4413      	add	r3, r2
 800aca4:	3384      	adds	r3, #132	@ 0x84
 800aca6:	461a      	mov	r2, r3
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	695b      	ldr	r3, [r3, #20]
 800acac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	01db      	lsls	r3, r3, #7
 800acb8:	4413      	add	r3, r2
 800acba:	3384      	adds	r3, #132	@ 0x84
 800acbc:	69da      	ldr	r2, [r3, #28]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	4619      	mov	r1, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	01db      	lsls	r3, r3, #7
 800acc8:	440b      	add	r3, r1
 800acca:	3384      	adds	r3, #132	@ 0x84
 800accc:	4619      	mov	r1, r3
 800acce:	4b4f      	ldr	r3, [pc, #316]	@ (800ae0c <LTDC_SetConfig+0x2e4>)
 800acd0:	4013      	ands	r3, r2
 800acd2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	69da      	ldr	r2, [r3, #28]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	6a1b      	ldr	r3, [r3, #32]
 800acdc:	68f9      	ldr	r1, [r7, #12]
 800acde:	6809      	ldr	r1, [r1, #0]
 800ace0:	4608      	mov	r0, r1
 800ace2:	6879      	ldr	r1, [r7, #4]
 800ace4:	01c9      	lsls	r1, r1, #7
 800ace6:	4401      	add	r1, r0
 800ace8:	3184      	adds	r1, #132	@ 0x84
 800acea:	4313      	orrs	r3, r2
 800acec:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	461a      	mov	r2, r3
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	01db      	lsls	r3, r3, #7
 800acf8:	4413      	add	r3, r2
 800acfa:	3384      	adds	r3, #132	@ 0x84
 800acfc:	461a      	mov	r2, r3
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad02:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	691b      	ldr	r3, [r3, #16]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d102      	bne.n	800ad12 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800ad0c:	2304      	movs	r3, #4
 800ad0e:	61fb      	str	r3, [r7, #28]
 800ad10:	e01b      	b.n	800ad4a <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	691b      	ldr	r3, [r3, #16]
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d102      	bne.n	800ad20 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800ad1a:	2303      	movs	r3, #3
 800ad1c:	61fb      	str	r3, [r7, #28]
 800ad1e:	e014      	b.n	800ad4a <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d00b      	beq.n	800ad40 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ad2c:	2b02      	cmp	r3, #2
 800ad2e:	d007      	beq.n	800ad40 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ad34:	2b03      	cmp	r3, #3
 800ad36:	d003      	beq.n	800ad40 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ad3c:	2b07      	cmp	r3, #7
 800ad3e:	d102      	bne.n	800ad46 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800ad40:	2302      	movs	r3, #2
 800ad42:	61fb      	str	r3, [r7, #28]
 800ad44:	e001      	b.n	800ad4a <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800ad46:	2301      	movs	r3, #1
 800ad48:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	461a      	mov	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	01db      	lsls	r3, r3, #7
 800ad54:	4413      	add	r3, r2
 800ad56:	3384      	adds	r3, #132	@ 0x84
 800ad58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	6812      	ldr	r2, [r2, #0]
 800ad5e:	4611      	mov	r1, r2
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	01d2      	lsls	r2, r2, #7
 800ad64:	440a      	add	r2, r1
 800ad66:	3284      	adds	r2, #132	@ 0x84
 800ad68:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800ad6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad72:	69fa      	ldr	r2, [r7, #28]
 800ad74:	fb02 f303 	mul.w	r3, r2, r3
 800ad78:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	6859      	ldr	r1, [r3, #4]
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	1acb      	subs	r3, r1, r3
 800ad84:	69f9      	ldr	r1, [r7, #28]
 800ad86:	fb01 f303 	mul.w	r3, r1, r3
 800ad8a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad8c:	68f9      	ldr	r1, [r7, #12]
 800ad8e:	6809      	ldr	r1, [r1, #0]
 800ad90:	4608      	mov	r0, r1
 800ad92:	6879      	ldr	r1, [r7, #4]
 800ad94:	01c9      	lsls	r1, r1, #7
 800ad96:	4401      	add	r1, r0
 800ad98:	3184      	adds	r1, #132	@ 0x84
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	461a      	mov	r2, r3
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	01db      	lsls	r3, r3, #7
 800ada8:	4413      	add	r3, r2
 800adaa:	3384      	adds	r3, #132	@ 0x84
 800adac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4619      	mov	r1, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	01db      	lsls	r3, r3, #7
 800adb8:	440b      	add	r3, r1
 800adba:	3384      	adds	r3, #132	@ 0x84
 800adbc:	4619      	mov	r1, r3
 800adbe:	4b14      	ldr	r3, [pc, #80]	@ (800ae10 <LTDC_SetConfig+0x2e8>)
 800adc0:	4013      	ands	r3, r2
 800adc2:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	461a      	mov	r2, r3
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	01db      	lsls	r3, r3, #7
 800adce:	4413      	add	r3, r2
 800add0:	3384      	adds	r3, #132	@ 0x84
 800add2:	461a      	mov	r2, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	461a      	mov	r2, r3
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	01db      	lsls	r3, r3, #7
 800ade4:	4413      	add	r3, r2
 800ade6:	3384      	adds	r3, #132	@ 0x84
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	68fa      	ldr	r2, [r7, #12]
 800adec:	6812      	ldr	r2, [r2, #0]
 800adee:	4611      	mov	r1, r2
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	01d2      	lsls	r2, r2, #7
 800adf4:	440a      	add	r2, r1
 800adf6:	3284      	adds	r2, #132	@ 0x84
 800adf8:	f043 0301 	orr.w	r3, r3, #1
 800adfc:	6013      	str	r3, [r2, #0]
}
 800adfe:	bf00      	nop
 800ae00:	3724      	adds	r7, #36	@ 0x24
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr
 800ae0a:	bf00      	nop
 800ae0c:	fffff8f8 	.word	0xfffff8f8
 800ae10:	fffff800 	.word	0xfffff800

0800ae14 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800ae14:	b480      	push	{r7}
 800ae16:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae18:	4b05      	ldr	r3, [pc, #20]	@ (800ae30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a04      	ldr	r2, [pc, #16]	@ (800ae30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ae1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae22:	6013      	str	r3, [r2, #0]
}
 800ae24:	bf00      	nop
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr
 800ae2e:	bf00      	nop
 800ae30:	40007000 	.word	0x40007000

0800ae34 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800ae3e:	4b23      	ldr	r3, [pc, #140]	@ (800aecc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae42:	4a22      	ldr	r2, [pc, #136]	@ (800aecc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae48:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae4a:	4b20      	ldr	r3, [pc, #128]	@ (800aecc <HAL_PWREx_EnableOverDrive+0x98>)
 800ae4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae52:	603b      	str	r3, [r7, #0]
 800ae54:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ae56:	4b1e      	ldr	r3, [pc, #120]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a1d      	ldr	r2, [pc, #116]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae60:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae62:	f7fa fbbf 	bl	80055e4 <HAL_GetTick>
 800ae66:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae68:	e009      	b.n	800ae7e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae6a:	f7fa fbbb 	bl	80055e4 <HAL_GetTick>
 800ae6e:	4602      	mov	r2, r0
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	1ad3      	subs	r3, r2, r3
 800ae74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae78:	d901      	bls.n	800ae7e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800ae7a:	2303      	movs	r3, #3
 800ae7c:	e022      	b.n	800aec4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae7e:	4b14      	ldr	r3, [pc, #80]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae80:	685b      	ldr	r3, [r3, #4]
 800ae82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae8a:	d1ee      	bne.n	800ae6a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ae8c:	4b10      	ldr	r3, [pc, #64]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a0f      	ldr	r2, [pc, #60]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae96:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae98:	f7fa fba4 	bl	80055e4 <HAL_GetTick>
 800ae9c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae9e:	e009      	b.n	800aeb4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aea0:	f7fa fba0 	bl	80055e4 <HAL_GetTick>
 800aea4:	4602      	mov	r2, r0
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	1ad3      	subs	r3, r2, r3
 800aeaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aeae:	d901      	bls.n	800aeb4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	e007      	b.n	800aec4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aeb4:	4b06      	ldr	r3, [pc, #24]	@ (800aed0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aebc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aec0:	d1ee      	bne.n	800aea0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	40023800 	.word	0x40023800
 800aed0:	40007000 	.word	0x40007000

0800aed4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b086      	sub	sp, #24
 800aed8:	af02      	add	r7, sp, #8
 800aeda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800aedc:	f7fa fb82 	bl	80055e4 <HAL_GetTick>
 800aee0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d101      	bne.n	800aeec <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800aee8:	2301      	movs	r3, #1
 800aeea:	e067      	b.n	800afbc <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d10b      	bne.n	800af10 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2200      	movs	r2, #0
 800aefc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f7f7 fa8f 	bl	8002424 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800af06:	f241 3188 	movw	r1, #5000	@ 0x1388
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 f85e 	bl	800afcc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	3b01      	subs	r3, #1
 800af20:	021a      	lsls	r2, r3, #8
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	430a      	orrs	r2, r1
 800af28:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af2e:	9300      	str	r3, [sp, #0]
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2200      	movs	r2, #0
 800af34:	2120      	movs	r1, #32
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 f856 	bl	800afe8 <QSPI_WaitFlagStateUntilTimeout>
 800af3c:	4603      	mov	r3, r0
 800af3e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800af40:	7afb      	ldrb	r3, [r7, #11]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d135      	bne.n	800afb2 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	681a      	ldr	r2, [r3, #0]
 800af4c:	4b1d      	ldr	r3, [pc, #116]	@ (800afc4 <HAL_QSPI_Init+0xf0>)
 800af4e:	4013      	ands	r3, r2
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	6852      	ldr	r2, [r2, #4]
 800af54:	0611      	lsls	r1, r2, #24
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	68d2      	ldr	r2, [r2, #12]
 800af5a:	4311      	orrs	r1, r2
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	69d2      	ldr	r2, [r2, #28]
 800af60:	4311      	orrs	r1, r2
 800af62:	687a      	ldr	r2, [r7, #4]
 800af64:	6a12      	ldr	r2, [r2, #32]
 800af66:	4311      	orrs	r1, r2
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	6812      	ldr	r2, [r2, #0]
 800af6c:	430b      	orrs	r3, r1
 800af6e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	4b14      	ldr	r3, [pc, #80]	@ (800afc8 <HAL_QSPI_Init+0xf4>)
 800af78:	4013      	ands	r3, r2
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	6912      	ldr	r2, [r2, #16]
 800af7e:	0411      	lsls	r1, r2, #16
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	6952      	ldr	r2, [r2, #20]
 800af84:	4311      	orrs	r1, r2
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	6992      	ldr	r2, [r2, #24]
 800af8a:	4311      	orrs	r1, r2
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	6812      	ldr	r2, [r2, #0]
 800af90:	430b      	orrs	r3, r1
 800af92:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f042 0201 	orr.w	r2, r2, #1
 800afa2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2201      	movs	r2, #1
 800afae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800afba:	7afb      	ldrb	r3, [r7, #11]
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3710      	adds	r7, #16
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	00ffff2f 	.word	0x00ffff2f
 800afc8:	ffe0f8fe 	.word	0xffe0f8fe

0800afcc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800afcc:	b480      	push	{r7}
 800afce:	b083      	sub	sp, #12
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	683a      	ldr	r2, [r7, #0]
 800afda:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800afdc:	bf00      	nop
 800afde:	370c      	adds	r7, #12
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr

0800afe8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	60f8      	str	r0, [r7, #12]
 800aff0:	60b9      	str	r1, [r7, #8]
 800aff2:	603b      	str	r3, [r7, #0]
 800aff4:	4613      	mov	r3, r2
 800aff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800aff8:	e01a      	b.n	800b030 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800affa:	69bb      	ldr	r3, [r7, #24]
 800affc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b000:	d016      	beq.n	800b030 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b002:	f7fa faef 	bl	80055e4 <HAL_GetTick>
 800b006:	4602      	mov	r2, r0
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	1ad3      	subs	r3, r2, r3
 800b00c:	69ba      	ldr	r2, [r7, #24]
 800b00e:	429a      	cmp	r2, r3
 800b010:	d302      	bcc.n	800b018 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b012:	69bb      	ldr	r3, [r7, #24]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10b      	bne.n	800b030 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2204      	movs	r2, #4
 800b01c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b024:	f043 0201 	orr.w	r2, r3, #1
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800b02c:	2301      	movs	r3, #1
 800b02e:	e00e      	b.n	800b04e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	689a      	ldr	r2, [r3, #8]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	4013      	ands	r3, r2
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	bf14      	ite	ne
 800b03e:	2301      	movne	r3, #1
 800b040:	2300      	moveq	r3, #0
 800b042:	b2db      	uxtb	r3, r3
 800b044:	461a      	mov	r2, r3
 800b046:	79fb      	ldrb	r3, [r7, #7]
 800b048:	429a      	cmp	r2, r3
 800b04a:	d1d6      	bne.n	800affa <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3710      	adds	r7, #16
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
	...

0800b058 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b086      	sub	sp, #24
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b060:	2300      	movs	r3, #0
 800b062:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d101      	bne.n	800b06e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b06a:	2301      	movs	r3, #1
 800b06c:	e291      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f003 0301 	and.w	r3, r3, #1
 800b076:	2b00      	cmp	r3, #0
 800b078:	f000 8087 	beq.w	800b18a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b07c:	4b96      	ldr	r3, [pc, #600]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	f003 030c 	and.w	r3, r3, #12
 800b084:	2b04      	cmp	r3, #4
 800b086:	d00c      	beq.n	800b0a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b088:	4b93      	ldr	r3, [pc, #588]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	f003 030c 	and.w	r3, r3, #12
 800b090:	2b08      	cmp	r3, #8
 800b092:	d112      	bne.n	800b0ba <HAL_RCC_OscConfig+0x62>
 800b094:	4b90      	ldr	r3, [pc, #576]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b09c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b0a0:	d10b      	bne.n	800b0ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0a2:	4b8d      	ldr	r3, [pc, #564]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d06c      	beq.n	800b188 <HAL_RCC_OscConfig+0x130>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d168      	bne.n	800b188 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e26b      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0c2:	d106      	bne.n	800b0d2 <HAL_RCC_OscConfig+0x7a>
 800b0c4:	4b84      	ldr	r3, [pc, #528]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	4a83      	ldr	r2, [pc, #524]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0ce:	6013      	str	r3, [r2, #0]
 800b0d0:	e02e      	b.n	800b130 <HAL_RCC_OscConfig+0xd8>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d10c      	bne.n	800b0f4 <HAL_RCC_OscConfig+0x9c>
 800b0da:	4b7f      	ldr	r3, [pc, #508]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a7e      	ldr	r2, [pc, #504]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0e4:	6013      	str	r3, [r2, #0]
 800b0e6:	4b7c      	ldr	r3, [pc, #496]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4a7b      	ldr	r2, [pc, #492]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b0ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0f0:	6013      	str	r3, [r2, #0]
 800b0f2:	e01d      	b.n	800b130 <HAL_RCC_OscConfig+0xd8>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0fc:	d10c      	bne.n	800b118 <HAL_RCC_OscConfig+0xc0>
 800b0fe:	4b76      	ldr	r3, [pc, #472]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	4a75      	ldr	r2, [pc, #468]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b104:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b108:	6013      	str	r3, [r2, #0]
 800b10a:	4b73      	ldr	r3, [pc, #460]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a72      	ldr	r2, [pc, #456]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b110:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b114:	6013      	str	r3, [r2, #0]
 800b116:	e00b      	b.n	800b130 <HAL_RCC_OscConfig+0xd8>
 800b118:	4b6f      	ldr	r3, [pc, #444]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a6e      	ldr	r2, [pc, #440]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b11e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b122:	6013      	str	r3, [r2, #0]
 800b124:	4b6c      	ldr	r3, [pc, #432]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4a6b      	ldr	r2, [pc, #428]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b12a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b12e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d013      	beq.n	800b160 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b138:	f7fa fa54 	bl	80055e4 <HAL_GetTick>
 800b13c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b13e:	e008      	b.n	800b152 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b140:	f7fa fa50 	bl	80055e4 <HAL_GetTick>
 800b144:	4602      	mov	r2, r0
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	2b64      	cmp	r3, #100	@ 0x64
 800b14c:	d901      	bls.n	800b152 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b14e:	2303      	movs	r3, #3
 800b150:	e21f      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b152:	4b61      	ldr	r3, [pc, #388]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d0f0      	beq.n	800b140 <HAL_RCC_OscConfig+0xe8>
 800b15e:	e014      	b.n	800b18a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b160:	f7fa fa40 	bl	80055e4 <HAL_GetTick>
 800b164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b166:	e008      	b.n	800b17a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b168:	f7fa fa3c 	bl	80055e4 <HAL_GetTick>
 800b16c:	4602      	mov	r2, r0
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	2b64      	cmp	r3, #100	@ 0x64
 800b174:	d901      	bls.n	800b17a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e20b      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b17a:	4b57      	ldr	r3, [pc, #348]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1f0      	bne.n	800b168 <HAL_RCC_OscConfig+0x110>
 800b186:	e000      	b.n	800b18a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b00      	cmp	r3, #0
 800b194:	d069      	beq.n	800b26a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b196:	4b50      	ldr	r3, [pc, #320]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	f003 030c 	and.w	r3, r3, #12
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00b      	beq.n	800b1ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b1a2:	4b4d      	ldr	r3, [pc, #308]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	f003 030c 	and.w	r3, r3, #12
 800b1aa:	2b08      	cmp	r3, #8
 800b1ac:	d11c      	bne.n	800b1e8 <HAL_RCC_OscConfig+0x190>
 800b1ae:	4b4a      	ldr	r3, [pc, #296]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1b0:	685b      	ldr	r3, [r3, #4]
 800b1b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d116      	bne.n	800b1e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1ba:	4b47      	ldr	r3, [pc, #284]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f003 0302 	and.w	r3, r3, #2
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d005      	beq.n	800b1d2 <HAL_RCC_OscConfig+0x17a>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	68db      	ldr	r3, [r3, #12]
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d001      	beq.n	800b1d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e1df      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1d2:	4b41      	ldr	r3, [pc, #260]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	00db      	lsls	r3, r3, #3
 800b1e0:	493d      	ldr	r1, [pc, #244]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1e6:	e040      	b.n	800b26a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	68db      	ldr	r3, [r3, #12]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d023      	beq.n	800b238 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1f0:	4b39      	ldr	r3, [pc, #228]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	4a38      	ldr	r2, [pc, #224]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b1f6:	f043 0301 	orr.w	r3, r3, #1
 800b1fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1fc:	f7fa f9f2 	bl	80055e4 <HAL_GetTick>
 800b200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b202:	e008      	b.n	800b216 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b204:	f7fa f9ee 	bl	80055e4 <HAL_GetTick>
 800b208:	4602      	mov	r2, r0
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	2b02      	cmp	r3, #2
 800b210:	d901      	bls.n	800b216 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b212:	2303      	movs	r3, #3
 800b214:	e1bd      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b216:	4b30      	ldr	r3, [pc, #192]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f003 0302 	and.w	r3, r3, #2
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d0f0      	beq.n	800b204 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b222:	4b2d      	ldr	r3, [pc, #180]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	691b      	ldr	r3, [r3, #16]
 800b22e:	00db      	lsls	r3, r3, #3
 800b230:	4929      	ldr	r1, [pc, #164]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b232:	4313      	orrs	r3, r2
 800b234:	600b      	str	r3, [r1, #0]
 800b236:	e018      	b.n	800b26a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b238:	4b27      	ldr	r3, [pc, #156]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a26      	ldr	r2, [pc, #152]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b23e:	f023 0301 	bic.w	r3, r3, #1
 800b242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b244:	f7fa f9ce 	bl	80055e4 <HAL_GetTick>
 800b248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b24a:	e008      	b.n	800b25e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b24c:	f7fa f9ca 	bl	80055e4 <HAL_GetTick>
 800b250:	4602      	mov	r2, r0
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	1ad3      	subs	r3, r2, r3
 800b256:	2b02      	cmp	r3, #2
 800b258:	d901      	bls.n	800b25e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b25a:	2303      	movs	r3, #3
 800b25c:	e199      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b25e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f003 0302 	and.w	r3, r3, #2
 800b266:	2b00      	cmp	r3, #0
 800b268:	d1f0      	bne.n	800b24c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f003 0308 	and.w	r3, r3, #8
 800b272:	2b00      	cmp	r3, #0
 800b274:	d038      	beq.n	800b2e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	695b      	ldr	r3, [r3, #20]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d019      	beq.n	800b2b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b27e:	4b16      	ldr	r3, [pc, #88]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b282:	4a15      	ldr	r2, [pc, #84]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b284:	f043 0301 	orr.w	r3, r3, #1
 800b288:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b28a:	f7fa f9ab 	bl	80055e4 <HAL_GetTick>
 800b28e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b290:	e008      	b.n	800b2a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b292:	f7fa f9a7 	bl	80055e4 <HAL_GetTick>
 800b296:	4602      	mov	r2, r0
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	1ad3      	subs	r3, r2, r3
 800b29c:	2b02      	cmp	r3, #2
 800b29e:	d901      	bls.n	800b2a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b2a0:	2303      	movs	r3, #3
 800b2a2:	e176      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b2a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b2a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2a8:	f003 0302 	and.w	r3, r3, #2
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d0f0      	beq.n	800b292 <HAL_RCC_OscConfig+0x23a>
 800b2b0:	e01a      	b.n	800b2e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b2b2:	4b09      	ldr	r3, [pc, #36]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b2b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2b6:	4a08      	ldr	r2, [pc, #32]	@ (800b2d8 <HAL_RCC_OscConfig+0x280>)
 800b2b8:	f023 0301 	bic.w	r3, r3, #1
 800b2bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2be:	f7fa f991 	bl	80055e4 <HAL_GetTick>
 800b2c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2c4:	e00a      	b.n	800b2dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b2c6:	f7fa f98d 	bl	80055e4 <HAL_GetTick>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	1ad3      	subs	r3, r2, r3
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d903      	bls.n	800b2dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b2d4:	2303      	movs	r3, #3
 800b2d6:	e15c      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
 800b2d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2dc:	4b91      	ldr	r3, [pc, #580]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b2de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2e0:	f003 0302 	and.w	r3, r3, #2
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d1ee      	bne.n	800b2c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 0304 	and.w	r3, r3, #4
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f000 80a4 	beq.w	800b43e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b2f6:	4b8b      	ldr	r3, [pc, #556]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b2f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d10d      	bne.n	800b31e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b302:	4b88      	ldr	r3, [pc, #544]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b306:	4a87      	ldr	r2, [pc, #540]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b30c:	6413      	str	r3, [r2, #64]	@ 0x40
 800b30e:	4b85      	ldr	r3, [pc, #532]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b316:	60bb      	str	r3, [r7, #8]
 800b318:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b31a:	2301      	movs	r3, #1
 800b31c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b31e:	4b82      	ldr	r3, [pc, #520]	@ (800b528 <HAL_RCC_OscConfig+0x4d0>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b326:	2b00      	cmp	r3, #0
 800b328:	d118      	bne.n	800b35c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b32a:	4b7f      	ldr	r3, [pc, #508]	@ (800b528 <HAL_RCC_OscConfig+0x4d0>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a7e      	ldr	r2, [pc, #504]	@ (800b528 <HAL_RCC_OscConfig+0x4d0>)
 800b330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b336:	f7fa f955 	bl	80055e4 <HAL_GetTick>
 800b33a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b33c:	e008      	b.n	800b350 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b33e:	f7fa f951 	bl	80055e4 <HAL_GetTick>
 800b342:	4602      	mov	r2, r0
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	1ad3      	subs	r3, r2, r3
 800b348:	2b64      	cmp	r3, #100	@ 0x64
 800b34a:	d901      	bls.n	800b350 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b34c:	2303      	movs	r3, #3
 800b34e:	e120      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b350:	4b75      	ldr	r3, [pc, #468]	@ (800b528 <HAL_RCC_OscConfig+0x4d0>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d0f0      	beq.n	800b33e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	2b01      	cmp	r3, #1
 800b362:	d106      	bne.n	800b372 <HAL_RCC_OscConfig+0x31a>
 800b364:	4b6f      	ldr	r3, [pc, #444]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b368:	4a6e      	ldr	r2, [pc, #440]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b36a:	f043 0301 	orr.w	r3, r3, #1
 800b36e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b370:	e02d      	b.n	800b3ce <HAL_RCC_OscConfig+0x376>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10c      	bne.n	800b394 <HAL_RCC_OscConfig+0x33c>
 800b37a:	4b6a      	ldr	r3, [pc, #424]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b37c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b37e:	4a69      	ldr	r2, [pc, #420]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b380:	f023 0301 	bic.w	r3, r3, #1
 800b384:	6713      	str	r3, [r2, #112]	@ 0x70
 800b386:	4b67      	ldr	r3, [pc, #412]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b38a:	4a66      	ldr	r2, [pc, #408]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b38c:	f023 0304 	bic.w	r3, r3, #4
 800b390:	6713      	str	r3, [r2, #112]	@ 0x70
 800b392:	e01c      	b.n	800b3ce <HAL_RCC_OscConfig+0x376>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	2b05      	cmp	r3, #5
 800b39a:	d10c      	bne.n	800b3b6 <HAL_RCC_OscConfig+0x35e>
 800b39c:	4b61      	ldr	r3, [pc, #388]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b39e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3a0:	4a60      	ldr	r2, [pc, #384]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3a2:	f043 0304 	orr.w	r3, r3, #4
 800b3a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3a8:	4b5e      	ldr	r3, [pc, #376]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ac:	4a5d      	ldr	r2, [pc, #372]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3ae:	f043 0301 	orr.w	r3, r3, #1
 800b3b2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3b4:	e00b      	b.n	800b3ce <HAL_RCC_OscConfig+0x376>
 800b3b6:	4b5b      	ldr	r3, [pc, #364]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ba:	4a5a      	ldr	r2, [pc, #360]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3bc:	f023 0301 	bic.w	r3, r3, #1
 800b3c0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3c2:	4b58      	ldr	r3, [pc, #352]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c6:	4a57      	ldr	r2, [pc, #348]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3c8:	f023 0304 	bic.w	r3, r3, #4
 800b3cc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	689b      	ldr	r3, [r3, #8]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d015      	beq.n	800b402 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3d6:	f7fa f905 	bl	80055e4 <HAL_GetTick>
 800b3da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3dc:	e00a      	b.n	800b3f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3de:	f7fa f901 	bl	80055e4 <HAL_GetTick>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	1ad3      	subs	r3, r2, r3
 800b3e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d901      	bls.n	800b3f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b3f0:	2303      	movs	r3, #3
 800b3f2:	e0ce      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3f4:	4b4b      	ldr	r3, [pc, #300]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b3f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3f8:	f003 0302 	and.w	r3, r3, #2
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d0ee      	beq.n	800b3de <HAL_RCC_OscConfig+0x386>
 800b400:	e014      	b.n	800b42c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b402:	f7fa f8ef 	bl	80055e4 <HAL_GetTick>
 800b406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b408:	e00a      	b.n	800b420 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b40a:	f7fa f8eb 	bl	80055e4 <HAL_GetTick>
 800b40e:	4602      	mov	r2, r0
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	1ad3      	subs	r3, r2, r3
 800b414:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b418:	4293      	cmp	r3, r2
 800b41a:	d901      	bls.n	800b420 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b41c:	2303      	movs	r3, #3
 800b41e:	e0b8      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b420:	4b40      	ldr	r3, [pc, #256]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b424:	f003 0302 	and.w	r3, r3, #2
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d1ee      	bne.n	800b40a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b42c:	7dfb      	ldrb	r3, [r7, #23]
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d105      	bne.n	800b43e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b432:	4b3c      	ldr	r3, [pc, #240]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b436:	4a3b      	ldr	r2, [pc, #236]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b43c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	699b      	ldr	r3, [r3, #24]
 800b442:	2b00      	cmp	r3, #0
 800b444:	f000 80a4 	beq.w	800b590 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b448:	4b36      	ldr	r3, [pc, #216]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b44a:	689b      	ldr	r3, [r3, #8]
 800b44c:	f003 030c 	and.w	r3, r3, #12
 800b450:	2b08      	cmp	r3, #8
 800b452:	d06b      	beq.n	800b52c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	699b      	ldr	r3, [r3, #24]
 800b458:	2b02      	cmp	r3, #2
 800b45a:	d149      	bne.n	800b4f0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b45c:	4b31      	ldr	r3, [pc, #196]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a30      	ldr	r2, [pc, #192]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b462:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b466:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b468:	f7fa f8bc 	bl	80055e4 <HAL_GetTick>
 800b46c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b46e:	e008      	b.n	800b482 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b470:	f7fa f8b8 	bl	80055e4 <HAL_GetTick>
 800b474:	4602      	mov	r2, r0
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	2b02      	cmp	r3, #2
 800b47c:	d901      	bls.n	800b482 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b47e:	2303      	movs	r3, #3
 800b480:	e087      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b482:	4b28      	ldr	r3, [pc, #160]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d1f0      	bne.n	800b470 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	69da      	ldr	r2, [r3, #28]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6a1b      	ldr	r3, [r3, #32]
 800b496:	431a      	orrs	r2, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b49c:	019b      	lsls	r3, r3, #6
 800b49e:	431a      	orrs	r2, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a4:	085b      	lsrs	r3, r3, #1
 800b4a6:	3b01      	subs	r3, #1
 800b4a8:	041b      	lsls	r3, r3, #16
 800b4aa:	431a      	orrs	r2, r3
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b0:	061b      	lsls	r3, r3, #24
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	4a1b      	ldr	r2, [pc, #108]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b4ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b4bc:	4b19      	ldr	r3, [pc, #100]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	4a18      	ldr	r2, [pc, #96]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b4c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4c8:	f7fa f88c 	bl	80055e4 <HAL_GetTick>
 800b4cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4ce:	e008      	b.n	800b4e2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4d0:	f7fa f888 	bl	80055e4 <HAL_GetTick>
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	693b      	ldr	r3, [r7, #16]
 800b4d8:	1ad3      	subs	r3, r2, r3
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d901      	bls.n	800b4e2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b4de:	2303      	movs	r3, #3
 800b4e0:	e057      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4e2:	4b10      	ldr	r3, [pc, #64]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d0f0      	beq.n	800b4d0 <HAL_RCC_OscConfig+0x478>
 800b4ee:	e04f      	b.n	800b590 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a0b      	ldr	r2, [pc, #44]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b4f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4fc:	f7fa f872 	bl	80055e4 <HAL_GetTick>
 800b500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b502:	e008      	b.n	800b516 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b504:	f7fa f86e 	bl	80055e4 <HAL_GetTick>
 800b508:	4602      	mov	r2, r0
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	1ad3      	subs	r3, r2, r3
 800b50e:	2b02      	cmp	r3, #2
 800b510:	d901      	bls.n	800b516 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b512:	2303      	movs	r3, #3
 800b514:	e03d      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b516:	4b03      	ldr	r3, [pc, #12]	@ (800b524 <HAL_RCC_OscConfig+0x4cc>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d1f0      	bne.n	800b504 <HAL_RCC_OscConfig+0x4ac>
 800b522:	e035      	b.n	800b590 <HAL_RCC_OscConfig+0x538>
 800b524:	40023800 	.word	0x40023800
 800b528:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b52c:	4b1b      	ldr	r3, [pc, #108]	@ (800b59c <HAL_RCC_OscConfig+0x544>)
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	699b      	ldr	r3, [r3, #24]
 800b536:	2b01      	cmp	r3, #1
 800b538:	d028      	beq.n	800b58c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b544:	429a      	cmp	r2, r3
 800b546:	d121      	bne.n	800b58c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b552:	429a      	cmp	r2, r3
 800b554:	d11a      	bne.n	800b58c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b55c:	4013      	ands	r3, r2
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b562:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b564:	4293      	cmp	r3, r2
 800b566:	d111      	bne.n	800b58c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b572:	085b      	lsrs	r3, r3, #1
 800b574:	3b01      	subs	r3, #1
 800b576:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b578:	429a      	cmp	r2, r3
 800b57a:	d107      	bne.n	800b58c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b586:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b588:	429a      	cmp	r2, r3
 800b58a:	d001      	beq.n	800b590 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b58c:	2301      	movs	r3, #1
 800b58e:	e000      	b.n	800b592 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b590:	2300      	movs	r3, #0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3718      	adds	r7, #24
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	40023800 	.word	0x40023800

0800b5a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d101      	bne.n	800b5b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	e0d0      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b5b8:	4b6a      	ldr	r3, [pc, #424]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f003 030f 	and.w	r3, r3, #15
 800b5c0:	683a      	ldr	r2, [r7, #0]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d910      	bls.n	800b5e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5c6:	4b67      	ldr	r3, [pc, #412]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f023 020f 	bic.w	r2, r3, #15
 800b5ce:	4965      	ldr	r1, [pc, #404]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5d6:	4b63      	ldr	r3, [pc, #396]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f003 030f 	and.w	r3, r3, #15
 800b5de:	683a      	ldr	r2, [r7, #0]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d001      	beq.n	800b5e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	e0b8      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f003 0302 	and.w	r3, r3, #2
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d020      	beq.n	800b636 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f003 0304 	and.w	r3, r3, #4
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d005      	beq.n	800b60c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b600:	4b59      	ldr	r3, [pc, #356]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	4a58      	ldr	r2, [pc, #352]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b606:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b60a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f003 0308 	and.w	r3, r3, #8
 800b614:	2b00      	cmp	r3, #0
 800b616:	d005      	beq.n	800b624 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b618:	4b53      	ldr	r3, [pc, #332]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b61a:	689b      	ldr	r3, [r3, #8]
 800b61c:	4a52      	ldr	r2, [pc, #328]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b61e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b622:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b624:	4b50      	ldr	r3, [pc, #320]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	689b      	ldr	r3, [r3, #8]
 800b630:	494d      	ldr	r1, [pc, #308]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b632:	4313      	orrs	r3, r2
 800b634:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f003 0301 	and.w	r3, r3, #1
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d040      	beq.n	800b6c4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	2b01      	cmp	r3, #1
 800b648:	d107      	bne.n	800b65a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b64a:	4b47      	ldr	r3, [pc, #284]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b652:	2b00      	cmp	r3, #0
 800b654:	d115      	bne.n	800b682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b656:	2301      	movs	r3, #1
 800b658:	e07f      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	2b02      	cmp	r3, #2
 800b660:	d107      	bne.n	800b672 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b662:	4b41      	ldr	r3, [pc, #260]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d109      	bne.n	800b682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	e073      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b672:	4b3d      	ldr	r3, [pc, #244]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f003 0302 	and.w	r3, r3, #2
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d101      	bne.n	800b682 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b67e:	2301      	movs	r3, #1
 800b680:	e06b      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b682:	4b39      	ldr	r3, [pc, #228]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f023 0203 	bic.w	r2, r3, #3
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	4936      	ldr	r1, [pc, #216]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b690:	4313      	orrs	r3, r2
 800b692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b694:	f7f9 ffa6 	bl	80055e4 <HAL_GetTick>
 800b698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b69a:	e00a      	b.n	800b6b2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b69c:	f7f9 ffa2 	bl	80055e4 <HAL_GetTick>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	1ad3      	subs	r3, r2, r3
 800b6a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d901      	bls.n	800b6b2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b6ae:	2303      	movs	r3, #3
 800b6b0:	e053      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6b2:	4b2d      	ldr	r3, [pc, #180]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	f003 020c 	and.w	r2, r3, #12
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d1eb      	bne.n	800b69c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6c4:	4b27      	ldr	r3, [pc, #156]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f003 030f 	and.w	r3, r3, #15
 800b6cc:	683a      	ldr	r2, [r7, #0]
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d210      	bcs.n	800b6f4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6d2:	4b24      	ldr	r3, [pc, #144]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f023 020f 	bic.w	r2, r3, #15
 800b6da:	4922      	ldr	r1, [pc, #136]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6e2:	4b20      	ldr	r3, [pc, #128]	@ (800b764 <HAL_RCC_ClockConfig+0x1c4>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 030f 	and.w	r3, r3, #15
 800b6ea:	683a      	ldr	r2, [r7, #0]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d001      	beq.n	800b6f4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e032      	b.n	800b75a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f003 0304 	and.w	r3, r3, #4
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d008      	beq.n	800b712 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b700:	4b19      	ldr	r3, [pc, #100]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b702:	689b      	ldr	r3, [r3, #8]
 800b704:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	4916      	ldr	r1, [pc, #88]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b70e:	4313      	orrs	r3, r2
 800b710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f003 0308 	and.w	r3, r3, #8
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d009      	beq.n	800b732 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b71e:	4b12      	ldr	r3, [pc, #72]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	691b      	ldr	r3, [r3, #16]
 800b72a:	00db      	lsls	r3, r3, #3
 800b72c:	490e      	ldr	r1, [pc, #56]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b72e:	4313      	orrs	r3, r2
 800b730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b732:	f000 f821 	bl	800b778 <HAL_RCC_GetSysClockFreq>
 800b736:	4602      	mov	r2, r0
 800b738:	4b0b      	ldr	r3, [pc, #44]	@ (800b768 <HAL_RCC_ClockConfig+0x1c8>)
 800b73a:	689b      	ldr	r3, [r3, #8]
 800b73c:	091b      	lsrs	r3, r3, #4
 800b73e:	f003 030f 	and.w	r3, r3, #15
 800b742:	490a      	ldr	r1, [pc, #40]	@ (800b76c <HAL_RCC_ClockConfig+0x1cc>)
 800b744:	5ccb      	ldrb	r3, [r1, r3]
 800b746:	fa22 f303 	lsr.w	r3, r2, r3
 800b74a:	4a09      	ldr	r2, [pc, #36]	@ (800b770 <HAL_RCC_ClockConfig+0x1d0>)
 800b74c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b74e:	4b09      	ldr	r3, [pc, #36]	@ (800b774 <HAL_RCC_ClockConfig+0x1d4>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4618      	mov	r0, r3
 800b754:	f7f7 fc44 	bl	8002fe0 <HAL_InitTick>

  return HAL_OK;
 800b758:	2300      	movs	r3, #0
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3710      	adds	r7, #16
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}
 800b762:	bf00      	nop
 800b764:	40023c00 	.word	0x40023c00
 800b768:	40023800 	.word	0x40023800
 800b76c:	08017fd8 	.word	0x08017fd8
 800b770:	20012000 	.word	0x20012000
 800b774:	20012038 	.word	0x20012038

0800b778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b77c:	b090      	sub	sp, #64	@ 0x40
 800b77e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b780:	2300      	movs	r3, #0
 800b782:	637b      	str	r3, [r7, #52]	@ 0x34
 800b784:	2300      	movs	r3, #0
 800b786:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b788:	2300      	movs	r3, #0
 800b78a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b78c:	2300      	movs	r3, #0
 800b78e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b790:	4b59      	ldr	r3, [pc, #356]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	f003 030c 	and.w	r3, r3, #12
 800b798:	2b08      	cmp	r3, #8
 800b79a:	d00d      	beq.n	800b7b8 <HAL_RCC_GetSysClockFreq+0x40>
 800b79c:	2b08      	cmp	r3, #8
 800b79e:	f200 80a1 	bhi.w	800b8e4 <HAL_RCC_GetSysClockFreq+0x16c>
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <HAL_RCC_GetSysClockFreq+0x34>
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	d003      	beq.n	800b7b2 <HAL_RCC_GetSysClockFreq+0x3a>
 800b7aa:	e09b      	b.n	800b8e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b7ac:	4b53      	ldr	r3, [pc, #332]	@ (800b8fc <HAL_RCC_GetSysClockFreq+0x184>)
 800b7ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7b0:	e09b      	b.n	800b8ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b7b2:	4b53      	ldr	r3, [pc, #332]	@ (800b900 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7b6:	e098      	b.n	800b8ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b7b8:	4b4f      	ldr	r3, [pc, #316]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b7c2:	4b4d      	ldr	r3, [pc, #308]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d028      	beq.n	800b820 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7ce:	4b4a      	ldr	r3, [pc, #296]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	099b      	lsrs	r3, r3, #6
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	623b      	str	r3, [r7, #32]
 800b7d8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7da:	6a3b      	ldr	r3, [r7, #32]
 800b7dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	4b47      	ldr	r3, [pc, #284]	@ (800b900 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7e4:	fb03 f201 	mul.w	r2, r3, r1
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	fb00 f303 	mul.w	r3, r0, r3
 800b7ee:	4413      	add	r3, r2
 800b7f0:	4a43      	ldr	r2, [pc, #268]	@ (800b900 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7f2:	fba0 1202 	umull	r1, r2, r0, r2
 800b7f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7f8:	460a      	mov	r2, r1
 800b7fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b7fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7fe:	4413      	add	r3, r2
 800b800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b804:	2200      	movs	r2, #0
 800b806:	61bb      	str	r3, [r7, #24]
 800b808:	61fa      	str	r2, [r7, #28]
 800b80a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b80e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b812:	f7f4 fcfd 	bl	8000210 <__aeabi_uldivmod>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	4613      	mov	r3, r2
 800b81c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b81e:	e053      	b.n	800b8c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b820:	4b35      	ldr	r3, [pc, #212]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	099b      	lsrs	r3, r3, #6
 800b826:	2200      	movs	r2, #0
 800b828:	613b      	str	r3, [r7, #16]
 800b82a:	617a      	str	r2, [r7, #20]
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b832:	f04f 0b00 	mov.w	fp, #0
 800b836:	4652      	mov	r2, sl
 800b838:	465b      	mov	r3, fp
 800b83a:	f04f 0000 	mov.w	r0, #0
 800b83e:	f04f 0100 	mov.w	r1, #0
 800b842:	0159      	lsls	r1, r3, #5
 800b844:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b848:	0150      	lsls	r0, r2, #5
 800b84a:	4602      	mov	r2, r0
 800b84c:	460b      	mov	r3, r1
 800b84e:	ebb2 080a 	subs.w	r8, r2, sl
 800b852:	eb63 090b 	sbc.w	r9, r3, fp
 800b856:	f04f 0200 	mov.w	r2, #0
 800b85a:	f04f 0300 	mov.w	r3, #0
 800b85e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b862:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b866:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b86a:	ebb2 0408 	subs.w	r4, r2, r8
 800b86e:	eb63 0509 	sbc.w	r5, r3, r9
 800b872:	f04f 0200 	mov.w	r2, #0
 800b876:	f04f 0300 	mov.w	r3, #0
 800b87a:	00eb      	lsls	r3, r5, #3
 800b87c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b880:	00e2      	lsls	r2, r4, #3
 800b882:	4614      	mov	r4, r2
 800b884:	461d      	mov	r5, r3
 800b886:	eb14 030a 	adds.w	r3, r4, sl
 800b88a:	603b      	str	r3, [r7, #0]
 800b88c:	eb45 030b 	adc.w	r3, r5, fp
 800b890:	607b      	str	r3, [r7, #4]
 800b892:	f04f 0200 	mov.w	r2, #0
 800b896:	f04f 0300 	mov.w	r3, #0
 800b89a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b89e:	4629      	mov	r1, r5
 800b8a0:	028b      	lsls	r3, r1, #10
 800b8a2:	4621      	mov	r1, r4
 800b8a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	028a      	lsls	r2, r1, #10
 800b8ac:	4610      	mov	r0, r2
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	60bb      	str	r3, [r7, #8]
 800b8b6:	60fa      	str	r2, [r7, #12]
 800b8b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8bc:	f7f4 fca8 	bl	8000210 <__aeabi_uldivmod>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	4613      	mov	r3, r2
 800b8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b8c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b8f8 <HAL_RCC_GetSysClockFreq+0x180>)
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	0c1b      	lsrs	r3, r3, #16
 800b8ce:	f003 0303 	and.w	r3, r3, #3
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	005b      	lsls	r3, r3, #1
 800b8d6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b8d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8e2:	e002      	b.n	800b8ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b8e4:	4b05      	ldr	r3, [pc, #20]	@ (800b8fc <HAL_RCC_GetSysClockFreq+0x184>)
 800b8e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3740      	adds	r7, #64	@ 0x40
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8f6:	bf00      	nop
 800b8f8:	40023800 	.word	0x40023800
 800b8fc:	00f42400 	.word	0x00f42400
 800b900:	017d7840 	.word	0x017d7840

0800b904 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b904:	b480      	push	{r7}
 800b906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b908:	4b03      	ldr	r3, [pc, #12]	@ (800b918 <HAL_RCC_GetHCLKFreq+0x14>)
 800b90a:	681b      	ldr	r3, [r3, #0]
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr
 800b916:	bf00      	nop
 800b918:	20012000 	.word	0x20012000

0800b91c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b920:	f7ff fff0 	bl	800b904 <HAL_RCC_GetHCLKFreq>
 800b924:	4602      	mov	r2, r0
 800b926:	4b05      	ldr	r3, [pc, #20]	@ (800b93c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b928:	689b      	ldr	r3, [r3, #8]
 800b92a:	0a9b      	lsrs	r3, r3, #10
 800b92c:	f003 0307 	and.w	r3, r3, #7
 800b930:	4903      	ldr	r1, [pc, #12]	@ (800b940 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b932:	5ccb      	ldrb	r3, [r1, r3]
 800b934:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b938:	4618      	mov	r0, r3
 800b93a:	bd80      	pop	{r7, pc}
 800b93c:	40023800 	.word	0x40023800
 800b940:	08017fe8 	.word	0x08017fe8

0800b944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b948:	f7ff ffdc 	bl	800b904 <HAL_RCC_GetHCLKFreq>
 800b94c:	4602      	mov	r2, r0
 800b94e:	4b05      	ldr	r3, [pc, #20]	@ (800b964 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	0b5b      	lsrs	r3, r3, #13
 800b954:	f003 0307 	and.w	r3, r3, #7
 800b958:	4903      	ldr	r1, [pc, #12]	@ (800b968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b95a:	5ccb      	ldrb	r3, [r1, r3]
 800b95c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b960:	4618      	mov	r0, r3
 800b962:	bd80      	pop	{r7, pc}
 800b964:	40023800 	.word	0x40023800
 800b968:	08017fe8 	.word	0x08017fe8

0800b96c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	220f      	movs	r2, #15
 800b97a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b97c:	4b12      	ldr	r3, [pc, #72]	@ (800b9c8 <HAL_RCC_GetClockConfig+0x5c>)
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	f003 0203 	and.w	r2, r3, #3
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b988:	4b0f      	ldr	r3, [pc, #60]	@ (800b9c8 <HAL_RCC_GetClockConfig+0x5c>)
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b994:	4b0c      	ldr	r3, [pc, #48]	@ (800b9c8 <HAL_RCC_GetClockConfig+0x5c>)
 800b996:	689b      	ldr	r3, [r3, #8]
 800b998:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b9a0:	4b09      	ldr	r3, [pc, #36]	@ (800b9c8 <HAL_RCC_GetClockConfig+0x5c>)
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	08db      	lsrs	r3, r3, #3
 800b9a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b9ae:	4b07      	ldr	r3, [pc, #28]	@ (800b9cc <HAL_RCC_GetClockConfig+0x60>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f003 020f 	and.w	r2, r3, #15
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	601a      	str	r2, [r3, #0]
}
 800b9ba:	bf00      	nop
 800b9bc:	370c      	adds	r7, #12
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c4:	4770      	bx	lr
 800b9c6:	bf00      	nop
 800b9c8:	40023800 	.word	0x40023800
 800b9cc:	40023c00 	.word	0x40023c00

0800b9d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b088      	sub	sp, #32
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f003 0301 	and.w	r3, r3, #1
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d012      	beq.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b9f8:	4b69      	ldr	r3, [pc, #420]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9fa:	689b      	ldr	r3, [r3, #8]
 800b9fc:	4a68      	ldr	r2, [pc, #416]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9fe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ba02:	6093      	str	r3, [r2, #8]
 800ba04:	4b66      	ldr	r3, [pc, #408]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba06:	689a      	ldr	r2, [r3, #8]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba0c:	4964      	ldr	r1, [pc, #400]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d101      	bne.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d017      	beq.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ba2a:	4b5d      	ldr	r3, [pc, #372]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba30:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba38:	4959      	ldr	r1, [pc, #356]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba48:	d101      	bne.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d101      	bne.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800ba56:	2301      	movs	r3, #1
 800ba58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d017      	beq.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ba66:	4b4e      	ldr	r3, [pc, #312]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba6c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba74:	494a      	ldr	r1, [pc, #296]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba76:	4313      	orrs	r3, r2
 800ba78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba84:	d101      	bne.n	800ba8a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800ba86:	2301      	movs	r3, #1
 800ba88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d101      	bne.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800ba92:	2301      	movs	r3, #1
 800ba94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d001      	beq.n	800baa6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800baa2:	2301      	movs	r3, #1
 800baa4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f003 0320 	and.w	r3, r3, #32
 800baae:	2b00      	cmp	r3, #0
 800bab0:	f000 808b 	beq.w	800bbca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800bab4:	4b3a      	ldr	r3, [pc, #232]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bab8:	4a39      	ldr	r2, [pc, #228]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800babe:	6413      	str	r3, [r2, #64]	@ 0x40
 800bac0:	4b37      	ldr	r3, [pc, #220]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bac8:	60bb      	str	r3, [r7, #8]
 800baca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bacc:	4b35      	ldr	r3, [pc, #212]	@ (800bba4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a34      	ldr	r2, [pc, #208]	@ (800bba4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bad6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bad8:	f7f9 fd84 	bl	80055e4 <HAL_GetTick>
 800badc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bade:	e008      	b.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bae0:	f7f9 fd80 	bl	80055e4 <HAL_GetTick>
 800bae4:	4602      	mov	r2, r0
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	1ad3      	subs	r3, r2, r3
 800baea:	2b64      	cmp	r3, #100	@ 0x64
 800baec:	d901      	bls.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800baee:	2303      	movs	r3, #3
 800baf0:	e357      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800baf2:	4b2c      	ldr	r3, [pc, #176]	@ (800bba4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d0f0      	beq.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bafe:	4b28      	ldr	r3, [pc, #160]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb06:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d035      	beq.n	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb16:	693a      	ldr	r2, [r7, #16]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d02e      	beq.n	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb1c:	4b20      	ldr	r3, [pc, #128]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb24:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bb26:	4b1e      	ldr	r3, [pc, #120]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb2a:	4a1d      	ldr	r2, [pc, #116]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb30:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bb32:	4b1b      	ldr	r3, [pc, #108]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb36:	4a1a      	ldr	r2, [pc, #104]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb3c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800bb3e:	4a18      	ldr	r2, [pc, #96]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bb44:	4b16      	ldr	r3, [pc, #88]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb48:	f003 0301 	and.w	r3, r3, #1
 800bb4c:	2b01      	cmp	r3, #1
 800bb4e:	d114      	bne.n	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb50:	f7f9 fd48 	bl	80055e4 <HAL_GetTick>
 800bb54:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb56:	e00a      	b.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bb58:	f7f9 fd44 	bl	80055e4 <HAL_GetTick>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	1ad3      	subs	r3, r2, r3
 800bb62:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d901      	bls.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	e319      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb6e:	4b0c      	ldr	r3, [pc, #48]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb72:	f003 0302 	and.w	r3, r3, #2
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d0ee      	beq.n	800bb58 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb86:	d111      	bne.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bb88:	4b05      	ldr	r3, [pc, #20]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb8a:	689b      	ldr	r3, [r3, #8]
 800bb8c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800bb94:	4b04      	ldr	r3, [pc, #16]	@ (800bba8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800bb96:	400b      	ands	r3, r1
 800bb98:	4901      	ldr	r1, [pc, #4]	@ (800bba0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	608b      	str	r3, [r1, #8]
 800bb9e:	e00b      	b.n	800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800bba0:	40023800 	.word	0x40023800
 800bba4:	40007000 	.word	0x40007000
 800bba8:	0ffffcff 	.word	0x0ffffcff
 800bbac:	4baa      	ldr	r3, [pc, #680]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbae:	689b      	ldr	r3, [r3, #8]
 800bbb0:	4aa9      	ldr	r2, [pc, #676]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbb2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800bbb6:	6093      	str	r3, [r2, #8]
 800bbb8:	4ba7      	ldr	r3, [pc, #668]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bbc4:	49a4      	ldr	r1, [pc, #656]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f003 0310 	and.w	r3, r3, #16
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d010      	beq.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bbd6:	4ba0      	ldr	r3, [pc, #640]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbdc:	4a9e      	ldr	r2, [pc, #632]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bbe2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800bbe6:	4b9c      	ldr	r3, [pc, #624]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbe8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbf0:	4999      	ldr	r1, [pc, #612]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d00a      	beq.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bc04:	4b94      	ldr	r3, [pc, #592]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc0a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc12:	4991      	ldr	r1, [pc, #580]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc14:	4313      	orrs	r3, r2
 800bc16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d00a      	beq.n	800bc3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bc26:	4b8c      	ldr	r3, [pc, #560]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc34:	4988      	ldr	r1, [pc, #544]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc36:	4313      	orrs	r3, r2
 800bc38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00a      	beq.n	800bc5e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc48:	4b83      	ldr	r3, [pc, #524]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc56:	4980      	ldr	r1, [pc, #512]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d00a      	beq.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc6a:	4b7b      	ldr	r3, [pc, #492]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc70:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc78:	4977      	ldr	r1, [pc, #476]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d00a      	beq.n	800bca2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bc8c:	4b72      	ldr	r3, [pc, #456]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc92:	f023 0203 	bic.w	r2, r3, #3
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc9a:	496f      	ldr	r1, [pc, #444]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc9c:	4313      	orrs	r3, r2
 800bc9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00a      	beq.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bcae:	4b6a      	ldr	r3, [pc, #424]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcb4:	f023 020c 	bic.w	r2, r3, #12
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcbc:	4966      	ldr	r1, [pc, #408]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d00a      	beq.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bcd0:	4b61      	ldr	r3, [pc, #388]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcd6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcde:	495e      	ldr	r1, [pc, #376]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bce0:	4313      	orrs	r3, r2
 800bce2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00a      	beq.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bcf2:	4b59      	ldr	r3, [pc, #356]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcf8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd00:	4955      	ldr	r1, [pc, #340]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd02:	4313      	orrs	r3, r2
 800bd04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d00a      	beq.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bd14:	4b50      	ldr	r3, [pc, #320]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd22:	494d      	ldr	r1, [pc, #308]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd24:	4313      	orrs	r3, r2
 800bd26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d00a      	beq.n	800bd4c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bd36:	4b48      	ldr	r3, [pc, #288]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd44:	4944      	ldr	r1, [pc, #272]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd46:	4313      	orrs	r3, r2
 800bd48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d00a      	beq.n	800bd6e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bd58:	4b3f      	ldr	r3, [pc, #252]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd66:	493c      	ldr	r1, [pc, #240]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d00a      	beq.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bd7a:	4b37      	ldr	r3, [pc, #220]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd88:	4933      	ldr	r1, [pc, #204]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d00a      	beq.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bd9c:	4b2e      	ldr	r3, [pc, #184]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bda2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bdaa:	492b      	ldr	r1, [pc, #172]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdac:	4313      	orrs	r3, r2
 800bdae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d011      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bdbe:	4b26      	ldr	r3, [pc, #152]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdc4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdcc:	4922      	ldr	r1, [pc, #136]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bddc:	d101      	bne.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800bdde:	2301      	movs	r3, #1
 800bde0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f003 0308 	and.w	r3, r3, #8
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d001      	beq.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d00a      	beq.n	800be14 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bdfe:	4b16      	ldr	r3, [pc, #88]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be04:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be0c:	4912      	ldr	r1, [pc, #72]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be0e:	4313      	orrs	r3, r2
 800be10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d00b      	beq.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800be20:	4b0d      	ldr	r3, [pc, #52]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be26:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be30:	4909      	ldr	r1, [pc, #36]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be32:	4313      	orrs	r3, r2
 800be34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800be38:	69fb      	ldr	r3, [r7, #28]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d006      	beq.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be46:	2b00      	cmp	r3, #0
 800be48:	f000 80d9 	beq.w	800bffe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800be4c:	4b02      	ldr	r3, [pc, #8]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a01      	ldr	r2, [pc, #4]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be56:	e001      	b.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800be58:	40023800 	.word	0x40023800
 800be5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be5e:	f7f9 fbc1 	bl	80055e4 <HAL_GetTick>
 800be62:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be64:	e008      	b.n	800be78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800be66:	f7f9 fbbd 	bl	80055e4 <HAL_GetTick>
 800be6a:	4602      	mov	r2, r0
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	1ad3      	subs	r3, r2, r3
 800be70:	2b64      	cmp	r3, #100	@ 0x64
 800be72:	d901      	bls.n	800be78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be74:	2303      	movs	r3, #3
 800be76:	e194      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be78:	4b6c      	ldr	r3, [pc, #432]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be80:	2b00      	cmp	r3, #0
 800be82:	d1f0      	bne.n	800be66 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f003 0301 	and.w	r3, r3, #1
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d021      	beq.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be94:	2b00      	cmp	r3, #0
 800be96:	d11d      	bne.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800be98:	4b64      	ldr	r3, [pc, #400]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be9e:	0c1b      	lsrs	r3, r3, #16
 800bea0:	f003 0303 	and.w	r3, r3, #3
 800bea4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bea6:	4b61      	ldr	r3, [pc, #388]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800beac:	0e1b      	lsrs	r3, r3, #24
 800beae:	f003 030f 	and.w	r3, r3, #15
 800beb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	019a      	lsls	r2, r3, #6
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	041b      	lsls	r3, r3, #16
 800bebe:	431a      	orrs	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	061b      	lsls	r3, r3, #24
 800bec4:	431a      	orrs	r2, r3
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	689b      	ldr	r3, [r3, #8]
 800beca:	071b      	lsls	r3, r3, #28
 800becc:	4957      	ldr	r1, [pc, #348]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bece:	4313      	orrs	r3, r2
 800bed0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d004      	beq.n	800beea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bee4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bee8:	d00a      	beq.n	800bf00 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d02e      	beq.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800befa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800befe:	d129      	bne.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bf00:	4b4a      	ldr	r3, [pc, #296]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf06:	0c1b      	lsrs	r3, r3, #16
 800bf08:	f003 0303 	and.w	r3, r3, #3
 800bf0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bf0e:	4b47      	ldr	r3, [pc, #284]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf14:	0f1b      	lsrs	r3, r3, #28
 800bf16:	f003 0307 	and.w	r3, r3, #7
 800bf1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	019a      	lsls	r2, r3, #6
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	041b      	lsls	r3, r3, #16
 800bf26:	431a      	orrs	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	061b      	lsls	r3, r3, #24
 800bf2e:	431a      	orrs	r2, r3
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	071b      	lsls	r3, r3, #28
 800bf34:	493d      	ldr	r1, [pc, #244]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf36:	4313      	orrs	r3, r2
 800bf38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bf3c:	4b3b      	ldr	r3, [pc, #236]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf42:	f023 021f 	bic.w	r2, r3, #31
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	4937      	ldr	r1, [pc, #220]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d01d      	beq.n	800bf9c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bf60:	4b32      	ldr	r3, [pc, #200]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf66:	0e1b      	lsrs	r3, r3, #24
 800bf68:	f003 030f 	and.w	r3, r3, #15
 800bf6c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bf6e:	4b2f      	ldr	r3, [pc, #188]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf74:	0f1b      	lsrs	r3, r3, #28
 800bf76:	f003 0307 	and.w	r3, r3, #7
 800bf7a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	685b      	ldr	r3, [r3, #4]
 800bf80:	019a      	lsls	r2, r3, #6
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	691b      	ldr	r3, [r3, #16]
 800bf86:	041b      	lsls	r3, r3, #16
 800bf88:	431a      	orrs	r2, r3
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	061b      	lsls	r3, r3, #24
 800bf8e:	431a      	orrs	r2, r3
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	071b      	lsls	r3, r3, #28
 800bf94:	4925      	ldr	r1, [pc, #148]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf96:	4313      	orrs	r3, r2
 800bf98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d011      	beq.n	800bfcc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	019a      	lsls	r2, r3, #6
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	691b      	ldr	r3, [r3, #16]
 800bfb2:	041b      	lsls	r3, r3, #16
 800bfb4:	431a      	orrs	r2, r3
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	061b      	lsls	r3, r3, #24
 800bfbc:	431a      	orrs	r2, r3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	071b      	lsls	r3, r3, #28
 800bfc4:	4919      	ldr	r1, [pc, #100]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bfcc:	4b17      	ldr	r3, [pc, #92]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a16      	ldr	r2, [pc, #88]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bfd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfd8:	f7f9 fb04 	bl	80055e4 <HAL_GetTick>
 800bfdc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfde:	e008      	b.n	800bff2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bfe0:	f7f9 fb00 	bl	80055e4 <HAL_GetTick>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	1ad3      	subs	r3, r2, r3
 800bfea:	2b64      	cmp	r3, #100	@ 0x64
 800bfec:	d901      	bls.n	800bff2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfee:	2303      	movs	r3, #3
 800bff0:	e0d7      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bff2:	4b0e      	ldr	r3, [pc, #56]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d0f0      	beq.n	800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bffe:	69bb      	ldr	r3, [r7, #24]
 800c000:	2b01      	cmp	r3, #1
 800c002:	f040 80cd 	bne.w	800c1a0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c006:	4b09      	ldr	r3, [pc, #36]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a08      	ldr	r2, [pc, #32]	@ (800c02c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c00c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c010:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c012:	f7f9 fae7 	bl	80055e4 <HAL_GetTick>
 800c016:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c018:	e00a      	b.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c01a:	f7f9 fae3 	bl	80055e4 <HAL_GetTick>
 800c01e:	4602      	mov	r2, r0
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	1ad3      	subs	r3, r2, r3
 800c024:	2b64      	cmp	r3, #100	@ 0x64
 800c026:	d903      	bls.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c028:	2303      	movs	r3, #3
 800c02a:	e0ba      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800c02c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c030:	4b5e      	ldr	r3, [pc, #376]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c03c:	d0ed      	beq.n	800c01a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c046:	2b00      	cmp	r3, #0
 800c048:	d003      	beq.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d009      	beq.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d02e      	beq.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c062:	2b00      	cmp	r3, #0
 800c064:	d12a      	bne.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c066:	4b51      	ldr	r3, [pc, #324]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c06c:	0c1b      	lsrs	r3, r3, #16
 800c06e:	f003 0303 	and.w	r3, r3, #3
 800c072:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c074:	4b4d      	ldr	r3, [pc, #308]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c07a:	0f1b      	lsrs	r3, r3, #28
 800c07c:	f003 0307 	and.w	r3, r3, #7
 800c080:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	695b      	ldr	r3, [r3, #20]
 800c086:	019a      	lsls	r2, r3, #6
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	041b      	lsls	r3, r3, #16
 800c08c:	431a      	orrs	r2, r3
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	699b      	ldr	r3, [r3, #24]
 800c092:	061b      	lsls	r3, r3, #24
 800c094:	431a      	orrs	r2, r3
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	071b      	lsls	r3, r3, #28
 800c09a:	4944      	ldr	r1, [pc, #272]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c09c:	4313      	orrs	r3, r2
 800c09e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c0a2:	4b42      	ldr	r3, [pc, #264]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0a8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	021b      	lsls	r3, r3, #8
 800c0b4:	493d      	ldr	r1, [pc, #244]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0b6:	4313      	orrs	r3, r2
 800c0b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d022      	beq.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0d0:	d11d      	bne.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c0d2:	4b36      	ldr	r3, [pc, #216]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0d8:	0e1b      	lsrs	r3, r3, #24
 800c0da:	f003 030f 	and.w	r3, r3, #15
 800c0de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c0e0:	4b32      	ldr	r3, [pc, #200]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0e6:	0f1b      	lsrs	r3, r3, #28
 800c0e8:	f003 0307 	and.w	r3, r3, #7
 800c0ec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	695b      	ldr	r3, [r3, #20]
 800c0f2:	019a      	lsls	r2, r3, #6
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6a1b      	ldr	r3, [r3, #32]
 800c0f8:	041b      	lsls	r3, r3, #16
 800c0fa:	431a      	orrs	r2, r3
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	061b      	lsls	r3, r3, #24
 800c100:	431a      	orrs	r2, r3
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	071b      	lsls	r3, r3, #28
 800c106:	4929      	ldr	r1, [pc, #164]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c108:	4313      	orrs	r3, r2
 800c10a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f003 0308 	and.w	r3, r3, #8
 800c116:	2b00      	cmp	r3, #0
 800c118:	d028      	beq.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c11a:	4b24      	ldr	r3, [pc, #144]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c11c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c120:	0e1b      	lsrs	r3, r3, #24
 800c122:	f003 030f 	and.w	r3, r3, #15
 800c126:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c128:	4b20      	ldr	r3, [pc, #128]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c12a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c12e:	0c1b      	lsrs	r3, r3, #16
 800c130:	f003 0303 	and.w	r3, r3, #3
 800c134:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	695b      	ldr	r3, [r3, #20]
 800c13a:	019a      	lsls	r2, r3, #6
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	041b      	lsls	r3, r3, #16
 800c140:	431a      	orrs	r2, r3
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	061b      	lsls	r3, r3, #24
 800c146:	431a      	orrs	r2, r3
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	69db      	ldr	r3, [r3, #28]
 800c14c:	071b      	lsls	r3, r3, #28
 800c14e:	4917      	ldr	r1, [pc, #92]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c150:	4313      	orrs	r3, r2
 800c152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c156:	4b15      	ldr	r3, [pc, #84]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c158:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c15c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c164:	4911      	ldr	r1, [pc, #68]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c166:	4313      	orrs	r3, r2
 800c168:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c16c:	4b0f      	ldr	r3, [pc, #60]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	4a0e      	ldr	r2, [pc, #56]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c176:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c178:	f7f9 fa34 	bl	80055e4 <HAL_GetTick>
 800c17c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c17e:	e008      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c180:	f7f9 fa30 	bl	80055e4 <HAL_GetTick>
 800c184:	4602      	mov	r2, r0
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	1ad3      	subs	r3, r2, r3
 800c18a:	2b64      	cmp	r3, #100	@ 0x64
 800c18c:	d901      	bls.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c18e:	2303      	movs	r3, #3
 800c190:	e007      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c192:	4b06      	ldr	r3, [pc, #24]	@ (800c1ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c19a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c19e:	d1ef      	bne.n	800c180 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c1a0:	2300      	movs	r3, #0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3720      	adds	r7, #32
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
 800c1aa:	bf00      	nop
 800c1ac:	40023800 	.word	0x40023800

0800c1b0 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	4a80      	ldr	r2, [pc, #512]	@ (800c3c0 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c1c0:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c1c2:	4b80      	ldr	r3, [pc, #512]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1c8:	099b      	lsrs	r3, r3, #6
 800c1ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c1d2:	4b7c      	ldr	r3, [pc, #496]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1d8:	0c1b      	lsrs	r3, r3, #16
 800c1da:	f003 0203 	and.w	r2, r3, #3
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c1e2:	4b78      	ldr	r3, [pc, #480]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1e8:	0e1b      	lsrs	r3, r3, #24
 800c1ea:	f003 020f 	and.w	r2, r3, #15
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c1f2:	4b74      	ldr	r3, [pc, #464]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1f8:	0f1b      	lsrs	r3, r3, #28
 800c1fa:	f003 0207 	and.w	r2, r3, #7
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c202:	4b70      	ldr	r3, [pc, #448]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c208:	099b      	lsrs	r3, r3, #6
 800c20a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c212:	4b6c      	ldr	r3, [pc, #432]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c218:	0c1b      	lsrs	r3, r3, #16
 800c21a:	f003 0203 	and.w	r2, r3, #3
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c222:	4b68      	ldr	r3, [pc, #416]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c228:	0e1b      	lsrs	r3, r3, #24
 800c22a:	f003 020f 	and.w	r2, r3, #15
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c232:	4b64      	ldr	r3, [pc, #400]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c238:	0f1b      	lsrs	r3, r3, #28
 800c23a:	f003 0207 	and.w	r2, r3, #7
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c242:	4b60      	ldr	r3, [pc, #384]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c244:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c248:	f003 021f 	and.w	r2, r3, #31
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c250:	4b5c      	ldr	r3, [pc, #368]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c252:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c256:	0a1b      	lsrs	r3, r3, #8
 800c258:	f003 021f 	and.w	r2, r3, #31
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c260:	4b58      	ldr	r3, [pc, #352]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c262:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c266:	0c1b      	lsrs	r3, r3, #16
 800c268:	f003 0203 	and.w	r2, r3, #3
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c270:	4b54      	ldr	r3, [pc, #336]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c272:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c276:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c27e:	4b51      	ldr	r3, [pc, #324]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c280:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c284:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c28c:	4b4d      	ldr	r3, [pc, #308]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c298:	4b4a      	ldr	r3, [pc, #296]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c29a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c29e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c2a6:	4b47      	ldr	r3, [pc, #284]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2ac:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c2b4:	4b43      	ldr	r3, [pc, #268]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2ba:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c2c2:	4b40      	ldr	r3, [pc, #256]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2c8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c2d0:	4b3c      	ldr	r3, [pc, #240]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d6:	f003 0203 	and.w	r2, r3, #3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c2de:	4b39      	ldr	r3, [pc, #228]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2e4:	f003 020c 	and.w	r2, r3, #12
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c2ec:	4b35      	ldr	r3, [pc, #212]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2f2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c2fa:	4b32      	ldr	r3, [pc, #200]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c300:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c308:	4b2e      	ldr	r3, [pc, #184]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c30e:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c316:	4b2b      	ldr	r3, [pc, #172]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c31c:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c324:	4b27      	ldr	r3, [pc, #156]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c32a:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c332:	4b24      	ldr	r3, [pc, #144]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c338:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c340:	4b20      	ldr	r3, [pc, #128]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c346:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c34e:	4b1d      	ldr	r3, [pc, #116]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c354:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c35c:	4b19      	ldr	r3, [pc, #100]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c362:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c36a:	4b16      	ldr	r3, [pc, #88]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c36c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c370:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c37a:	4b12      	ldr	r3, [pc, #72]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c37c:	689b      	ldr	r3, [r3, #8]
 800c37e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c382:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c384:	4b0f      	ldr	r3, [pc, #60]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c388:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	431a      	orrs	r2, r3
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c394:	4b0b      	ldr	r3, [pc, #44]	@ (800c3c4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c396:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c39a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d103      	bne.n	800c3aa <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c3a8:	e003      	b.n	800c3b2 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c3b0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c3b2:	bf00      	nop
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop
 800c3c0:	00fffff1 	.word	0x00fffff1
 800c3c4:	40023800 	.word	0x40023800

0800c3c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b087      	sub	sp, #28
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c3e6:	f040 808d 	bne.w	800c504 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c3ea:	4b93      	ldr	r3, [pc, #588]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3f0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c3f8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c400:	d07c      	beq.n	800c4fc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c408:	d87b      	bhi.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d004      	beq.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c416:	d039      	beq.n	800c48c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c418:	e073      	b.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c41a:	4b87      	ldr	r3, [pc, #540]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c41c:	685b      	ldr	r3, [r3, #4]
 800c41e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c422:	2b00      	cmp	r3, #0
 800c424:	d108      	bne.n	800c438 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c426:	4b84      	ldr	r3, [pc, #528]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c42e:	4a83      	ldr	r2, [pc, #524]	@ (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c430:	fbb2 f3f3 	udiv	r3, r2, r3
 800c434:	613b      	str	r3, [r7, #16]
 800c436:	e007      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c438:	4b7f      	ldr	r3, [pc, #508]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c43a:	685b      	ldr	r3, [r3, #4]
 800c43c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c440:	4a7f      	ldr	r2, [pc, #508]	@ (800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c442:	fbb2 f3f3 	udiv	r3, r2, r3
 800c446:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c448:	4b7b      	ldr	r3, [pc, #492]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c44a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c44e:	0e1b      	lsrs	r3, r3, #24
 800c450:	f003 030f 	and.w	r3, r3, #15
 800c454:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c456:	4b78      	ldr	r3, [pc, #480]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c45c:	099b      	lsrs	r3, r3, #6
 800c45e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c462:	693a      	ldr	r2, [r7, #16]
 800c464:	fb03 f202 	mul.w	r2, r3, r2
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c46e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c470:	4b71      	ldr	r3, [pc, #452]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c472:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c476:	0a1b      	lsrs	r3, r3, #8
 800c478:	f003 031f 	and.w	r3, r3, #31
 800c47c:	3301      	adds	r3, #1
 800c47e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c480:	697a      	ldr	r2, [r7, #20]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	fbb2 f3f3 	udiv	r3, r2, r3
 800c488:	617b      	str	r3, [r7, #20]
        break;
 800c48a:	e03b      	b.n	800c504 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c48c:	4b6a      	ldr	r3, [pc, #424]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c48e:	685b      	ldr	r3, [r3, #4]
 800c490:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c494:	2b00      	cmp	r3, #0
 800c496:	d108      	bne.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c498:	4b67      	ldr	r3, [pc, #412]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c49a:	685b      	ldr	r3, [r3, #4]
 800c49c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4a0:	4a66      	ldr	r2, [pc, #408]	@ (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c4a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4a6:	613b      	str	r3, [r7, #16]
 800c4a8:	e007      	b.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c4aa:	4b63      	ldr	r3, [pc, #396]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4b2:	4a63      	ldr	r2, [pc, #396]	@ (800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c4b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c4ba:	4b5f      	ldr	r3, [pc, #380]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4c0:	0e1b      	lsrs	r3, r3, #24
 800c4c2:	f003 030f 	and.w	r3, r3, #15
 800c4c6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c4c8:	4b5b      	ldr	r3, [pc, #364]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4ce:	099b      	lsrs	r3, r3, #6
 800c4d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	fb03 f202 	mul.w	r2, r3, r2
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4e0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c4e2:	4b55      	ldr	r3, [pc, #340]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4e8:	f003 031f 	and.w	r3, r3, #31
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c4f0:	697a      	ldr	r2, [r7, #20]
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4f8:	617b      	str	r3, [r7, #20]
        break;
 800c4fa:	e003      	b.n	800c504 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c4fc:	4b51      	ldr	r3, [pc, #324]	@ (800c644 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c4fe:	617b      	str	r3, [r7, #20]
        break;
 800c500:	e000      	b.n	800c504 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c502:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c50a:	f040 808d 	bne.w	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c50e:	4b4a      	ldr	r3, [pc, #296]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c514:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c51c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c524:	d07c      	beq.n	800c620 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c52c:	d87b      	bhi.n	800c626 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d004      	beq.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c53a:	d039      	beq.n	800c5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c53c:	e073      	b.n	800c626 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c53e:	4b3e      	ldr	r3, [pc, #248]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c546:	2b00      	cmp	r3, #0
 800c548:	d108      	bne.n	800c55c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c54a:	4b3b      	ldr	r3, [pc, #236]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c552:	4a3a      	ldr	r2, [pc, #232]	@ (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c554:	fbb2 f3f3 	udiv	r3, r2, r3
 800c558:	613b      	str	r3, [r7, #16]
 800c55a:	e007      	b.n	800c56c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c55c:	4b36      	ldr	r3, [pc, #216]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c564:	4a36      	ldr	r2, [pc, #216]	@ (800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c566:	fbb2 f3f3 	udiv	r3, r2, r3
 800c56a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c56c:	4b32      	ldr	r3, [pc, #200]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c56e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c572:	0e1b      	lsrs	r3, r3, #24
 800c574:	f003 030f 	and.w	r3, r3, #15
 800c578:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c57a:	4b2f      	ldr	r3, [pc, #188]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c57c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c580:	099b      	lsrs	r3, r3, #6
 800c582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c586:	693a      	ldr	r2, [r7, #16]
 800c588:	fb03 f202 	mul.w	r2, r3, r2
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c592:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c594:	4b28      	ldr	r3, [pc, #160]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c596:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c59a:	0a1b      	lsrs	r3, r3, #8
 800c59c:	f003 031f 	and.w	r3, r3, #31
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c5a4:	697a      	ldr	r2, [r7, #20]
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ac:	617b      	str	r3, [r7, #20]
        break;
 800c5ae:	e03b      	b.n	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c5b0:	4b21      	ldr	r3, [pc, #132]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d108      	bne.n	800c5ce <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c5bc:	4b1e      	ldr	r3, [pc, #120]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5c4:	4a1d      	ldr	r2, [pc, #116]	@ (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c5c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ca:	613b      	str	r3, [r7, #16]
 800c5cc:	e007      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c5ce:	4b1a      	ldr	r3, [pc, #104]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5d0:	685b      	ldr	r3, [r3, #4]
 800c5d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5d6:	4a1a      	ldr	r2, [pc, #104]	@ (800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5dc:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c5de:	4b16      	ldr	r3, [pc, #88]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5e4:	0e1b      	lsrs	r3, r3, #24
 800c5e6:	f003 030f 	and.w	r3, r3, #15
 800c5ea:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c5ec:	4b12      	ldr	r3, [pc, #72]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5f2:	099b      	lsrs	r3, r3, #6
 800c5f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5f8:	693a      	ldr	r2, [r7, #16]
 800c5fa:	fb03 f202 	mul.w	r2, r3, r2
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	fbb2 f3f3 	udiv	r3, r2, r3
 800c604:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c606:	4b0c      	ldr	r3, [pc, #48]	@ (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c60c:	f003 031f 	and.w	r3, r3, #31
 800c610:	3301      	adds	r3, #1
 800c612:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c614:	697a      	ldr	r2, [r7, #20]
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	fbb2 f3f3 	udiv	r3, r2, r3
 800c61c:	617b      	str	r3, [r7, #20]
        break;
 800c61e:	e003      	b.n	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c620:	4b08      	ldr	r3, [pc, #32]	@ (800c644 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c622:	617b      	str	r3, [r7, #20]
        break;
 800c624:	e000      	b.n	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c626:	bf00      	nop
      }
    }
  }

  return frequency;
 800c628:	697b      	ldr	r3, [r7, #20]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	371c      	adds	r7, #28
 800c62e:	46bd      	mov	sp, r7
 800c630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop
 800c638:	40023800 	.word	0x40023800
 800c63c:	00f42400 	.word	0x00f42400
 800c640:	017d7840 	.word	0x017d7840
 800c644:	00bb8000 	.word	0x00bb8000

0800c648 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b084      	sub	sp, #16
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d101      	bne.n	800c65a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c656:	2301      	movs	r3, #1
 800c658:	e071      	b.n	800c73e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	7f5b      	ldrb	r3, [r3, #29]
 800c65e:	b2db      	uxtb	r3, r3
 800c660:	2b00      	cmp	r3, #0
 800c662:	d105      	bne.n	800c670 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2200      	movs	r2, #0
 800c668:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f7f5 ff6a 	bl	8002544 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2202      	movs	r2, #2
 800c674:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	f003 0310 	and.w	r3, r3, #16
 800c680:	2b10      	cmp	r3, #16
 800c682:	d053      	beq.n	800c72c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	22ca      	movs	r2, #202	@ 0xca
 800c68a:	625a      	str	r2, [r3, #36]	@ 0x24
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	2253      	movs	r2, #83	@ 0x53
 800c692:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f000 fac7 	bl	800cc28 <RTC_EnterInitMode>
 800c69a:	4603      	mov	r3, r0
 800c69c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c69e:	7bfb      	ldrb	r3, [r7, #15]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d12a      	bne.n	800c6fa <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	6899      	ldr	r1, [r3, #8]
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681a      	ldr	r2, [r3, #0]
 800c6ae:	4b26      	ldr	r3, [pc, #152]	@ (800c748 <HAL_RTC_Init+0x100>)
 800c6b0:	400b      	ands	r3, r1
 800c6b2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	6899      	ldr	r1, [r3, #8]
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	685a      	ldr	r2, [r3, #4]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	431a      	orrs	r2, r3
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	695b      	ldr	r3, [r3, #20]
 800c6c8:	431a      	orrs	r2, r3
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	430a      	orrs	r2, r1
 800c6d0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	687a      	ldr	r2, [r7, #4]
 800c6d8:	68d2      	ldr	r2, [r2, #12]
 800c6da:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	6919      	ldr	r1, [r3, #16]
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	689b      	ldr	r3, [r3, #8]
 800c6e6:	041a      	lsls	r2, r3, #16
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	430a      	orrs	r2, r1
 800c6ee:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f000 fad0 	bl	800cc96 <RTC_ExitInitMode>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6fa:	7bfb      	ldrb	r3, [r7, #15]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d110      	bne.n	800c722 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f022 0208 	bic.w	r2, r2, #8
 800c70e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	699a      	ldr	r2, [r3, #24]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	430a      	orrs	r2, r1
 800c720:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	22ff      	movs	r2, #255	@ 0xff
 800c728:	625a      	str	r2, [r3, #36]	@ 0x24
 800c72a:	e001      	b.n	800c730 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c72c:	2300      	movs	r3, #0
 800c72e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c730:	7bfb      	ldrb	r3, [r7, #15]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d102      	bne.n	800c73c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2201      	movs	r2, #1
 800c73a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c73c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3710      	adds	r7, #16
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}
 800c746:	bf00      	nop
 800c748:	ff8fffbf 	.word	0xff8fffbf

0800c74c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c74c:	b590      	push	{r4, r7, lr}
 800c74e:	b087      	sub	sp, #28
 800c750:	af00      	add	r7, sp, #0
 800c752:	60f8      	str	r0, [r7, #12]
 800c754:	60b9      	str	r1, [r7, #8]
 800c756:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c758:	2300      	movs	r3, #0
 800c75a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	7f1b      	ldrb	r3, [r3, #28]
 800c760:	2b01      	cmp	r3, #1
 800c762:	d101      	bne.n	800c768 <HAL_RTC_SetTime+0x1c>
 800c764:	2302      	movs	r3, #2
 800c766:	e085      	b.n	800c874 <HAL_RTC_SetTime+0x128>
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2201      	movs	r2, #1
 800c76c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	2202      	movs	r2, #2
 800c772:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d126      	bne.n	800c7c8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c784:	2b00      	cmp	r3, #0
 800c786:	d102      	bne.n	800c78e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	2200      	movs	r2, #0
 800c78c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	4618      	mov	r0, r3
 800c794:	f000 faa4 	bl	800cce0 <RTC_ByteToBcd2>
 800c798:	4603      	mov	r3, r0
 800c79a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	785b      	ldrb	r3, [r3, #1]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 fa9d 	bl	800cce0 <RTC_ByteToBcd2>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c7aa:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	789b      	ldrb	r3, [r3, #2]
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f000 fa95 	bl	800cce0 <RTC_ByteToBcd2>
 800c7b6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c7b8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	78db      	ldrb	r3, [r3, #3]
 800c7c0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	617b      	str	r3, [r7, #20]
 800c7c6:	e018      	b.n	800c7fa <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	689b      	ldr	r3, [r3, #8]
 800c7ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d102      	bne.n	800c7dc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	2200      	movs	r2, #0
 800c7da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	781b      	ldrb	r3, [r3, #0]
 800c7e0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	785b      	ldrb	r3, [r3, #1]
 800c7e6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7e8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c7ea:	68ba      	ldr	r2, [r7, #8]
 800c7ec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7ee:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	78db      	ldrb	r3, [r3, #3]
 800c7f4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7f6:	4313      	orrs	r3, r2
 800c7f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	22ca      	movs	r2, #202	@ 0xca
 800c800:	625a      	str	r2, [r3, #36]	@ 0x24
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	2253      	movs	r2, #83	@ 0x53
 800c808:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c80a:	68f8      	ldr	r0, [r7, #12]
 800c80c:	f000 fa0c 	bl	800cc28 <RTC_EnterInitMode>
 800c810:	4603      	mov	r3, r0
 800c812:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c814:	7cfb      	ldrb	r3, [r7, #19]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d11e      	bne.n	800c858 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	6979      	ldr	r1, [r7, #20]
 800c820:	4b16      	ldr	r3, [pc, #88]	@ (800c87c <HAL_RTC_SetTime+0x130>)
 800c822:	400b      	ands	r3, r1
 800c824:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	689a      	ldr	r2, [r3, #8]
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c834:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	6899      	ldr	r1, [r3, #8]
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	68da      	ldr	r2, [r3, #12]
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	691b      	ldr	r3, [r3, #16]
 800c844:	431a      	orrs	r2, r3
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	430a      	orrs	r2, r1
 800c84c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c84e:	68f8      	ldr	r0, [r7, #12]
 800c850:	f000 fa21 	bl	800cc96 <RTC_ExitInitMode>
 800c854:	4603      	mov	r3, r0
 800c856:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c858:	7cfb      	ldrb	r3, [r7, #19]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d102      	bne.n	800c864 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	2201      	movs	r2, #1
 800c862:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	22ff      	movs	r2, #255	@ 0xff
 800c86a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2200      	movs	r2, #0
 800c870:	771a      	strb	r2, [r3, #28]

  return status;
 800c872:	7cfb      	ldrb	r3, [r7, #19]
}
 800c874:	4618      	mov	r0, r3
 800c876:	371c      	adds	r7, #28
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd90      	pop	{r4, r7, pc}
 800c87c:	007f7f7f 	.word	0x007f7f7f

0800c880 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c880:	b590      	push	{r4, r7, lr}
 800c882:	b087      	sub	sp, #28
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c88c:	2300      	movs	r3, #0
 800c88e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	7f1b      	ldrb	r3, [r3, #28]
 800c894:	2b01      	cmp	r3, #1
 800c896:	d101      	bne.n	800c89c <HAL_RTC_SetDate+0x1c>
 800c898:	2302      	movs	r3, #2
 800c89a:	e06f      	b.n	800c97c <HAL_RTC_SetDate+0xfc>
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2201      	movs	r2, #1
 800c8a0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2202      	movs	r2, #2
 800c8a6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d10e      	bne.n	800c8cc <HAL_RTC_SetDate+0x4c>
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	785b      	ldrb	r3, [r3, #1]
 800c8b2:	f003 0310 	and.w	r3, r3, #16
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d008      	beq.n	800c8cc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	785b      	ldrb	r3, [r3, #1]
 800c8be:	f023 0310 	bic.w	r3, r3, #16
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	330a      	adds	r3, #10
 800c8c6:	b2da      	uxtb	r2, r3
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d11c      	bne.n	800c90c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	78db      	ldrb	r3, [r3, #3]
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f000 fa02 	bl	800cce0 <RTC_ByteToBcd2>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	785b      	ldrb	r3, [r3, #1]
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f000 f9fb 	bl	800cce0 <RTC_ByteToBcd2>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8ee:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	789b      	ldrb	r3, [r3, #2]
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f000 f9f3 	bl	800cce0 <RTC_ByteToBcd2>
 800c8fa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8fc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c906:	4313      	orrs	r3, r2
 800c908:	617b      	str	r3, [r7, #20]
 800c90a:	e00e      	b.n	800c92a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	78db      	ldrb	r3, [r3, #3]
 800c910:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c912:	68bb      	ldr	r3, [r7, #8]
 800c914:	785b      	ldrb	r3, [r3, #1]
 800c916:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c918:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c91a:	68ba      	ldr	r2, [r7, #8]
 800c91c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c91e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c926:	4313      	orrs	r3, r2
 800c928:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	22ca      	movs	r2, #202	@ 0xca
 800c930:	625a      	str	r2, [r3, #36]	@ 0x24
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	2253      	movs	r2, #83	@ 0x53
 800c938:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c93a:	68f8      	ldr	r0, [r7, #12]
 800c93c:	f000 f974 	bl	800cc28 <RTC_EnterInitMode>
 800c940:	4603      	mov	r3, r0
 800c942:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c944:	7cfb      	ldrb	r3, [r7, #19]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d10a      	bne.n	800c960 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	6979      	ldr	r1, [r7, #20]
 800c950:	4b0c      	ldr	r3, [pc, #48]	@ (800c984 <HAL_RTC_SetDate+0x104>)
 800c952:	400b      	ands	r3, r1
 800c954:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c956:	68f8      	ldr	r0, [r7, #12]
 800c958:	f000 f99d 	bl	800cc96 <RTC_ExitInitMode>
 800c95c:	4603      	mov	r3, r0
 800c95e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c960:	7cfb      	ldrb	r3, [r7, #19]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d102      	bne.n	800c96c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	2201      	movs	r2, #1
 800c96a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	22ff      	movs	r2, #255	@ 0xff
 800c972:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2200      	movs	r2, #0
 800c978:	771a      	strb	r2, [r3, #28]

  return status;
 800c97a:	7cfb      	ldrb	r3, [r7, #19]
}
 800c97c:	4618      	mov	r0, r3
 800c97e:	371c      	adds	r7, #28
 800c980:	46bd      	mov	sp, r7
 800c982:	bd90      	pop	{r4, r7, pc}
 800c984:	00ffff3f 	.word	0x00ffff3f

0800c988 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c988:	b590      	push	{r4, r7, lr}
 800c98a:	b089      	sub	sp, #36	@ 0x24
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	60f8      	str	r0, [r7, #12]
 800c990:	60b9      	str	r1, [r7, #8]
 800c992:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c994:	2300      	movs	r3, #0
 800c996:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c998:	2300      	movs	r3, #0
 800c99a:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c99c:	2300      	movs	r3, #0
 800c99e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	7f1b      	ldrb	r3, [r3, #28]
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	d101      	bne.n	800c9ac <HAL_RTC_SetAlarm+0x24>
 800c9a8:	2302      	movs	r3, #2
 800c9aa:	e113      	b.n	800cbd4 <HAL_RTC_SetAlarm+0x24c>
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	2202      	movs	r2, #2
 800c9b6:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d137      	bne.n	800ca2e <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	689b      	ldr	r3, [r3, #8]
 800c9c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d102      	bne.n	800c9d2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f000 f982 	bl	800cce0 <RTC_ByteToBcd2>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	785b      	ldrb	r3, [r3, #1]
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f000 f97b 	bl	800cce0 <RTC_ByteToBcd2>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9ee:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	789b      	ldrb	r3, [r3, #2]
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	f000 f973 	bl	800cce0 <RTC_ByteToBcd2>
 800c9fa:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9fc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	78db      	ldrb	r3, [r3, #3]
 800ca04:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800ca06:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca10:	4618      	mov	r0, r3
 800ca12:	f000 f965 	bl	800cce0 <RTC_ByteToBcd2>
 800ca16:	4603      	mov	r3, r0
 800ca18:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800ca1a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ca22:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ca28:	4313      	orrs	r3, r2
 800ca2a:	61fb      	str	r3, [r7, #28]
 800ca2c:	e023      	b.n	800ca76 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	689b      	ldr	r3, [r3, #8]
 800ca34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d102      	bne.n	800ca42 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	2200      	movs	r2, #0
 800ca40:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	785b      	ldrb	r3, [r3, #1]
 800ca4c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca4e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca50:	68ba      	ldr	r2, [r7, #8]
 800ca52:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca54:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	78db      	ldrb	r3, [r3, #3]
 800ca5a:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca5c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca64:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca66:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca6c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca72:	4313      	orrs	r3, r2
 800ca74:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	22ca      	movs	r2, #202	@ 0xca
 800ca88:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	2253      	movs	r2, #83	@ 0x53
 800ca90:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca9a:	d148      	bne.n	800cb2e <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	689a      	ldr	r2, [r3, #8]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800caaa:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	689a      	ldr	r2, [r3, #8]
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800caba:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68db      	ldr	r3, [r3, #12]
 800cac2:	b2da      	uxtb	r2, r3
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800cacc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cace:	f7f8 fd89 	bl	80055e4 <HAL_GetTick>
 800cad2:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cad4:	e013      	b.n	800cafe <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cad6:	f7f8 fd85 	bl	80055e4 <HAL_GetTick>
 800cada:	4602      	mov	r2, r0
 800cadc:	69bb      	ldr	r3, [r7, #24]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cae4:	d90b      	bls.n	800cafe <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	22ff      	movs	r2, #255	@ 0xff
 800caec:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2203      	movs	r2, #3
 800caf2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2200      	movs	r2, #0
 800caf8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cafa:	2303      	movs	r3, #3
 800cafc:	e06a      	b.n	800cbd4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	68db      	ldr	r3, [r3, #12]
 800cb04:	f003 0301 	and.w	r3, r3, #1
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d0e4      	beq.n	800cad6 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	69fa      	ldr	r2, [r7, #28]
 800cb12:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	697a      	ldr	r2, [r7, #20]
 800cb1a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	689a      	ldr	r2, [r3, #8]
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cb2a:	609a      	str	r2, [r3, #8]
 800cb2c:	e047      	b.n	800cbbe <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	689a      	ldr	r2, [r3, #8]
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cb3c:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	689a      	ldr	r2, [r3, #8]
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb4c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	68db      	ldr	r3, [r3, #12]
 800cb54:	b2da      	uxtb	r2, r3
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800cb5e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cb60:	f7f8 fd40 	bl	80055e4 <HAL_GetTick>
 800cb64:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb66:	e013      	b.n	800cb90 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb68:	f7f8 fd3c 	bl	80055e4 <HAL_GetTick>
 800cb6c:	4602      	mov	r2, r0
 800cb6e:	69bb      	ldr	r3, [r7, #24]
 800cb70:	1ad3      	subs	r3, r2, r3
 800cb72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb76:	d90b      	bls.n	800cb90 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	22ff      	movs	r2, #255	@ 0xff
 800cb7e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2203      	movs	r2, #3
 800cb84:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cb8c:	2303      	movs	r3, #3
 800cb8e:	e021      	b.n	800cbd4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	f003 0302 	and.w	r3, r3, #2
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d0e4      	beq.n	800cb68 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	69fa      	ldr	r2, [r7, #28]
 800cba4:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	697a      	ldr	r2, [r7, #20]
 800cbac:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	689a      	ldr	r2, [r3, #8]
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cbbc:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	22ff      	movs	r2, #255	@ 0xff
 800cbc4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	2201      	movs	r2, #1
 800cbca:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3724      	adds	r7, #36	@ 0x24
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd90      	pop	{r4, r7, pc}

0800cbdc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b084      	sub	sp, #16
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4a0d      	ldr	r2, [pc, #52]	@ (800cc24 <HAL_RTC_WaitForSynchro+0x48>)
 800cbee:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cbf0:	f7f8 fcf8 	bl	80055e4 <HAL_GetTick>
 800cbf4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbf6:	e009      	b.n	800cc0c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbf8:	f7f8 fcf4 	bl	80055e4 <HAL_GetTick>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc06:	d901      	bls.n	800cc0c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cc08:	2303      	movs	r3, #3
 800cc0a:	e007      	b.n	800cc1c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	68db      	ldr	r3, [r3, #12]
 800cc12:	f003 0320 	and.w	r3, r3, #32
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d0ee      	beq.n	800cbf8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cc1a:	2300      	movs	r3, #0
}
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	3710      	adds	r7, #16
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}
 800cc24:	0001ff5f 	.word	0x0001ff5f

0800cc28 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cc30:	2300      	movs	r3, #0
 800cc32:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800cc34:	2300      	movs	r3, #0
 800cc36:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	68db      	ldr	r3, [r3, #12]
 800cc3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d122      	bne.n	800cc8c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	68da      	ldr	r2, [r3, #12]
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cc54:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cc56:	f7f8 fcc5 	bl	80055e4 <HAL_GetTick>
 800cc5a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc5c:	e00c      	b.n	800cc78 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc5e:	f7f8 fcc1 	bl	80055e4 <HAL_GetTick>
 800cc62:	4602      	mov	r2, r0
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	1ad3      	subs	r3, r2, r3
 800cc68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc6c:	d904      	bls.n	800cc78 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2204      	movs	r2, #4
 800cc72:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	68db      	ldr	r3, [r3, #12]
 800cc7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d102      	bne.n	800cc8c <RTC_EnterInitMode+0x64>
 800cc86:	7bfb      	ldrb	r3, [r7, #15]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d1e8      	bne.n	800cc5e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800cc8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3710      	adds	r7, #16
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}

0800cc96 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc96:	b580      	push	{r7, lr}
 800cc98:	b084      	sub	sp, #16
 800cc9a:	af00      	add	r7, sp, #0
 800cc9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	68da      	ldr	r2, [r3, #12]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ccb0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	689b      	ldr	r3, [r3, #8]
 800ccb8:	f003 0320 	and.w	r3, r3, #32
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10a      	bne.n	800ccd6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ccc0:	6878      	ldr	r0, [r7, #4]
 800ccc2:	f7ff ff8b 	bl	800cbdc <HAL_RTC_WaitForSynchro>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d004      	beq.n	800ccd6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2204      	movs	r2, #4
 800ccd0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800ccd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3710      	adds	r7, #16
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b085      	sub	sp, #20
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	4603      	mov	r3, r0
 800cce8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ccea:	2300      	movs	r3, #0
 800ccec:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800ccee:	e005      	b.n	800ccfc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800ccf6:	79fb      	ldrb	r3, [r7, #7]
 800ccf8:	3b0a      	subs	r3, #10
 800ccfa:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800ccfc:	79fb      	ldrb	r3, [r7, #7]
 800ccfe:	2b09      	cmp	r3, #9
 800cd00:	d8f6      	bhi.n	800ccf0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	b2db      	uxtb	r3, r3
 800cd06:	011b      	lsls	r3, r3, #4
 800cd08:	b2da      	uxtb	r2, r3
 800cd0a:	79fb      	ldrb	r3, [r7, #7]
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	b2db      	uxtb	r3, r3
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3714      	adds	r7, #20
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	b087      	sub	sp, #28
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	60f8      	str	r0, [r7, #12]
 800cd24:	60b9      	str	r1, [r7, #8]
 800cd26:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	7f1b      	ldrb	r3, [r3, #28]
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d101      	bne.n	800cd38 <HAL_RTCEx_SetTimeStamp+0x1c>
 800cd34:	2302      	movs	r3, #2
 800cd36:	e050      	b.n	800cdda <HAL_RTCEx_SetTimeStamp+0xbe>
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2202      	movs	r2, #2
 800cd42:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f022 0206 	bic.w	r2, r2, #6
 800cd52:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	687a      	ldr	r2, [r7, #4]
 800cd60:	430a      	orrs	r2, r1
 800cd62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	689a      	ldr	r2, [r3, #8]
 800cd6a:	4b1f      	ldr	r3, [pc, #124]	@ (800cde8 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800cd6c:	4013      	ands	r3, r2
 800cd6e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800cd70:	697a      	ldr	r2, [r7, #20]
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	4313      	orrs	r3, r2
 800cd76:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	22ca      	movs	r2, #202	@ 0xca
 800cd7e:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	2253      	movs	r2, #83	@ 0x53
 800cd86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	697a      	ldr	r2, [r7, #20]
 800cd8e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	68db      	ldr	r3, [r3, #12]
 800cd96:	b2da      	uxtb	r2, r3
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800cda0:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800cdb2:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	689a      	ldr	r2, [r3, #8]
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cdc2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	22ff      	movs	r2, #255	@ 0xff
 800cdca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cdd8:	2300      	movs	r3, #0
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	371c      	adds	r7, #28
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	fffff7f7 	.word	0xfffff7f7

0800cdec <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b086      	sub	sp, #24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	60b9      	str	r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
 800cdf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	2b02      	cmp	r3, #2
 800ce02:	d904      	bls.n	800ce0e <HAL_SAI_InitProtocol+0x22>
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	3b03      	subs	r3, #3
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d812      	bhi.n	800ce32 <HAL_SAI_InitProtocol+0x46>
 800ce0c:	e008      	b.n	800ce20 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	687a      	ldr	r2, [r7, #4]
 800ce12:	68b9      	ldr	r1, [r7, #8]
 800ce14:	68f8      	ldr	r0, [r7, #12]
 800ce16:	f000 fb1d 	bl	800d454 <SAI_InitI2S>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	75fb      	strb	r3, [r7, #23]
      break;
 800ce1e:	e00b      	b.n	800ce38 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	687a      	ldr	r2, [r7, #4]
 800ce24:	68b9      	ldr	r1, [r7, #8]
 800ce26:	68f8      	ldr	r0, [r7, #12]
 800ce28:	f000 fbc2 	bl	800d5b0 <SAI_InitPCM>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ce30:	e002      	b.n	800ce38 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800ce32:	2301      	movs	r3, #1
 800ce34:	75fb      	strb	r3, [r7, #23]
      break;
 800ce36:	bf00      	nop
  }

  if (status == HAL_OK)
 800ce38:	7dfb      	ldrb	r3, [r7, #23]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d104      	bne.n	800ce48 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f000 f808 	bl	800ce54 <HAL_SAI_Init>
 800ce44:	4603      	mov	r3, r0
 800ce46:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ce48:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3718      	adds	r7, #24
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}
	...

0800ce54 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b088      	sub	sp, #32
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800ce60:	2300      	movs	r3, #0
 800ce62:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ce64:	2300      	movs	r3, #0
 800ce66:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d101      	bne.n	800ce72 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e156      	b.n	800d120 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d106      	bne.n	800ce8c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2200      	movs	r2, #0
 800ce82:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f7f5 ff70 	bl	8002d6c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2202      	movs	r2, #2
 800ce90:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 fc41 	bl	800d71c <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	2b02      	cmp	r3, #2
 800cea0:	d00c      	beq.n	800cebc <HAL_SAI_Init+0x68>
 800cea2:	2b02      	cmp	r3, #2
 800cea4:	d80d      	bhi.n	800cec2 <HAL_SAI_Init+0x6e>
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d002      	beq.n	800ceb0 <HAL_SAI_Init+0x5c>
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	d003      	beq.n	800ceb6 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ceae:	e008      	b.n	800cec2 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	61fb      	str	r3, [r7, #28]
      break;
 800ceb4:	e006      	b.n	800cec4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ceb6:	2310      	movs	r3, #16
 800ceb8:	61fb      	str	r3, [r7, #28]
      break;
 800ceba:	e003      	b.n	800cec4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800cebc:	2320      	movs	r3, #32
 800cebe:	61fb      	str	r3, [r7, #28]
      break;
 800cec0:	e000      	b.n	800cec4 <HAL_SAI_Init+0x70>
      break;
 800cec2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	2b03      	cmp	r3, #3
 800ceca:	d81e      	bhi.n	800cf0a <HAL_SAI_Init+0xb6>
 800cecc:	a201      	add	r2, pc, #4	@ (adr r2, 800ced4 <HAL_SAI_Init+0x80>)
 800cece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ced2:	bf00      	nop
 800ced4:	0800cee5 	.word	0x0800cee5
 800ced8:	0800ceeb 	.word	0x0800ceeb
 800cedc:	0800cef3 	.word	0x0800cef3
 800cee0:	0800cefb 	.word	0x0800cefb
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800cee4:	2300      	movs	r3, #0
 800cee6:	617b      	str	r3, [r7, #20]
    }
    break;
 800cee8:	e010      	b.n	800cf0c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ceea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ceee:	617b      	str	r3, [r7, #20]
    }
    break;
 800cef0:	e00c      	b.n	800cf0c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cef2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cef6:	617b      	str	r3, [r7, #20]
    }
    break;
 800cef8:	e008      	b.n	800cf0c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cefa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cefe:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	f043 0301 	orr.w	r3, r3, #1
 800cf06:	61fb      	str	r3, [r7, #28]
    }
    break;
 800cf08:	e000      	b.n	800cf0c <HAL_SAI_Init+0xb8>
    default:
      break;
 800cf0a:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a85      	ldr	r2, [pc, #532]	@ (800d128 <HAL_SAI_Init+0x2d4>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d004      	beq.n	800cf20 <HAL_SAI_Init+0xcc>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	4a84      	ldr	r2, [pc, #528]	@ (800d12c <HAL_SAI_Init+0x2d8>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d103      	bne.n	800cf28 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800cf20:	4a83      	ldr	r2, [pc, #524]	@ (800d130 <HAL_SAI_Init+0x2dc>)
 800cf22:	69fb      	ldr	r3, [r7, #28]
 800cf24:	6013      	str	r3, [r2, #0]
 800cf26:	e002      	b.n	800cf2e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800cf28:	4a82      	ldr	r2, [pc, #520]	@ (800d134 <HAL_SAI_Init+0x2e0>)
 800cf2a:	69fb      	ldr	r3, [r7, #28]
 800cf2c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	69db      	ldr	r3, [r3, #28]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d04c      	beq.n	800cfd0 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800cf36:	2300      	movs	r3, #0
 800cf38:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	4a7a      	ldr	r2, [pc, #488]	@ (800d128 <HAL_SAI_Init+0x2d4>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d004      	beq.n	800cf4e <HAL_SAI_Init+0xfa>
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	4a78      	ldr	r2, [pc, #480]	@ (800d12c <HAL_SAI_Init+0x2d8>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d104      	bne.n	800cf58 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cf4e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cf52:	f7ff fa39 	bl	800c3c8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cf56:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	4a76      	ldr	r2, [pc, #472]	@ (800d138 <HAL_SAI_Init+0x2e4>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d004      	beq.n	800cf6c <HAL_SAI_Init+0x118>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	4a75      	ldr	r2, [pc, #468]	@ (800d13c <HAL_SAI_Init+0x2e8>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d104      	bne.n	800cf76 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800cf6c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cf70:	f7ff fa2a 	bl	800c3c8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cf74:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cf76:	693a      	ldr	r2, [r7, #16]
 800cf78:	4613      	mov	r3, r2
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	4413      	add	r3, r2
 800cf7e:	005b      	lsls	r3, r3, #1
 800cf80:	461a      	mov	r2, r3
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	69db      	ldr	r3, [r3, #28]
 800cf86:	025b      	lsls	r3, r3, #9
 800cf88:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf8c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	4a6b      	ldr	r2, [pc, #428]	@ (800d140 <HAL_SAI_Init+0x2ec>)
 800cf92:	fba2 2303 	umull	r2, r3, r2, r3
 800cf96:	08da      	lsrs	r2, r3, #3
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cf9c:	68f9      	ldr	r1, [r7, #12]
 800cf9e:	4b68      	ldr	r3, [pc, #416]	@ (800d140 <HAL_SAI_Init+0x2ec>)
 800cfa0:	fba3 2301 	umull	r2, r3, r3, r1
 800cfa4:	08da      	lsrs	r2, r3, #3
 800cfa6:	4613      	mov	r3, r2
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	4413      	add	r3, r2
 800cfac:	005b      	lsls	r3, r3, #1
 800cfae:	1aca      	subs	r2, r1, r3
 800cfb0:	2a08      	cmp	r2, #8
 800cfb2:	d904      	bls.n	800cfbe <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6a1b      	ldr	r3, [r3, #32]
 800cfb8:	1c5a      	adds	r2, r3, #1
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfc2:	2b04      	cmp	r3, #4
 800cfc4:	d104      	bne.n	800cfd0 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	6a1b      	ldr	r3, [r3, #32]
 800cfca:	085a      	lsrs	r2, r3, #1
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	685b      	ldr	r3, [r3, #4]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d003      	beq.n	800cfe0 <HAL_SAI_Init+0x18c>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	685b      	ldr	r3, [r3, #4]
 800cfdc:	2b02      	cmp	r3, #2
 800cfde:	d109      	bne.n	800cff4 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfe4:	2b01      	cmp	r3, #1
 800cfe6:	d101      	bne.n	800cfec <HAL_SAI_Init+0x198>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	e001      	b.n	800cff0 <HAL_SAI_Init+0x19c>
 800cfec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cff0:	61bb      	str	r3, [r7, #24]
 800cff2:	e008      	b.n	800d006 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d102      	bne.n	800d002 <HAL_SAI_Init+0x1ae>
 800cffc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d000:	e000      	b.n	800d004 <HAL_SAI_Init+0x1b0>
 800d002:	2300      	movs	r3, #0
 800d004:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	6819      	ldr	r1, [r3, #0]
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	4b4c      	ldr	r3, [pc, #304]	@ (800d144 <HAL_SAI_Init+0x2f0>)
 800d012:	400b      	ands	r3, r1
 800d014:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	6819      	ldr	r1, [r3, #0]
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	685a      	ldr	r2, [r3, #4]
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d024:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d02a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d030:	431a      	orrs	r2, r3
 800d032:	69bb      	ldr	r3, [r7, #24]
 800d034:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800d03e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	691b      	ldr	r3, [r3, #16]
 800d044:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d04a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6a1b      	ldr	r3, [r3, #32]
 800d050:	051b      	lsls	r3, r3, #20
 800d052:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	430a      	orrs	r2, r1
 800d05a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	6859      	ldr	r1, [r3, #4]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681a      	ldr	r2, [r3, #0]
 800d066:	4b38      	ldr	r3, [pc, #224]	@ (800d148 <HAL_SAI_Init+0x2f4>)
 800d068:	400b      	ands	r3, r1
 800d06a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	6859      	ldr	r1, [r3, #4]
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	699a      	ldr	r2, [r3, #24]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d07a:	431a      	orrs	r2, r3
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d080:	431a      	orrs	r2, r3
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	430a      	orrs	r2, r1
 800d088:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	6899      	ldr	r1, [r3, #8]
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	4b2d      	ldr	r3, [pc, #180]	@ (800d14c <HAL_SAI_Init+0x2f8>)
 800d096:	400b      	ands	r3, r1
 800d098:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	6899      	ldr	r1, [r3, #8]
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0a4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d0aa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d0b0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d0b6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0bc:	3b01      	subs	r3, #1
 800d0be:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d0c0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	430a      	orrs	r2, r1
 800d0c8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	68d9      	ldr	r1, [r3, #12]
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d0d8:	400b      	ands	r3, r1
 800d0da:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	68d9      	ldr	r1, [r3, #12]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0ea:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0f0:	041b      	lsls	r3, r3, #16
 800d0f2:	431a      	orrs	r2, r3
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d0f8:	3b01      	subs	r3, #1
 800d0fa:	021b      	lsls	r3, r3, #8
 800d0fc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	430a      	orrs	r2, r1
 800d104:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2200      	movs	r2, #0
 800d10a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2200      	movs	r2, #0
 800d11a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d11e:	2300      	movs	r3, #0
}
 800d120:	4618      	mov	r0, r3
 800d122:	3720      	adds	r7, #32
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}
 800d128:	40015804 	.word	0x40015804
 800d12c:	40015824 	.word	0x40015824
 800d130:	40015800 	.word	0x40015800
 800d134:	40015c00 	.word	0x40015c00
 800d138:	40015c04 	.word	0x40015c04
 800d13c:	40015c24 	.word	0x40015c24
 800d140:	cccccccd 	.word	0xcccccccd
 800d144:	ff05c010 	.word	0xff05c010
 800d148:	ffff1ff0 	.word	0xffff1ff0
 800d14c:	fff88000 	.word	0xfff88000

0800d150 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d101      	bne.n	800d162 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d15e:	2301      	movs	r3, #1
 800d160:	e027      	b.n	800d1b2 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2202      	movs	r2, #2
 800d166:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2200      	movs	r2, #0
 800d170:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d17a:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 facd 	bl	800d71c <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	685a      	ldr	r2, [r3, #4]
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	f042 0208 	orr.w	r2, r2, #8
 800d190:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f7f5 feca 	bl	8002f2c <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2200      	movs	r2, #0
 800d19c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d1b0:	2300      	movs	r3, #0
}
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	3708      	adds	r7, #8
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	bd80      	pop	{r7, pc}
	...

0800d1bc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b086      	sub	sp, #24
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	60f8      	str	r0, [r7, #12]
 800d1c4:	60b9      	str	r1, [r7, #8]
 800d1c6:	4613      	mov	r3, r2
 800d1c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d1ca:	f7f8 fa0b 	bl	80055e4 <HAL_GetTick>
 800d1ce:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d002      	beq.n	800d1dc <HAL_SAI_Transmit_DMA+0x20>
 800d1d6:	88fb      	ldrh	r3, [r7, #6]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d101      	bne.n	800d1e0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	e093      	b.n	800d308 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d1e6:	b2db      	uxtb	r3, r3
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	f040 808c 	bne.w	800d306 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d1f4:	2b01      	cmp	r3, #1
 800d1f6:	d101      	bne.n	800d1fc <HAL_SAI_Transmit_DMA+0x40>
 800d1f8:	2302      	movs	r3, #2
 800d1fa:	e085      	b.n	800d308 <HAL_SAI_Transmit_DMA+0x14c>
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	68ba      	ldr	r2, [r7, #8]
 800d208:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	88fa      	ldrh	r2, [r7, #6]
 800d20e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	88fa      	ldrh	r2, [r7, #6]
 800d216:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	2200      	movs	r2, #0
 800d21e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	2212      	movs	r2, #18
 800d226:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d22e:	4a38      	ldr	r2, [pc, #224]	@ (800d310 <HAL_SAI_Transmit_DMA+0x154>)
 800d230:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d236:	4a37      	ldr	r2, [pc, #220]	@ (800d314 <HAL_SAI_Transmit_DMA+0x158>)
 800d238:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d23e:	4a36      	ldr	r2, [pc, #216]	@ (800d318 <HAL_SAI_Transmit_DMA+0x15c>)
 800d240:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d246:	2200      	movs	r2, #0
 800d248:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d252:	4619      	mov	r1, r3
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	331c      	adds	r3, #28
 800d25a:	461a      	mov	r2, r3
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d262:	f7f9 f859 	bl	8006318 <HAL_DMA_Start_IT>
 800d266:	4603      	mov	r3, r0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d005      	beq.n	800d278 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2200      	movs	r2, #0
 800d270:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d274:	2301      	movs	r3, #1
 800d276:	e047      	b.n	800d308 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d278:	2100      	movs	r1, #0
 800d27a:	68f8      	ldr	r0, [r7, #12]
 800d27c:	f000 fa18 	bl	800d6b0 <SAI_InterruptFlag>
 800d280:	4601      	mov	r1, r0
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	691a      	ldr	r2, [r3, #16]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	430a      	orrs	r2, r1
 800d28e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	681a      	ldr	r2, [r3, #0]
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d29e:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d2a0:	e015      	b.n	800d2ce <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d2a2:	f7f8 f99f 	bl	80055e4 <HAL_GetTick>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	1ad3      	subs	r3, r2, r3
 800d2ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d2b0:	d90d      	bls.n	800d2ce <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	e01c      	b.n	800d308 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	695b      	ldr	r3, [r3, #20]
 800d2d4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d0e2      	beq.n	800d2a2 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d107      	bne.n	800d2fa <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	681a      	ldr	r2, [r3, #0]
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d2f8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d302:	2300      	movs	r3, #0
 800d304:	e000      	b.n	800d308 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d306:	2302      	movs	r3, #2
  }
}
 800d308:	4618      	mov	r0, r3
 800d30a:	3718      	adds	r7, #24
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}
 800d310:	0800d7ed 	.word	0x0800d7ed
 800d314:	0800d78d 	.word	0x0800d78d
 800d318:	0800d885 	.word	0x0800d885

0800d31c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b084      	sub	sp, #16
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	4613      	mov	r3, r2
 800d328:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d32a:	68bb      	ldr	r3, [r7, #8]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d002      	beq.n	800d336 <HAL_SAI_Receive_DMA+0x1a>
 800d330:	88fb      	ldrh	r3, [r7, #6]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d336:	2301      	movs	r3, #1
 800d338:	e074      	b.n	800d424 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d340:	b2db      	uxtb	r3, r3
 800d342:	2b01      	cmp	r3, #1
 800d344:	d16d      	bne.n	800d422 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	d101      	bne.n	800d354 <HAL_SAI_Receive_DMA+0x38>
 800d350:	2302      	movs	r3, #2
 800d352:	e067      	b.n	800d424 <HAL_SAI_Receive_DMA+0x108>
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	2201      	movs	r2, #1
 800d358:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	68ba      	ldr	r2, [r7, #8]
 800d360:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	88fa      	ldrh	r2, [r7, #6]
 800d366:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	88fa      	ldrh	r2, [r7, #6]
 800d36e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2200      	movs	r2, #0
 800d376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2222      	movs	r2, #34	@ 0x22
 800d37e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d386:	4a29      	ldr	r2, [pc, #164]	@ (800d42c <HAL_SAI_Receive_DMA+0x110>)
 800d388:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d38e:	4a28      	ldr	r2, [pc, #160]	@ (800d430 <HAL_SAI_Receive_DMA+0x114>)
 800d390:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d396:	4a27      	ldr	r2, [pc, #156]	@ (800d434 <HAL_SAI_Receive_DMA+0x118>)
 800d398:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d39e:	2200      	movs	r2, #0
 800d3a0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	331c      	adds	r3, #28
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d3ba:	f7f8 ffad 	bl	8006318 <HAL_DMA_Start_IT>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d005      	beq.n	800d3d0 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	e029      	b.n	800d424 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d3d0:	2100      	movs	r1, #0
 800d3d2:	68f8      	ldr	r0, [r7, #12]
 800d3d4:	f000 f96c 	bl	800d6b0 <SAI_InterruptFlag>
 800d3d8:	4601      	mov	r1, r0
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	691a      	ldr	r2, [r3, #16]
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	430a      	orrs	r2, r1
 800d3e6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d3f6:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d402:	2b00      	cmp	r3, #0
 800d404:	d107      	bne.n	800d416 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d414:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2200      	movs	r2, #0
 800d41a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d41e:	2300      	movs	r3, #0
 800d420:	e000      	b.n	800d424 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d422:	2302      	movs	r3, #2
  }
}
 800d424:	4618      	mov	r0, r3
 800d426:	3710      	adds	r7, #16
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	0800d869 	.word	0x0800d869
 800d430:	0800d809 	.word	0x0800d809
 800d434:	0800d885 	.word	0x0800d885

0800d438 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d446:	b2db      	uxtb	r3, r3
}
 800d448:	4618      	mov	r0, r3
 800d44a:	370c      	adds	r7, #12
 800d44c:	46bd      	mov	sp, r7
 800d44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d452:	4770      	bx	lr

0800d454 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d454:	b480      	push	{r7}
 800d456:	b085      	sub	sp, #20
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	607a      	str	r2, [r7, #4]
 800d460:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	2200      	movs	r2, #0
 800d466:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2200      	movs	r2, #0
 800d46c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d003      	beq.n	800d47e <SAI_InitI2S+0x2a>
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	685b      	ldr	r3, [r3, #4]
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	d103      	bne.n	800d486 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2200      	movs	r2, #0
 800d482:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d484:	e002      	b.n	800d48c <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2201      	movs	r2, #1
 800d48a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d492:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d49a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2200      	movs	r2, #0
 800d4a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	683a      	ldr	r2, [r7, #0]
 800d4a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	f003 0301 	and.w	r3, r3, #1
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d001      	beq.n	800d4b6 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	e076      	b.n	800d5a4 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d107      	bne.n	800d4cc <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d4c8:	651a      	str	r2, [r3, #80]	@ 0x50
 800d4ca:	e006      	b.n	800d4da <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d4d2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2b03      	cmp	r3, #3
 800d4de:	d84f      	bhi.n	800d580 <SAI_InitI2S+0x12c>
 800d4e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d4e8 <SAI_InitI2S+0x94>)
 800d4e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4e6:	bf00      	nop
 800d4e8:	0800d4f9 	.word	0x0800d4f9
 800d4ec:	0800d51b 	.word	0x0800d51b
 800d4f0:	0800d53d 	.word	0x0800d53d
 800d4f4:	0800d55f 	.word	0x0800d55f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	2280      	movs	r2, #128	@ 0x80
 800d4fc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	085b      	lsrs	r3, r3, #1
 800d502:	015a      	lsls	r2, r3, #5
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	085b      	lsrs	r3, r3, #1
 800d50c:	011a      	lsls	r2, r3, #4
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	2240      	movs	r2, #64	@ 0x40
 800d516:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d518:	e034      	b.n	800d584 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2280      	movs	r2, #128	@ 0x80
 800d51e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	085b      	lsrs	r3, r3, #1
 800d524:	019a      	lsls	r2, r3, #6
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	085b      	lsrs	r3, r3, #1
 800d52e:	015a      	lsls	r2, r3, #5
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2280      	movs	r2, #128	@ 0x80
 800d538:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d53a:	e023      	b.n	800d584 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	22c0      	movs	r2, #192	@ 0xc0
 800d540:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	085b      	lsrs	r3, r3, #1
 800d546:	019a      	lsls	r2, r3, #6
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	085b      	lsrs	r3, r3, #1
 800d550:	015a      	lsls	r2, r3, #5
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2280      	movs	r2, #128	@ 0x80
 800d55a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d55c:	e012      	b.n	800d584 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	22e0      	movs	r2, #224	@ 0xe0
 800d562:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	085b      	lsrs	r3, r3, #1
 800d568:	019a      	lsls	r2, r3, #6
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	085b      	lsrs	r3, r3, #1
 800d572:	015a      	lsls	r2, r3, #5
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2280      	movs	r2, #128	@ 0x80
 800d57c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d57e:	e001      	b.n	800d584 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d580:	2301      	movs	r3, #1
 800d582:	e00f      	b.n	800d5a4 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	2b02      	cmp	r3, #2
 800d588:	d10b      	bne.n	800d5a2 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d102      	bne.n	800d596 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2210      	movs	r2, #16
 800d594:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d102      	bne.n	800d5a2 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	2208      	movs	r2, #8
 800d5a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800d5a2:	2300      	movs	r3, #0
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3714      	adds	r7, #20
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ae:	4770      	bx	lr

0800d5b0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b085      	sub	sp, #20
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	60f8      	str	r0, [r7, #12]
 800d5b8:	60b9      	str	r1, [r7, #8]
 800d5ba:	607a      	str	r2, [r7, #4]
 800d5bc:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	685b      	ldr	r3, [r3, #4]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d003      	beq.n	800d5da <SAI_InitPCM+0x2a>
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	685b      	ldr	r3, [r3, #4]
 800d5d6:	2b02      	cmp	r3, #2
 800d5d8:	d103      	bne.n	800d5e2 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2201      	movs	r2, #1
 800d5de:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d5e0:	e002      	b.n	800d5e8 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d5f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d5fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	2200      	movs	r2, #0
 800d602:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	683a      	ldr	r2, [r7, #0]
 800d608:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d610:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	2b04      	cmp	r3, #4
 800d616:	d103      	bne.n	800d620 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	2201      	movs	r2, #1
 800d61c:	645a      	str	r2, [r3, #68]	@ 0x44
 800d61e:	e002      	b.n	800d626 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	220d      	movs	r2, #13
 800d624:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d837      	bhi.n	800d69c <SAI_InitPCM+0xec>
 800d62c:	a201      	add	r2, pc, #4	@ (adr r2, 800d634 <SAI_InitPCM+0x84>)
 800d62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d632:	bf00      	nop
 800d634:	0800d645 	.word	0x0800d645
 800d638:	0800d65b 	.word	0x0800d65b
 800d63c:	0800d671 	.word	0x0800d671
 800d640:	0800d687 	.word	0x0800d687
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	2280      	movs	r2, #128	@ 0x80
 800d648:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	011a      	lsls	r2, r3, #4
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	2240      	movs	r2, #64	@ 0x40
 800d656:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d658:	e022      	b.n	800d6a0 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2280      	movs	r2, #128	@ 0x80
 800d65e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	015a      	lsls	r2, r3, #5
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	2280      	movs	r2, #128	@ 0x80
 800d66c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d66e:	e017      	b.n	800d6a0 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	22c0      	movs	r2, #192	@ 0xc0
 800d674:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	015a      	lsls	r2, r3, #5
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2280      	movs	r2, #128	@ 0x80
 800d682:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d684:	e00c      	b.n	800d6a0 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	22e0      	movs	r2, #224	@ 0xe0
 800d68a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	015a      	lsls	r2, r3, #5
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2280      	movs	r2, #128	@ 0x80
 800d698:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d69a:	e001      	b.n	800d6a0 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e000      	b.n	800d6a2 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3714      	adds	r7, #20
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ac:	4770      	bx	lr
 800d6ae:	bf00      	nop

0800d6b0 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d6b0:	b480      	push	{r7}
 800d6b2:	b085      	sub	sp, #20
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d6be:	683b      	ldr	r3, [r7, #0]
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	d103      	bne.n	800d6cc <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	f043 0308 	orr.w	r3, r3, #8
 800d6ca:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6d0:	2b08      	cmp	r3, #8
 800d6d2:	d10b      	bne.n	800d6ec <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d6d8:	2b03      	cmp	r3, #3
 800d6da:	d003      	beq.n	800d6e4 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	685b      	ldr	r3, [r3, #4]
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d103      	bne.n	800d6ec <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f043 0310 	orr.w	r3, r3, #16
 800d6ea:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	2b03      	cmp	r3, #3
 800d6f2:	d003      	beq.n	800d6fc <SAI_InterruptFlag+0x4c>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	685b      	ldr	r3, [r3, #4]
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	d104      	bne.n	800d706 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d702:	60fb      	str	r3, [r7, #12]
 800d704:	e003      	b.n	800d70e <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	f043 0304 	orr.w	r3, r3, #4
 800d70c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d70e:	68fb      	ldr	r3, [r7, #12]
}
 800d710:	4618      	mov	r0, r3
 800d712:	3714      	adds	r7, #20
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr

0800d71c <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b085      	sub	sp, #20
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d724:	4b17      	ldr	r3, [pc, #92]	@ (800d784 <SAI_Disable+0x68>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4a17      	ldr	r2, [pc, #92]	@ (800d788 <SAI_Disable+0x6c>)
 800d72a:	fba2 2303 	umull	r2, r3, r2, r3
 800d72e:	0b1b      	lsrs	r3, r3, #12
 800d730:	009b      	lsls	r3, r3, #2
 800d732:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d734:	2300      	movs	r3, #0
 800d736:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	681a      	ldr	r2, [r3, #0]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d746:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	1e5a      	subs	r2, r3, #1
 800d74c:	60fa      	str	r2, [r7, #12]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d10a      	bne.n	800d768 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d758:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d762:	2303      	movs	r3, #3
 800d764:	72fb      	strb	r3, [r7, #11]
      break;
 800d766:	e006      	b.n	800d776 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d772:	2b00      	cmp	r3, #0
 800d774:	d1e8      	bne.n	800d748 <SAI_Disable+0x2c>

  return status;
 800d776:	7afb      	ldrb	r3, [r7, #11]
}
 800d778:	4618      	mov	r0, r3
 800d77a:	3714      	adds	r7, #20
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr
 800d784:	20012000 	.word	0x20012000
 800d788:	95cbec1b 	.word	0x95cbec1b

0800d78c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b084      	sub	sp, #16
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d798:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	69db      	ldr	r3, [r3, #28]
 800d79e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7a2:	d01c      	beq.n	800d7de <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	681a      	ldr	r2, [r3, #0]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d7ba:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d7bc:	2100      	movs	r1, #0
 800d7be:	68f8      	ldr	r0, [r7, #12]
 800d7c0:	f7ff ff76 	bl	800d6b0 <SAI_InterruptFlag>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	43d9      	mvns	r1, r3
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	691a      	ldr	r2, [r3, #16]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	400a      	ands	r2, r1
 800d7d4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2201      	movs	r2, #1
 800d7da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800d7de:	68f8      	ldr	r0, [r7, #12]
 800d7e0:	f7f7 fad2 	bl	8004d88 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d7e4:	bf00      	nop
 800d7e6:	3710      	adds	r7, #16
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800d7fa:	68f8      	ldr	r0, [r7, #12]
 800d7fc:	f7f7 face 	bl	8004d9c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d800:	bf00      	nop
 800d802:	3710      	adds	r7, #16
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}

0800d808 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b084      	sub	sp, #16
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d814:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	69db      	ldr	r3, [r3, #28]
 800d81a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d81e:	d01c      	beq.n	800d85a <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d82e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	2200      	movs	r2, #0
 800d834:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d838:	2100      	movs	r1, #0
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f7ff ff38 	bl	800d6b0 <SAI_InterruptFlag>
 800d840:	4603      	mov	r3, r0
 800d842:	43d9      	mvns	r1, r3
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	691a      	ldr	r2, [r3, #16]
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	400a      	ands	r2, r1
 800d850:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	2201      	movs	r2, #1
 800d856:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d85a:	68f8      	ldr	r0, [r7, #12]
 800d85c:	f7f7 fd00 	bl	8005260 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d860:	bf00      	nop
 800d862:	3710      	adds	r7, #16
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d874:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d876:	68f8      	ldr	r0, [r7, #12]
 800d878:	f7f7 fcfc 	bl	8005274 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d87c:	bf00      	nop
 800d87e:	3710      	adds	r7, #16
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}

0800d884 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b084      	sub	sp, #16
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d890:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d898:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d8a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8a8:	2b01      	cmp	r3, #1
 800d8aa:	d004      	beq.n	800d8b6 <SAI_DMAError+0x32>
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d8b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8b2:	2b01      	cmp	r3, #1
 800d8b4:	d112      	bne.n	800d8dc <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	681a      	ldr	r2, [r3, #0]
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d8c4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d8c6:	68f8      	ldr	r0, [r7, #12]
 800d8c8:	f7ff ff28 	bl	800d71c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d8dc:	68f8      	ldr	r0, [r7, #12]
 800d8de:	f7f7 fa67 	bl	8004db0 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d8e2:	bf00      	nop
 800d8e4:	3710      	adds	r7, #16
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}

0800d8ea <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d8ea:	b580      	push	{r7, lr}
 800d8ec:	b082      	sub	sp, #8
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d101      	bne.n	800d8fc <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	e022      	b.n	800d942 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d902:	b2db      	uxtb	r3, r3
 800d904:	2b00      	cmp	r3, #0
 800d906:	d105      	bne.n	800d914 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2200      	movs	r2, #0
 800d90c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f7f4 fe46 	bl	80025a0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2203      	movs	r2, #3
 800d918:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d91c:	6878      	ldr	r0, [r7, #4]
 800d91e:	f000 f815 	bl	800d94c <HAL_SD_InitCard>
 800d922:	4603      	mov	r3, r0
 800d924:	2b00      	cmp	r3, #0
 800d926:	d001      	beq.n	800d92c <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d928:	2301      	movs	r3, #1
 800d92a:	e00a      	b.n	800d942 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2200      	movs	r2, #0
 800d930:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2201      	movs	r2, #1
 800d93c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d940:	2300      	movs	r3, #0
}
 800d942:	4618      	mov	r0, r3
 800d944:	3708      	adds	r7, #8
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}
	...

0800d94c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d94c:	b5b0      	push	{r4, r5, r7, lr}
 800d94e:	b08e      	sub	sp, #56	@ 0x38
 800d950:	af04      	add	r7, sp, #16
 800d952:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d954:	2300      	movs	r3, #0
 800d956:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d958:	2300      	movs	r3, #0
 800d95a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d95c:	2300      	movs	r3, #0
 800d95e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d960:	2300      	movs	r3, #0
 800d962:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d964:	2300      	movs	r3, #0
 800d966:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d968:	2376      	movs	r3, #118	@ 0x76
 800d96a:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681d      	ldr	r5, [r3, #0]
 800d970:	466c      	mov	r4, sp
 800d972:	f107 0318 	add.w	r3, r7, #24
 800d976:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d97a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d97e:	f107 030c 	add.w	r3, r7, #12
 800d982:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d984:	4628      	mov	r0, r5
 800d986:	f002 ffc3 	bl	8010910 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	685a      	ldr	r2, [r3, #4]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d998:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f002 ffef 	bl	8010982 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	685a      	ldr	r2, [r3, #4]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d9b2:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d9b4:	2002      	movs	r0, #2
 800d9b6:	f7f7 fe21 	bl	80055fc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f000 fe10 	bl	800e5e0 <SD_PowerON>
 800d9c0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d00b      	beq.n	800d9e0 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d6:	431a      	orrs	r2, r3
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d9dc:	2301      	movs	r3, #1
 800d9de:	e02e      	b.n	800da3e <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 fd2f 	bl	800e444 <SD_InitCard>
 800d9e6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d00b      	beq.n	800da06 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2201      	movs	r2, #1
 800d9f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9fc:	431a      	orrs	r2, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800da02:	2301      	movs	r3, #1
 800da04:	e01b      	b.n	800da3e <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800da0e:	4618      	mov	r0, r3
 800da10:	f003 f84a 	bl	8010aa8 <SDMMC_CmdBlockLength>
 800da14:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800da16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d00f      	beq.n	800da3c <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	4a09      	ldr	r2, [pc, #36]	@ (800da48 <HAL_SD_InitCard+0xfc>)
 800da22:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800da28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2a:	431a      	orrs	r2, r3
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2201      	movs	r2, #1
 800da34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800da38:	2301      	movs	r3, #1
 800da3a:	e000      	b.n	800da3e <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3728      	adds	r7, #40	@ 0x28
 800da42:	46bd      	mov	sp, r7
 800da44:	bdb0      	pop	{r4, r5, r7, pc}
 800da46:	bf00      	nop
 800da48:	004005ff 	.word	0x004005ff

0800da4c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b08c      	sub	sp, #48	@ 0x30
 800da50:	af00      	add	r7, sp, #0
 800da52:	60f8      	str	r0, [r7, #12]
 800da54:	60b9      	str	r1, [r7, #8]
 800da56:	607a      	str	r2, [r7, #4]
 800da58:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d107      	bne.n	800da74 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da68:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800da70:	2301      	movs	r3, #1
 800da72:	e0c3      	b.n	800dbfc <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800da7a:	b2db      	uxtb	r3, r3
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	f040 80bc 	bne.w	800dbfa <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	2200      	movs	r2, #0
 800da86:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800da88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	441a      	add	r2, r3
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800da92:	429a      	cmp	r2, r3
 800da94:	d907      	bls.n	800daa6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da9a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800daa2:	2301      	movs	r3, #1
 800daa4:	e0aa      	b.n	800dbfc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2203      	movs	r2, #3
 800daaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	2200      	movs	r2, #0
 800dab4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800dac4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daca:	4a4e      	ldr	r2, [pc, #312]	@ (800dc04 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800dacc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dad2:	4a4d      	ldr	r2, [pc, #308]	@ (800dc08 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800dad4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dada:	2200      	movs	r2, #0
 800dadc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dae2:	2200      	movs	r2, #0
 800dae4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daf6:	689a      	ldr	r2, [r3, #8]
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	430a      	orrs	r2, r1
 800db00:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3380      	adds	r3, #128	@ 0x80
 800db0c:	4619      	mov	r1, r3
 800db0e:	68ba      	ldr	r2, [r7, #8]
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	025b      	lsls	r3, r3, #9
 800db14:	089b      	lsrs	r3, r3, #2
 800db16:	f7f8 fbff 	bl	8006318 <HAL_DMA_Start_IT>
 800db1a:	4603      	mov	r3, r0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d017      	beq.n	800db50 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800db2e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	4a35      	ldr	r2, [pc, #212]	@ (800dc0c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800db36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2201      	movs	r2, #1
 800db48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800db4c:	2301      	movs	r3, #1
 800db4e:	e055      	b.n	800dbfc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f042 0208 	orr.w	r2, r2, #8
 800db5e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db64:	2b01      	cmp	r3, #1
 800db66:	d002      	beq.n	800db6e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800db68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db6a:	025b      	lsls	r3, r3, #9
 800db6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800db6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db72:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	025b      	lsls	r3, r3, #9
 800db78:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800db7a:	2390      	movs	r3, #144	@ 0x90
 800db7c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800db7e:	2302      	movs	r3, #2
 800db80:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800db82:	2300      	movs	r3, #0
 800db84:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800db86:	2301      	movs	r3, #1
 800db88:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f107 0210 	add.w	r2, r7, #16
 800db92:	4611      	mov	r1, r2
 800db94:	4618      	mov	r0, r3
 800db96:	f002 ff5b 	bl	8010a50 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d90a      	bls.n	800dbb6 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2282      	movs	r2, #130	@ 0x82
 800dba4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbac:	4618      	mov	r0, r3
 800dbae:	f002 ffbf 	bl	8010b30 <SDMMC_CmdReadMultiBlock>
 800dbb2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dbb4:	e009      	b.n	800dbca <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	2281      	movs	r2, #129	@ 0x81
 800dbba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f002 ff92 	bl	8010aec <SDMMC_CmdReadSingleBlock>
 800dbc8:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800dbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d012      	beq.n	800dbf6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a0d      	ldr	r2, [pc, #52]	@ (800dc0c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800dbd6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dbdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbde:	431a      	orrs	r2, r3
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	2200      	movs	r2, #0
 800dbf0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	e002      	b.n	800dbfc <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	e000      	b.n	800dbfc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800dbfa:	2302      	movs	r3, #2
  }
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3730      	adds	r7, #48	@ 0x30
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}
 800dc04:	0800e32f 	.word	0x0800e32f
 800dc08:	0800e3a1 	.word	0x0800e3a1
 800dc0c:	004005ff 	.word	0x004005ff

0800dc10 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b08c      	sub	sp, #48	@ 0x30
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	60f8      	str	r0, [r7, #12]
 800dc18:	60b9      	str	r1, [r7, #8]
 800dc1a:	607a      	str	r2, [r7, #4]
 800dc1c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d107      	bne.n	800dc38 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc2c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800dc34:	2301      	movs	r3, #1
 800dc36:	e0c6      	b.n	800ddc6 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	2b01      	cmp	r3, #1
 800dc42:	f040 80bf 	bne.w	800ddc4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800dc4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	441a      	add	r2, r3
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dc56:	429a      	cmp	r2, r3
 800dc58:	d907      	bls.n	800dc6a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc5e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800dc66:	2301      	movs	r3, #1
 800dc68:	e0ad      	b.n	800ddc6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	2203      	movs	r2, #3
 800dc6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	2200      	movs	r2, #0
 800dc78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f042 021a 	orr.w	r2, r2, #26
 800dc88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc8e:	4a50      	ldr	r2, [pc, #320]	@ (800ddd0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800dc90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc96:	4a4f      	ldr	r2, [pc, #316]	@ (800ddd4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800dc98:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc9e:	2200      	movs	r2, #0
 800dca0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dca6:	2b01      	cmp	r3, #1
 800dca8:	d002      	beq.n	800dcb0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800dcaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcac:	025b      	lsls	r3, r3, #9
 800dcae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d90a      	bls.n	800dccc <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	22a0      	movs	r2, #160	@ 0xa0
 800dcba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f002 ff78 	bl	8010bb8 <SDMMC_CmdWriteMultiBlock>
 800dcc8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dcca:	e009      	b.n	800dce0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	2290      	movs	r2, #144	@ 0x90
 800dcd0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcd8:	4618      	mov	r0, r3
 800dcda:	f002 ff4b 	bl	8010b74 <SDMMC_CmdWriteSingleBlock>
 800dcde:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800dce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d012      	beq.n	800dd0c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	4a3b      	ldr	r2, [pc, #236]	@ (800ddd8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dcec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dcf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcf4:	431a      	orrs	r2, r3
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	2200      	movs	r2, #0
 800dd06:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dd08:	2301      	movs	r3, #1
 800dd0a:	e05c      	b.n	800ddc6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f042 0208 	orr.w	r2, r2, #8
 800dd1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd20:	2240      	movs	r2, #64	@ 0x40
 800dd22:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd34:	689a      	ldr	r2, [r3, #8]
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	430a      	orrs	r2, r1
 800dd3e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800dd44:	68b9      	ldr	r1, [r7, #8]
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	3380      	adds	r3, #128	@ 0x80
 800dd4c:	461a      	mov	r2, r3
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	025b      	lsls	r3, r3, #9
 800dd52:	089b      	lsrs	r3, r3, #2
 800dd54:	f7f8 fae0 	bl	8006318 <HAL_DMA_Start_IT>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d01a      	beq.n	800dd94 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f022 021a 	bic.w	r2, r2, #26
 800dd6c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	4a19      	ldr	r2, [pc, #100]	@ (800ddd8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dd74:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd7a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2201      	movs	r2, #1
 800dd86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dd90:	2301      	movs	r3, #1
 800dd92:	e018      	b.n	800ddc6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dd94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dd98:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	025b      	lsls	r3, r3, #9
 800dd9e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800dda0:	2390      	movs	r3, #144	@ 0x90
 800dda2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800dda4:	2300      	movs	r3, #0
 800dda6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800ddac:	2301      	movs	r3, #1
 800ddae:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f107 0210 	add.w	r2, r7, #16
 800ddb8:	4611      	mov	r1, r2
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f002 fe48 	bl	8010a50 <SDMMC_ConfigData>

      return HAL_OK;
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	e000      	b.n	800ddc6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800ddc4:	2302      	movs	r3, #2
  }
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	3730      	adds	r7, #48	@ 0x30
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	0800e305 	.word	0x0800e305
 800ddd4:	0800e3a1 	.word	0x0800e3a1
 800ddd8:	004005ff 	.word	0x004005ff

0800dddc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b083      	sub	sp, #12
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800dde4:	bf00      	nop
 800dde6:	370c      	adds	r7, #12
 800dde8:	46bd      	mov	sp, r7
 800ddea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddee:	4770      	bx	lr

0800ddf0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	b083      	sub	sp, #12
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
 800ddf8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddfe:	0f9b      	lsrs	r3, r3, #30
 800de00:	b2da      	uxtb	r2, r3
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de0a:	0e9b      	lsrs	r3, r3, #26
 800de0c:	b2db      	uxtb	r3, r3
 800de0e:	f003 030f 	and.w	r3, r3, #15
 800de12:	b2da      	uxtb	r2, r3
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de1c:	0e1b      	lsrs	r3, r3, #24
 800de1e:	b2db      	uxtb	r3, r3
 800de20:	f003 0303 	and.w	r3, r3, #3
 800de24:	b2da      	uxtb	r2, r3
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de2e:	0c1b      	lsrs	r3, r3, #16
 800de30:	b2da      	uxtb	r2, r3
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de3a:	0a1b      	lsrs	r3, r3, #8
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de46:	b2da      	uxtb	r2, r3
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de50:	0d1b      	lsrs	r3, r3, #20
 800de52:	b29a      	uxth	r2, r3
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de5c:	0c1b      	lsrs	r3, r3, #16
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	f003 030f 	and.w	r3, r3, #15
 800de64:	b2da      	uxtb	r2, r3
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de6e:	0bdb      	lsrs	r3, r3, #15
 800de70:	b2db      	uxtb	r3, r3
 800de72:	f003 0301 	and.w	r3, r3, #1
 800de76:	b2da      	uxtb	r2, r3
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de80:	0b9b      	lsrs	r3, r3, #14
 800de82:	b2db      	uxtb	r3, r3
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	b2da      	uxtb	r2, r3
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de92:	0b5b      	lsrs	r3, r3, #13
 800de94:	b2db      	uxtb	r3, r3
 800de96:	f003 0301 	and.w	r3, r3, #1
 800de9a:	b2da      	uxtb	r2, r3
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dea4:	0b1b      	lsrs	r3, r3, #12
 800dea6:	b2db      	uxtb	r3, r3
 800dea8:	f003 0301 	and.w	r3, r3, #1
 800deac:	b2da      	uxtb	r2, r3
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	2200      	movs	r2, #0
 800deb6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800debc:	2b00      	cmp	r3, #0
 800debe:	d163      	bne.n	800df88 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dec4:	009a      	lsls	r2, r3, #2
 800dec6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800deca:	4013      	ands	r3, r2
 800decc:	687a      	ldr	r2, [r7, #4]
 800dece:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800ded0:	0f92      	lsrs	r2, r2, #30
 800ded2:	431a      	orrs	r2, r3
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dedc:	0edb      	lsrs	r3, r3, #27
 800dede:	b2db      	uxtb	r3, r3
 800dee0:	f003 0307 	and.w	r3, r3, #7
 800dee4:	b2da      	uxtb	r2, r3
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800deee:	0e1b      	lsrs	r3, r3, #24
 800def0:	b2db      	uxtb	r3, r3
 800def2:	f003 0307 	and.w	r3, r3, #7
 800def6:	b2da      	uxtb	r2, r3
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df00:	0d5b      	lsrs	r3, r3, #21
 800df02:	b2db      	uxtb	r3, r3
 800df04:	f003 0307 	and.w	r3, r3, #7
 800df08:	b2da      	uxtb	r2, r3
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df12:	0c9b      	lsrs	r3, r3, #18
 800df14:	b2db      	uxtb	r3, r3
 800df16:	f003 0307 	and.w	r3, r3, #7
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df24:	0bdb      	lsrs	r3, r3, #15
 800df26:	b2db      	uxtb	r3, r3
 800df28:	f003 0307 	and.w	r3, r3, #7
 800df2c:	b2da      	uxtb	r2, r3
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	691b      	ldr	r3, [r3, #16]
 800df36:	1c5a      	adds	r2, r3, #1
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800df3c:	683b      	ldr	r3, [r7, #0]
 800df3e:	7e1b      	ldrb	r3, [r3, #24]
 800df40:	b2db      	uxtb	r3, r3
 800df42:	f003 0307 	and.w	r3, r3, #7
 800df46:	3302      	adds	r3, #2
 800df48:	2201      	movs	r2, #1
 800df4a:	fa02 f303 	lsl.w	r3, r2, r3
 800df4e:	687a      	ldr	r2, [r7, #4]
 800df50:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800df52:	fb03 f202 	mul.w	r2, r3, r2
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	7a1b      	ldrb	r3, [r3, #8]
 800df5e:	b2db      	uxtb	r3, r3
 800df60:	f003 030f 	and.w	r3, r3, #15
 800df64:	2201      	movs	r2, #1
 800df66:	409a      	lsls	r2, r3
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800df74:	0a52      	lsrs	r2, r2, #9
 800df76:	fb03 f202 	mul.w	r2, r3, r2
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df84:	661a      	str	r2, [r3, #96]	@ 0x60
 800df86:	e031      	b.n	800dfec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d11d      	bne.n	800dfcc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800df94:	041b      	lsls	r3, r3, #16
 800df96:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df9e:	0c1b      	lsrs	r3, r3, #16
 800dfa0:	431a      	orrs	r2, r3
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	691b      	ldr	r3, [r3, #16]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	029a      	lsls	r2, r3, #10
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dfc0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	661a      	str	r2, [r3, #96]	@ 0x60
 800dfca:	e00f      	b.n	800dfec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4a58      	ldr	r2, [pc, #352]	@ (800e134 <HAL_SD_GetCardCSD+0x344>)
 800dfd2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfd8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800dfe8:	2301      	movs	r3, #1
 800dfea:	e09d      	b.n	800e128 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dff0:	0b9b      	lsrs	r3, r3, #14
 800dff2:	b2db      	uxtb	r3, r3
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	b2da      	uxtb	r2, r3
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e002:	09db      	lsrs	r3, r3, #7
 800e004:	b2db      	uxtb	r3, r3
 800e006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e014:	b2db      	uxtb	r3, r3
 800e016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e01a:	b2da      	uxtb	r2, r3
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e024:	0fdb      	lsrs	r3, r3, #31
 800e026:	b2da      	uxtb	r2, r3
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e030:	0f5b      	lsrs	r3, r3, #29
 800e032:	b2db      	uxtb	r3, r3
 800e034:	f003 0303 	and.w	r3, r3, #3
 800e038:	b2da      	uxtb	r2, r3
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e042:	0e9b      	lsrs	r3, r3, #26
 800e044:	b2db      	uxtb	r3, r3
 800e046:	f003 0307 	and.w	r3, r3, #7
 800e04a:	b2da      	uxtb	r2, r3
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e054:	0d9b      	lsrs	r3, r3, #22
 800e056:	b2db      	uxtb	r3, r3
 800e058:	f003 030f 	and.w	r3, r3, #15
 800e05c:	b2da      	uxtb	r2, r3
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e066:	0d5b      	lsrs	r3, r3, #21
 800e068:	b2db      	uxtb	r3, r3
 800e06a:	f003 0301 	and.w	r3, r3, #1
 800e06e:	b2da      	uxtb	r2, r3
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	2200      	movs	r2, #0
 800e07a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e082:	0c1b      	lsrs	r3, r3, #16
 800e084:	b2db      	uxtb	r3, r3
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	b2da      	uxtb	r2, r3
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e096:	0bdb      	lsrs	r3, r3, #15
 800e098:	b2db      	uxtb	r3, r3
 800e09a:	f003 0301 	and.w	r3, r3, #1
 800e09e:	b2da      	uxtb	r2, r3
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0aa:	0b9b      	lsrs	r3, r3, #14
 800e0ac:	b2db      	uxtb	r3, r3
 800e0ae:	f003 0301 	and.w	r3, r3, #1
 800e0b2:	b2da      	uxtb	r2, r3
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0be:	0b5b      	lsrs	r3, r3, #13
 800e0c0:	b2db      	uxtb	r3, r3
 800e0c2:	f003 0301 	and.w	r3, r3, #1
 800e0c6:	b2da      	uxtb	r2, r3
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0d2:	0b1b      	lsrs	r3, r3, #12
 800e0d4:	b2db      	uxtb	r3, r3
 800e0d6:	f003 0301 	and.w	r3, r3, #1
 800e0da:	b2da      	uxtb	r2, r3
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0e6:	0a9b      	lsrs	r3, r3, #10
 800e0e8:	b2db      	uxtb	r3, r3
 800e0ea:	f003 0303 	and.w	r3, r3, #3
 800e0ee:	b2da      	uxtb	r2, r3
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0fa:	0a1b      	lsrs	r3, r3, #8
 800e0fc:	b2db      	uxtb	r3, r3
 800e0fe:	f003 0303 	and.w	r3, r3, #3
 800e102:	b2da      	uxtb	r2, r3
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e10e:	085b      	lsrs	r3, r3, #1
 800e110:	b2db      	uxtb	r3, r3
 800e112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e116:	b2da      	uxtb	r2, r3
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	2201      	movs	r2, #1
 800e122:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e126:	2300      	movs	r3, #0
}
 800e128:	4618      	mov	r0, r3
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr
 800e134:	004005ff 	.word	0x004005ff

0800e138 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e138:	b480      	push	{r7}
 800e13a:	b083      	sub	sp, #12
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
 800e140:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e182:	2300      	movs	r3, #0
}
 800e184:	4618      	mov	r0, r3
 800e186:	370c      	adds	r7, #12
 800e188:	46bd      	mov	sp, r7
 800e18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18e:	4770      	bx	lr

0800e190 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e190:	b5b0      	push	{r4, r5, r7, lr}
 800e192:	b08e      	sub	sp, #56	@ 0x38
 800e194:	af04      	add	r7, sp, #16
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e19a:	2300      	movs	r3, #0
 800e19c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2203      	movs	r2, #3
 800e1a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1ac:	2b03      	cmp	r3, #3
 800e1ae:	d02e      	beq.n	800e20e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e1b6:	d106      	bne.n	800e1c6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1c4:	e029      	b.n	800e21a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e1cc:	d10a      	bne.n	800e1e4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e1ce:	6878      	ldr	r0, [r7, #4]
 800e1d0:	f000 fabc 	bl	800e74c <SD_WideBus_Enable>
 800e1d4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1da:	6a3b      	ldr	r3, [r7, #32]
 800e1dc:	431a      	orrs	r2, r3
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1e2:	e01a      	b.n	800e21a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d10a      	bne.n	800e200 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 faf9 	bl	800e7e2 <SD_WideBus_Disable>
 800e1f0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1f6:	6a3b      	ldr	r3, [r7, #32]
 800e1f8:	431a      	orrs	r2, r3
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1fe:	e00c      	b.n	800e21a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e204:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	639a      	str	r2, [r3, #56]	@ 0x38
 800e20c:	e005      	b.n	800e21a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e212:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d00b      	beq.n	800e23a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	4a26      	ldr	r2, [pc, #152]	@ (800e2c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e228:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2201      	movs	r2, #1
 800e22e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e232:	2301      	movs	r3, #1
 800e234:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e238:	e01f      	b.n	800e27a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	685b      	ldr	r3, [r3, #4]
 800e23e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	689b      	ldr	r3, [r3, #8]
 800e244:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	68db      	ldr	r3, [r3, #12]
 800e24a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	695b      	ldr	r3, [r3, #20]
 800e254:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	699b      	ldr	r3, [r3, #24]
 800e25a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681d      	ldr	r5, [r3, #0]
 800e260:	466c      	mov	r4, sp
 800e262:	f107 0314 	add.w	r3, r7, #20
 800e266:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e26a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e26e:	f107 0308 	add.w	r3, r7, #8
 800e272:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e274:	4628      	mov	r0, r5
 800e276:	f002 fb4b 	bl	8010910 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e282:	4618      	mov	r0, r3
 800e284:	f002 fc10 	bl	8010aa8 <SDMMC_CmdBlockLength>
 800e288:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e28a:	6a3b      	ldr	r3, [r7, #32]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d00c      	beq.n	800e2aa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	4a0a      	ldr	r2, [pc, #40]	@ (800e2c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e296:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e29c:	6a3b      	ldr	r3, [r7, #32]
 800e29e:	431a      	orrs	r2, r3
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e2b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	3728      	adds	r7, #40	@ 0x28
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bdb0      	pop	{r4, r5, r7, pc}
 800e2be:	bf00      	nop
 800e2c0:	004005ff 	.word	0x004005ff

0800e2c4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b086      	sub	sp, #24
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e2d0:	f107 030c 	add.w	r3, r7, #12
 800e2d4:	4619      	mov	r1, r3
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f000 fa10 	bl	800e6fc <SD_SendStatus>
 800e2dc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d005      	beq.n	800e2f0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	431a      	orrs	r2, r3
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	0a5b      	lsrs	r3, r3, #9
 800e2f4:	f003 030f 	and.w	r3, r3, #15
 800e2f8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e2fa:	693b      	ldr	r3, [r7, #16]
}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3718      	adds	r7, #24
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e304:	b480      	push	{r7}
 800e306:	b085      	sub	sp, #20
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e310:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e320:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e322:	bf00      	nop
 800e324:	3714      	adds	r7, #20
 800e326:	46bd      	mov	sp, r7
 800e328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32c:	4770      	bx	lr

0800e32e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e32e:	b580      	push	{r7, lr}
 800e330:	b084      	sub	sp, #16
 800e332:	af00      	add	r7, sp, #0
 800e334:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e33a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e340:	2b82      	cmp	r3, #130	@ 0x82
 800e342:	d111      	bne.n	800e368 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	4618      	mov	r0, r3
 800e34a:	f002 fc57 	bl	8010bfc <SDMMC_CmdStopTransfer>
 800e34e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e350:	68bb      	ldr	r3, [r7, #8]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d008      	beq.n	800e368 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	431a      	orrs	r2, r3
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e362:	68f8      	ldr	r0, [r7, #12]
 800e364:	f7ff fd3a 	bl	800dddc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f022 0208 	bic.w	r2, r2, #8
 800e376:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e380:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	2201      	movs	r2, #1
 800e386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2200      	movs	r2, #0
 800e38e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e390:	68f8      	ldr	r0, [r7, #12]
 800e392:	f004 fa0b 	bl	80127ac <HAL_SD_RxCpltCallback>
#endif
}
 800e396:	bf00      	nop
 800e398:	3710      	adds	r7, #16
 800e39a:	46bd      	mov	sp, r7
 800e39c:	bd80      	pop	{r7, pc}
	...

0800e3a0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b086      	sub	sp, #24
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3ac:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7f8 f99c 	bl	80066ec <HAL_DMA_GetError>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	2b02      	cmp	r3, #2
 800e3b8:	d03e      	beq.n	800e438 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3c0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3c8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e3ca:	693b      	ldr	r3, [r7, #16]
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d002      	beq.n	800e3d6 <SD_DMAError+0x36>
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	2b01      	cmp	r3, #1
 800e3d4:	d12d      	bne.n	800e432 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e3d6:	697b      	ldr	r3, [r7, #20]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	4a19      	ldr	r2, [pc, #100]	@ (800e440 <SD_DMAError+0xa0>)
 800e3dc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e3ec:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e3f6:	697b      	ldr	r3, [r7, #20]
 800e3f8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e3fa:	6978      	ldr	r0, [r7, #20]
 800e3fc:	f7ff ff62 	bl	800e2c4 <HAL_SD_GetCardState>
 800e400:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	2b06      	cmp	r3, #6
 800e406:	d002      	beq.n	800e40e <SD_DMAError+0x6e>
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	2b05      	cmp	r3, #5
 800e40c:	d10a      	bne.n	800e424 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	4618      	mov	r0, r3
 800e414:	f002 fbf2 	bl	8010bfc <SDMMC_CmdStopTransfer>
 800e418:	4602      	mov	r2, r0
 800e41a:	697b      	ldr	r3, [r7, #20]
 800e41c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e41e:	431a      	orrs	r2, r3
 800e420:	697b      	ldr	r3, [r7, #20]
 800e422:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	2201      	movs	r2, #1
 800e428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	2200      	movs	r2, #0
 800e430:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e432:	6978      	ldr	r0, [r7, #20]
 800e434:	f7ff fcd2 	bl	800dddc <HAL_SD_ErrorCallback>
#endif
  }
}
 800e438:	bf00      	nop
 800e43a:	3718      	adds	r7, #24
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bd80      	pop	{r7, pc}
 800e440:	004005ff 	.word	0x004005ff

0800e444 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e444:	b5b0      	push	{r4, r5, r7, lr}
 800e446:	b094      	sub	sp, #80	@ 0x50
 800e448:	af04      	add	r7, sp, #16
 800e44a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e44c:	2301      	movs	r3, #1
 800e44e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4618      	mov	r0, r3
 800e456:	f002 faa2 	bl	801099e <SDMMC_GetPowerState>
 800e45a:	4603      	mov	r3, r0
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d102      	bne.n	800e466 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e460:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e464:	e0b8      	b.n	800e5d8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e46a:	2b03      	cmp	r3, #3
 800e46c:	d02f      	beq.n	800e4ce <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	4618      	mov	r0, r3
 800e474:	f002 fccd 	bl	8010e12 <SDMMC_CmdSendCID>
 800e478:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e47a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d001      	beq.n	800e484 <SD_InitCard+0x40>
    {
      return errorstate;
 800e480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e482:	e0a9      	b.n	800e5d8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	2100      	movs	r1, #0
 800e48a:	4618      	mov	r0, r3
 800e48c:	f002 facd 	bl	8010a2a <SDMMC_GetResponse>
 800e490:	4602      	mov	r2, r0
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	2104      	movs	r1, #4
 800e49c:	4618      	mov	r0, r3
 800e49e:	f002 fac4 	bl	8010a2a <SDMMC_GetResponse>
 800e4a2:	4602      	mov	r2, r0
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	2108      	movs	r1, #8
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	f002 fabb 	bl	8010a2a <SDMMC_GetResponse>
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	210c      	movs	r1, #12
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f002 fab2 	bl	8010a2a <SDMMC_GetResponse>
 800e4c6:	4602      	mov	r2, r0
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4d2:	2b03      	cmp	r3, #3
 800e4d4:	d00d      	beq.n	800e4f2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	f107 020e 	add.w	r2, r7, #14
 800e4de:	4611      	mov	r1, r2
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f002 fcd3 	bl	8010e8c <SDMMC_CmdSetRelAdd>
 800e4e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d001      	beq.n	800e4f2 <SD_InitCard+0xae>
    {
      return errorstate;
 800e4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4f0:	e072      	b.n	800e5d8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4f6:	2b03      	cmp	r3, #3
 800e4f8:	d036      	beq.n	800e568 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e4fa:	89fb      	ldrh	r3, [r7, #14]
 800e4fc:	461a      	mov	r2, r3
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	681a      	ldr	r2, [r3, #0]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e50a:	041b      	lsls	r3, r3, #16
 800e50c:	4619      	mov	r1, r3
 800e50e:	4610      	mov	r0, r2
 800e510:	f002 fc9d 	bl	8010e4e <SDMMC_CmdSendCSD>
 800e514:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d001      	beq.n	800e520 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e51c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e51e:	e05b      	b.n	800e5d8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	2100      	movs	r1, #0
 800e526:	4618      	mov	r0, r3
 800e528:	f002 fa7f 	bl	8010a2a <SDMMC_GetResponse>
 800e52c:	4602      	mov	r2, r0
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	2104      	movs	r1, #4
 800e538:	4618      	mov	r0, r3
 800e53a:	f002 fa76 	bl	8010a2a <SDMMC_GetResponse>
 800e53e:	4602      	mov	r2, r0
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	2108      	movs	r1, #8
 800e54a:	4618      	mov	r0, r3
 800e54c:	f002 fa6d 	bl	8010a2a <SDMMC_GetResponse>
 800e550:	4602      	mov	r2, r0
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	210c      	movs	r1, #12
 800e55c:	4618      	mov	r0, r3
 800e55e:	f002 fa64 	bl	8010a2a <SDMMC_GetResponse>
 800e562:	4602      	mov	r2, r0
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	2104      	movs	r1, #4
 800e56e:	4618      	mov	r0, r3
 800e570:	f002 fa5b 	bl	8010a2a <SDMMC_GetResponse>
 800e574:	4603      	mov	r3, r0
 800e576:	0d1a      	lsrs	r2, r3, #20
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e57c:	f107 0310 	add.w	r3, r7, #16
 800e580:	4619      	mov	r1, r3
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f7ff fc34 	bl	800ddf0 <HAL_SD_GetCardCSD>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d002      	beq.n	800e594 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e58e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e592:	e021      	b.n	800e5d8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6819      	ldr	r1, [r3, #0]
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e59c:	041b      	lsls	r3, r3, #16
 800e59e:	2200      	movs	r2, #0
 800e5a0:	461c      	mov	r4, r3
 800e5a2:	4615      	mov	r5, r2
 800e5a4:	4622      	mov	r2, r4
 800e5a6:	462b      	mov	r3, r5
 800e5a8:	4608      	mov	r0, r1
 800e5aa:	f002 fb49 	bl	8010c40 <SDMMC_CmdSelDesel>
 800e5ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d001      	beq.n	800e5ba <SD_InitCard+0x176>
  {
    return errorstate;
 800e5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5b8:	e00e      	b.n	800e5d8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681d      	ldr	r5, [r3, #0]
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	466c      	mov	r4, sp
 800e5c2:	f103 0210 	add.w	r2, r3, #16
 800e5c6:	ca07      	ldmia	r2, {r0, r1, r2}
 800e5c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e5cc:	3304      	adds	r3, #4
 800e5ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e5d0:	4628      	mov	r0, r5
 800e5d2:	f002 f99d 	bl	8010910 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e5d6:	2300      	movs	r3, #0
}
 800e5d8:	4618      	mov	r0, r3
 800e5da:	3740      	adds	r7, #64	@ 0x40
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bdb0      	pop	{r4, r5, r7, pc}

0800e5e0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b086      	sub	sp, #24
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	617b      	str	r3, [r7, #20]
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f002 fb44 	bl	8010c86 <SDMMC_CmdGoIdleState>
 800e5fe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d001      	beq.n	800e60a <SD_PowerON+0x2a>
  {
    return errorstate;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	e072      	b.n	800e6f0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	4618      	mov	r0, r3
 800e610:	f002 fb57 	bl	8010cc2 <SDMMC_CmdOperCond>
 800e614:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d00d      	beq.n	800e638 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2200      	movs	r2, #0
 800e620:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	4618      	mov	r0, r3
 800e628:	f002 fb2d 	bl	8010c86 <SDMMC_CmdGoIdleState>
 800e62c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d004      	beq.n	800e63e <SD_PowerON+0x5e>
    {
      return errorstate;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	e05b      	b.n	800e6f0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	2201      	movs	r2, #1
 800e63c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e642:	2b01      	cmp	r3, #1
 800e644:	d137      	bne.n	800e6b6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	2100      	movs	r1, #0
 800e64c:	4618      	mov	r0, r3
 800e64e:	f002 fb57 	bl	8010d00 <SDMMC_CmdAppCommand>
 800e652:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d02d      	beq.n	800e6b6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e65a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e65e:	e047      	b.n	800e6f0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	2100      	movs	r1, #0
 800e666:	4618      	mov	r0, r3
 800e668:	f002 fb4a 	bl	8010d00 <SDMMC_CmdAppCommand>
 800e66c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d001      	beq.n	800e678 <SD_PowerON+0x98>
    {
      return errorstate;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	e03b      	b.n	800e6f0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	491e      	ldr	r1, [pc, #120]	@ (800e6f8 <SD_PowerON+0x118>)
 800e67e:	4618      	mov	r0, r3
 800e680:	f002 fb60 	bl	8010d44 <SDMMC_CmdAppOperCommand>
 800e684:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d002      	beq.n	800e692 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e68c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e690:	e02e      	b.n	800e6f0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	2100      	movs	r1, #0
 800e698:	4618      	mov	r0, r3
 800e69a:	f002 f9c6 	bl	8010a2a <SDMMC_GetResponse>
 800e69e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	0fdb      	lsrs	r3, r3, #31
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	d101      	bne.n	800e6ac <SD_PowerON+0xcc>
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	e000      	b.n	800e6ae <SD_PowerON+0xce>
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	613b      	str	r3, [r7, #16]

    count++;
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d802      	bhi.n	800e6c6 <SD_PowerON+0xe6>
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d0cc      	beq.n	800e660 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e6cc:	4293      	cmp	r3, r2
 800e6ce:	d902      	bls.n	800e6d6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e6d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e6d4:	e00c      	b.n	800e6f0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d003      	beq.n	800e6e8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	645a      	str	r2, [r3, #68]	@ 0x44
 800e6e6:	e002      	b.n	800e6ee <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e6ee:	2300      	movs	r3, #0
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	3718      	adds	r7, #24
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bd80      	pop	{r7, pc}
 800e6f8:	c1100000 	.word	0xc1100000

0800e6fc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b084      	sub	sp, #16
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
 800e704:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d102      	bne.n	800e712 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e70c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e710:	e018      	b.n	800e744 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681a      	ldr	r2, [r3, #0]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e71a:	041b      	lsls	r3, r3, #16
 800e71c:	4619      	mov	r1, r3
 800e71e:	4610      	mov	r0, r2
 800e720:	f002 fbd5 	bl	8010ece <SDMMC_CmdSendStatus>
 800e724:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d001      	beq.n	800e730 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	e009      	b.n	800e744 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	2100      	movs	r1, #0
 800e736:	4618      	mov	r0, r3
 800e738:	f002 f977 	bl	8010a2a <SDMMC_GetResponse>
 800e73c:	4602      	mov	r2, r0
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e742:	2300      	movs	r3, #0
}
 800e744:	4618      	mov	r0, r3
 800e746:	3710      	adds	r7, #16
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}

0800e74c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e754:	2300      	movs	r3, #0
 800e756:	60fb      	str	r3, [r7, #12]
 800e758:	2300      	movs	r3, #0
 800e75a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	2100      	movs	r1, #0
 800e762:	4618      	mov	r0, r3
 800e764:	f002 f961 	bl	8010a2a <SDMMC_GetResponse>
 800e768:	4603      	mov	r3, r0
 800e76a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e76e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e772:	d102      	bne.n	800e77a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e774:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e778:	e02f      	b.n	800e7da <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e77a:	f107 030c 	add.w	r3, r7, #12
 800e77e:	4619      	mov	r1, r3
 800e780:	6878      	ldr	r0, [r7, #4]
 800e782:	f000 f879 	bl	800e878 <SD_FindSCR>
 800e786:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e788:	697b      	ldr	r3, [r7, #20]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d001      	beq.n	800e792 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e78e:	697b      	ldr	r3, [r7, #20]
 800e790:	e023      	b.n	800e7da <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e792:	693b      	ldr	r3, [r7, #16]
 800e794:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d01c      	beq.n	800e7d6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681a      	ldr	r2, [r3, #0]
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7a4:	041b      	lsls	r3, r3, #16
 800e7a6:	4619      	mov	r1, r3
 800e7a8:	4610      	mov	r0, r2
 800e7aa:	f002 faa9 	bl	8010d00 <SDMMC_CmdAppCommand>
 800e7ae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d001      	beq.n	800e7ba <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	e00f      	b.n	800e7da <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	2102      	movs	r1, #2
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f002 fae3 	bl	8010d8c <SDMMC_CmdBusWidth>
 800e7c6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d001      	beq.n	800e7d2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e7ce:	697b      	ldr	r3, [r7, #20]
 800e7d0:	e003      	b.n	800e7da <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	e001      	b.n	800e7da <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e7d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	3718      	adds	r7, #24
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}

0800e7e2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e7e2:	b580      	push	{r7, lr}
 800e7e4:	b086      	sub	sp, #24
 800e7e6:	af00      	add	r7, sp, #0
 800e7e8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	60fb      	str	r3, [r7, #12]
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	2100      	movs	r1, #0
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f002 f916 	bl	8010a2a <SDMMC_GetResponse>
 800e7fe:	4603      	mov	r3, r0
 800e800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e804:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e808:	d102      	bne.n	800e810 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e80a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e80e:	e02f      	b.n	800e870 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e810:	f107 030c 	add.w	r3, r7, #12
 800e814:	4619      	mov	r1, r3
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f000 f82e 	bl	800e878 <SD_FindSCR>
 800e81c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d001      	beq.n	800e828 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	e023      	b.n	800e870 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d01c      	beq.n	800e86c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681a      	ldr	r2, [r3, #0]
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e83a:	041b      	lsls	r3, r3, #16
 800e83c:	4619      	mov	r1, r3
 800e83e:	4610      	mov	r0, r2
 800e840:	f002 fa5e 	bl	8010d00 <SDMMC_CmdAppCommand>
 800e844:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e846:	697b      	ldr	r3, [r7, #20]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d001      	beq.n	800e850 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e84c:	697b      	ldr	r3, [r7, #20]
 800e84e:	e00f      	b.n	800e870 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	2100      	movs	r1, #0
 800e856:	4618      	mov	r0, r3
 800e858:	f002 fa98 	bl	8010d8c <SDMMC_CmdBusWidth>
 800e85c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d001      	beq.n	800e868 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	e003      	b.n	800e870 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e868:	2300      	movs	r3, #0
 800e86a:	e001      	b.n	800e870 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e86c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e870:	4618      	mov	r0, r3
 800e872:	3718      	adds	r7, #24
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e878:	b590      	push	{r4, r7, lr}
 800e87a:	b08f      	sub	sp, #60	@ 0x3c
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e882:	f7f6 feaf 	bl	80055e4 <HAL_GetTick>
 800e886:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e888:	2300      	movs	r3, #0
 800e88a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e88c:	2300      	movs	r3, #0
 800e88e:	60bb      	str	r3, [r7, #8]
 800e890:	2300      	movs	r3, #0
 800e892:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	2108      	movs	r1, #8
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f002 f902 	bl	8010aa8 <SDMMC_CmdBlockLength>
 800e8a4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d001      	beq.n	800e8b0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ae:	e0b2      	b.n	800ea16 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681a      	ldr	r2, [r3, #0]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8b8:	041b      	lsls	r3, r3, #16
 800e8ba:	4619      	mov	r1, r3
 800e8bc:	4610      	mov	r0, r2
 800e8be:	f002 fa1f 	bl	8010d00 <SDMMC_CmdAppCommand>
 800e8c2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d001      	beq.n	800e8ce <SD_FindSCR+0x56>
  {
    return errorstate;
 800e8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8cc:	e0a3      	b.n	800ea16 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e8ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e8d2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e8d4:	2308      	movs	r3, #8
 800e8d6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e8d8:	2330      	movs	r3, #48	@ 0x30
 800e8da:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e8dc:	2302      	movs	r3, #2
 800e8de:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f107 0210 	add.w	r2, r7, #16
 800e8f0:	4611      	mov	r1, r2
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f002 f8ac 	bl	8010a50 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	f002 fa67 	bl	8010dd0 <SDMMC_CmdSendSCR>
 800e902:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e906:	2b00      	cmp	r3, #0
 800e908:	d02a      	beq.n	800e960 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e90c:	e083      	b.n	800ea16 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e914:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d00f      	beq.n	800e93c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	6819      	ldr	r1, [r3, #0]
 800e920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e922:	009b      	lsls	r3, r3, #2
 800e924:	f107 0208 	add.w	r2, r7, #8
 800e928:	18d4      	adds	r4, r2, r3
 800e92a:	4608      	mov	r0, r1
 800e92c:	f002 f81c 	bl	8010968 <SDMMC_ReadFIFO>
 800e930:	4603      	mov	r3, r0
 800e932:	6023      	str	r3, [r4, #0]
      index++;
 800e934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e936:	3301      	adds	r3, #1
 800e938:	637b      	str	r3, [r7, #52]	@ 0x34
 800e93a:	e006      	b.n	800e94a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e942:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e946:	2b00      	cmp	r3, #0
 800e948:	d012      	beq.n	800e970 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e94a:	f7f6 fe4b 	bl	80055e4 <HAL_GetTick>
 800e94e:	4602      	mov	r2, r0
 800e950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e952:	1ad3      	subs	r3, r2, r3
 800e954:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e958:	d102      	bne.n	800e960 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e95a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e95e:	e05a      	b.n	800ea16 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e966:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d0cf      	beq.n	800e90e <SD_FindSCR+0x96>
 800e96e:	e000      	b.n	800e972 <SD_FindSCR+0xfa>
      break;
 800e970:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e978:	f003 0308 	and.w	r3, r3, #8
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d005      	beq.n	800e98c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2208      	movs	r2, #8
 800e986:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e988:	2308      	movs	r3, #8
 800e98a:	e044      	b.n	800ea16 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e992:	f003 0302 	and.w	r3, r3, #2
 800e996:	2b00      	cmp	r3, #0
 800e998:	d005      	beq.n	800e9a6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	2202      	movs	r2, #2
 800e9a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e9a2:	2302      	movs	r3, #2
 800e9a4:	e037      	b.n	800ea16 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9ac:	f003 0320 	and.w	r3, r3, #32
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d005      	beq.n	800e9c0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2220      	movs	r2, #32
 800e9ba:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e9bc:	2320      	movs	r3, #32
 800e9be:	e02a      	b.n	800ea16 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e9c8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	061a      	lsls	r2, r3, #24
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	021b      	lsls	r3, r3, #8
 800e9d2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9d6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	0a1b      	lsrs	r3, r3, #8
 800e9dc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9e0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	0e1b      	lsrs	r3, r3, #24
 800e9e6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ea:	601a      	str	r2, [r3, #0]
    scr++;
 800e9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ee:	3304      	adds	r3, #4
 800e9f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9f2:	68bb      	ldr	r3, [r7, #8]
 800e9f4:	061a      	lsls	r2, r3, #24
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	021b      	lsls	r3, r3, #8
 800e9fa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9fe:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	0a1b      	lsrs	r3, r3, #8
 800ea04:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ea08:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	0e1b      	lsrs	r3, r3, #24
 800ea0e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ea10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea12:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ea14:	2300      	movs	r3, #0
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	373c      	adds	r7, #60	@ 0x3c
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd90      	pop	{r4, r7, pc}

0800ea1e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ea1e:	b580      	push	{r7, lr}
 800ea20:	b082      	sub	sp, #8
 800ea22:	af00      	add	r7, sp, #0
 800ea24:	6078      	str	r0, [r7, #4]
 800ea26:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d101      	bne.n	800ea32 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ea2e:	2301      	movs	r3, #1
 800ea30:	e025      	b.n	800ea7e <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ea38:	b2db      	uxtb	r3, r3
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d106      	bne.n	800ea4c <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2200      	movs	r2, #0
 800ea42:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f7f4 f986 	bl	8002d58 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2202      	movs	r2, #2
 800ea50:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681a      	ldr	r2, [r3, #0]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	3304      	adds	r3, #4
 800ea5c:	4619      	mov	r1, r3
 800ea5e:	4610      	mov	r0, r2
 800ea60:	f001 fe90 	bl	8010784 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	6818      	ldr	r0, [r3, #0]
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	685b      	ldr	r3, [r3, #4]
 800ea6c:	461a      	mov	r2, r3
 800ea6e:	6839      	ldr	r1, [r7, #0]
 800ea70:	f001 fee4 	bl	801083c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2201      	movs	r2, #1
 800ea78:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ea7c:	2300      	movs	r3, #0
}
 800ea7e:	4618      	mov	r0, r3
 800ea80:	3708      	adds	r7, #8
 800ea82:	46bd      	mov	sp, r7
 800ea84:	bd80      	pop	{r7, pc}
	...

0800ea88 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b084      	sub	sp, #16
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d101      	bne.n	800ea9a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800ea96:	2301      	movs	r3, #1
 800ea98:	e04c      	b.n	800eb34 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eaa0:	b2db      	uxtb	r3, r3
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d106      	bne.n	800eab4 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800eaae:	6878      	ldr	r0, [r7, #4]
 800eab0:	f7f3 fdd8 	bl	8002664 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2202      	movs	r2, #2
 800eab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	681a      	ldr	r2, [r3, #0]
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	f022 0203 	bic.w	r2, r2, #3
 800eaca:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800ead4:	68fa      	ldr	r2, [r7, #12]
 800ead6:	4b19      	ldr	r3, [pc, #100]	@ (800eb3c <HAL_SPDIFRX_Init+0xb4>)
 800ead8:	4013      	ands	r3, r2
 800eada:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800eae4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800eaea:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800eaf0:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800eaf6:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800eafc:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800eb02:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800eb08:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800eb0e:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800eb14:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800eb16:	68fa      	ldr	r2, [r7, #12]
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	68fa      	ldr	r2, [r7, #12]
 800eb22:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2200      	movs	r2, #0
 800eb28:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	2201      	movs	r2, #1
 800eb2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800eb32:	2300      	movs	r3, #0
}
 800eb34:	4618      	mov	r0, r3
 800eb36:	3710      	adds	r7, #16
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bd80      	pop	{r7, pc}
 800eb3c:	fff88407 	.word	0xfff88407

0800eb40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b084      	sub	sp, #16
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d101      	bne.n	800eb52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800eb4e:	2301      	movs	r3, #1
 800eb50:	e09d      	b.n	800ec8e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d108      	bne.n	800eb6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	685b      	ldr	r3, [r3, #4]
 800eb5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb62:	d009      	beq.n	800eb78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2200      	movs	r2, #0
 800eb68:	61da      	str	r2, [r3, #28]
 800eb6a:	e005      	b.n	800eb78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2200      	movs	r2, #0
 800eb70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2200      	movs	r2, #0
 800eb76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eb84:	b2db      	uxtb	r3, r3
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d106      	bne.n	800eb98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f7f3 fdca 	bl	800272c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2202      	movs	r2, #2
 800eb9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	681a      	ldr	r2, [r3, #0]
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ebae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	68db      	ldr	r3, [r3, #12]
 800ebb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ebb8:	d902      	bls.n	800ebc0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ebba:	2300      	movs	r3, #0
 800ebbc:	60fb      	str	r3, [r7, #12]
 800ebbe:	e002      	b.n	800ebc6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ebc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ebc4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	68db      	ldr	r3, [r3, #12]
 800ebca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ebce:	d007      	beq.n	800ebe0 <HAL_SPI_Init+0xa0>
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	68db      	ldr	r3, [r3, #12]
 800ebd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ebd8:	d002      	beq.n	800ebe0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	685b      	ldr	r3, [r3, #4]
 800ebe4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	689b      	ldr	r3, [r3, #8]
 800ebec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ebf0:	431a      	orrs	r2, r3
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	691b      	ldr	r3, [r3, #16]
 800ebf6:	f003 0302 	and.w	r3, r3, #2
 800ebfa:	431a      	orrs	r2, r3
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	695b      	ldr	r3, [r3, #20]
 800ec00:	f003 0301 	and.w	r3, r3, #1
 800ec04:	431a      	orrs	r2, r3
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	699b      	ldr	r3, [r3, #24]
 800ec0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ec0e:	431a      	orrs	r2, r3
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	69db      	ldr	r3, [r3, #28]
 800ec14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec18:	431a      	orrs	r2, r3
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	6a1b      	ldr	r3, [r3, #32]
 800ec1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec22:	ea42 0103 	orr.w	r1, r2, r3
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec2a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	430a      	orrs	r2, r1
 800ec34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	699b      	ldr	r3, [r3, #24]
 800ec3a:	0c1b      	lsrs	r3, r3, #16
 800ec3c:	f003 0204 	and.w	r2, r3, #4
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec44:	f003 0310 	and.w	r3, r3, #16
 800ec48:	431a      	orrs	r2, r3
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec4e:	f003 0308 	and.w	r3, r3, #8
 800ec52:	431a      	orrs	r2, r3
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	68db      	ldr	r3, [r3, #12]
 800ec58:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ec5c:	ea42 0103 	orr.w	r1, r2, r3
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	430a      	orrs	r2, r1
 800ec6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	69da      	ldr	r2, [r3, #28]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ec7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2200      	movs	r2, #0
 800ec82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2201      	movs	r2, #1
 800ec88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ec8c:	2300      	movs	r3, #0
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	3710      	adds	r7, #16
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd80      	pop	{r7, pc}

0800ec96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec96:	b580      	push	{r7, lr}
 800ec98:	b082      	sub	sp, #8
 800ec9a:	af00      	add	r7, sp, #0
 800ec9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d101      	bne.n	800eca8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eca4:	2301      	movs	r3, #1
 800eca6:	e049      	b.n	800ed3c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d106      	bne.n	800ecc2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f7f3 fd97 	bl	80027f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2202      	movs	r2, #2
 800ecc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681a      	ldr	r2, [r3, #0]
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	3304      	adds	r3, #4
 800ecd2:	4619      	mov	r1, r3
 800ecd4:	4610      	mov	r0, r2
 800ecd6:	f000 fc11 	bl	800f4fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	2201      	movs	r2, #1
 800ece6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	2201      	movs	r2, #1
 800ecee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2201      	movs	r2, #1
 800ecf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2201      	movs	r2, #1
 800ecfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2201      	movs	r2, #1
 800ed06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	2201      	movs	r2, #1
 800ed0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2201      	movs	r2, #1
 800ed16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	2201      	movs	r2, #1
 800ed1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2201      	movs	r2, #1
 800ed26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	2201      	movs	r2, #1
 800ed36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ed3a:	2300      	movs	r3, #0
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	3708      	adds	r7, #8
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}

0800ed44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b085      	sub	sp, #20
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ed52:	b2db      	uxtb	r3, r3
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d001      	beq.n	800ed5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ed58:	2301      	movs	r3, #1
 800ed5a:	e054      	b.n	800ee06 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2202      	movs	r2, #2
 800ed60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	68da      	ldr	r2, [r3, #12]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	f042 0201 	orr.w	r2, r2, #1
 800ed72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a26      	ldr	r2, [pc, #152]	@ (800ee14 <HAL_TIM_Base_Start_IT+0xd0>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d022      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed86:	d01d      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	4a22      	ldr	r2, [pc, #136]	@ (800ee18 <HAL_TIM_Base_Start_IT+0xd4>)
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	d018      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	4a21      	ldr	r2, [pc, #132]	@ (800ee1c <HAL_TIM_Base_Start_IT+0xd8>)
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d013      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	4a1f      	ldr	r2, [pc, #124]	@ (800ee20 <HAL_TIM_Base_Start_IT+0xdc>)
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d00e      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	4a1e      	ldr	r2, [pc, #120]	@ (800ee24 <HAL_TIM_Base_Start_IT+0xe0>)
 800edac:	4293      	cmp	r3, r2
 800edae:	d009      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	4a1c      	ldr	r2, [pc, #112]	@ (800ee28 <HAL_TIM_Base_Start_IT+0xe4>)
 800edb6:	4293      	cmp	r3, r2
 800edb8:	d004      	beq.n	800edc4 <HAL_TIM_Base_Start_IT+0x80>
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	4a1b      	ldr	r2, [pc, #108]	@ (800ee2c <HAL_TIM_Base_Start_IT+0xe8>)
 800edc0:	4293      	cmp	r3, r2
 800edc2:	d115      	bne.n	800edf0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	689a      	ldr	r2, [r3, #8]
 800edca:	4b19      	ldr	r3, [pc, #100]	@ (800ee30 <HAL_TIM_Base_Start_IT+0xec>)
 800edcc:	4013      	ands	r3, r2
 800edce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	2b06      	cmp	r3, #6
 800edd4:	d015      	beq.n	800ee02 <HAL_TIM_Base_Start_IT+0xbe>
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eddc:	d011      	beq.n	800ee02 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	681a      	ldr	r2, [r3, #0]
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f042 0201 	orr.w	r2, r2, #1
 800edec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edee:	e008      	b.n	800ee02 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	681a      	ldr	r2, [r3, #0]
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f042 0201 	orr.w	r2, r2, #1
 800edfe:	601a      	str	r2, [r3, #0]
 800ee00:	e000      	b.n	800ee04 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ee04:	2300      	movs	r3, #0
}
 800ee06:	4618      	mov	r0, r3
 800ee08:	3714      	adds	r7, #20
 800ee0a:	46bd      	mov	sp, r7
 800ee0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee10:	4770      	bx	lr
 800ee12:	bf00      	nop
 800ee14:	40010000 	.word	0x40010000
 800ee18:	40000400 	.word	0x40000400
 800ee1c:	40000800 	.word	0x40000800
 800ee20:	40000c00 	.word	0x40000c00
 800ee24:	40010400 	.word	0x40010400
 800ee28:	40014000 	.word	0x40014000
 800ee2c:	40001800 	.word	0x40001800
 800ee30:	00010007 	.word	0x00010007

0800ee34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b082      	sub	sp, #8
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d101      	bne.n	800ee46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ee42:	2301      	movs	r3, #1
 800ee44:	e049      	b.n	800eeda <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee4c:	b2db      	uxtb	r3, r3
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d106      	bne.n	800ee60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2200      	movs	r2, #0
 800ee56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f7f3 fd36 	bl	80028cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2202      	movs	r2, #2
 800ee64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	681a      	ldr	r2, [r3, #0]
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	3304      	adds	r3, #4
 800ee70:	4619      	mov	r1, r3
 800ee72:	4610      	mov	r0, r2
 800ee74:	f000 fb42 	bl	800f4fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2201      	movs	r2, #1
 800ee84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2201      	movs	r2, #1
 800ee94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2201      	movs	r2, #1
 800ee9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2201      	movs	r2, #1
 800eea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2201      	movs	r2, #1
 800eeb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2201      	movs	r2, #1
 800eebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	2201      	movs	r2, #1
 800eec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	2201      	movs	r2, #1
 800eecc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2201      	movs	r2, #1
 800eed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eed8:	2300      	movs	r3, #0
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	3708      	adds	r7, #8
 800eede:	46bd      	mov	sp, r7
 800eee0:	bd80      	pop	{r7, pc}

0800eee2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eee2:	b580      	push	{r7, lr}
 800eee4:	b084      	sub	sp, #16
 800eee6:	af00      	add	r7, sp, #0
 800eee8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	68db      	ldr	r3, [r3, #12]
 800eef0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	691b      	ldr	r3, [r3, #16]
 800eef8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	f003 0302 	and.w	r3, r3, #2
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d020      	beq.n	800ef46 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f003 0302 	and.w	r3, r3, #2
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d01b      	beq.n	800ef46 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f06f 0202 	mvn.w	r2, #2
 800ef16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	699b      	ldr	r3, [r3, #24]
 800ef24:	f003 0303 	and.w	r3, r3, #3
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d003      	beq.n	800ef34 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f000 fac7 	bl	800f4c0 <HAL_TIM_IC_CaptureCallback>
 800ef32:	e005      	b.n	800ef40 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 fab9 	bl	800f4ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f000 faca 	bl	800f4d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2200      	movs	r2, #0
 800ef44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	f003 0304 	and.w	r3, r3, #4
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d020      	beq.n	800ef92 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	f003 0304 	and.w	r3, r3, #4
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d01b      	beq.n	800ef92 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f06f 0204 	mvn.w	r2, #4
 800ef62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2202      	movs	r2, #2
 800ef68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	699b      	ldr	r3, [r3, #24]
 800ef70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d003      	beq.n	800ef80 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f000 faa1 	bl	800f4c0 <HAL_TIM_IC_CaptureCallback>
 800ef7e:	e005      	b.n	800ef8c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef80:	6878      	ldr	r0, [r7, #4]
 800ef82:	f000 fa93 	bl	800f4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 faa4 	bl	800f4d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	f003 0308 	and.w	r3, r3, #8
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d020      	beq.n	800efde <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f003 0308 	and.w	r3, r3, #8
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d01b      	beq.n	800efde <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f06f 0208 	mvn.w	r2, #8
 800efae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2204      	movs	r2, #4
 800efb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	69db      	ldr	r3, [r3, #28]
 800efbc:	f003 0303 	and.w	r3, r3, #3
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d003      	beq.n	800efcc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efc4:	6878      	ldr	r0, [r7, #4]
 800efc6:	f000 fa7b 	bl	800f4c0 <HAL_TIM_IC_CaptureCallback>
 800efca:	e005      	b.n	800efd8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f000 fa6d 	bl	800f4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f000 fa7e 	bl	800f4d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	f003 0310 	and.w	r3, r3, #16
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d020      	beq.n	800f02a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	f003 0310 	and.w	r3, r3, #16
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d01b      	beq.n	800f02a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f06f 0210 	mvn.w	r2, #16
 800effa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2208      	movs	r2, #8
 800f000:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	69db      	ldr	r3, [r3, #28]
 800f008:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d003      	beq.n	800f018 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	f000 fa55 	bl	800f4c0 <HAL_TIM_IC_CaptureCallback>
 800f016:	e005      	b.n	800f024 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f018:	6878      	ldr	r0, [r7, #4]
 800f01a:	f000 fa47 	bl	800f4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f01e:	6878      	ldr	r0, [r7, #4]
 800f020:	f000 fa58 	bl	800f4d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2200      	movs	r2, #0
 800f028:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	f003 0301 	and.w	r3, r3, #1
 800f030:	2b00      	cmp	r3, #0
 800f032:	d00c      	beq.n	800f04e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	f003 0301 	and.w	r3, r3, #1
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d007      	beq.n	800f04e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	f06f 0201 	mvn.w	r2, #1
 800f046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f7f2 fe09 	bl	8001c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f04e:	68bb      	ldr	r3, [r7, #8]
 800f050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f054:	2b00      	cmp	r3, #0
 800f056:	d104      	bne.n	800f062 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d00c      	beq.n	800f07c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d007      	beq.n	800f07c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f000 fef4 	bl	800fe64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f082:	2b00      	cmp	r3, #0
 800f084:	d00c      	beq.n	800f0a0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d007      	beq.n	800f0a0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f000 feec 	bl	800fe78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d00c      	beq.n	800f0c4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d007      	beq.n	800f0c4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f0bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f000 fa12 	bl	800f4e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f0c4:	68bb      	ldr	r3, [r7, #8]
 800f0c6:	f003 0320 	and.w	r3, r3, #32
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d00c      	beq.n	800f0e8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	f003 0320 	and.w	r3, r3, #32
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d007      	beq.n	800f0e8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	f06f 0220 	mvn.w	r2, #32
 800f0e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f0e2:	6878      	ldr	r0, [r7, #4]
 800f0e4:	f000 feb4 	bl	800fe50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f0e8:	bf00      	nop
 800f0ea:	3710      	adds	r7, #16
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b086      	sub	sp, #24
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	60f8      	str	r0, [r7, #12]
 800f0f8:	60b9      	str	r1, [r7, #8]
 800f0fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f106:	2b01      	cmp	r3, #1
 800f108:	d101      	bne.n	800f10e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f10a:	2302      	movs	r3, #2
 800f10c:	e0ff      	b.n	800f30e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2201      	movs	r2, #1
 800f112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2b14      	cmp	r3, #20
 800f11a:	f200 80f0 	bhi.w	800f2fe <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f11e:	a201      	add	r2, pc, #4	@ (adr r2, 800f124 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f124:	0800f179 	.word	0x0800f179
 800f128:	0800f2ff 	.word	0x0800f2ff
 800f12c:	0800f2ff 	.word	0x0800f2ff
 800f130:	0800f2ff 	.word	0x0800f2ff
 800f134:	0800f1b9 	.word	0x0800f1b9
 800f138:	0800f2ff 	.word	0x0800f2ff
 800f13c:	0800f2ff 	.word	0x0800f2ff
 800f140:	0800f2ff 	.word	0x0800f2ff
 800f144:	0800f1fb 	.word	0x0800f1fb
 800f148:	0800f2ff 	.word	0x0800f2ff
 800f14c:	0800f2ff 	.word	0x0800f2ff
 800f150:	0800f2ff 	.word	0x0800f2ff
 800f154:	0800f23b 	.word	0x0800f23b
 800f158:	0800f2ff 	.word	0x0800f2ff
 800f15c:	0800f2ff 	.word	0x0800f2ff
 800f160:	0800f2ff 	.word	0x0800f2ff
 800f164:	0800f27d 	.word	0x0800f27d
 800f168:	0800f2ff 	.word	0x0800f2ff
 800f16c:	0800f2ff 	.word	0x0800f2ff
 800f170:	0800f2ff 	.word	0x0800f2ff
 800f174:	0800f2bd 	.word	0x0800f2bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	68b9      	ldr	r1, [r7, #8]
 800f17e:	4618      	mov	r0, r3
 800f180:	f000 fa62 	bl	800f648 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	699a      	ldr	r2, [r3, #24]
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	f042 0208 	orr.w	r2, r2, #8
 800f192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	699a      	ldr	r2, [r3, #24]
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	f022 0204 	bic.w	r2, r2, #4
 800f1a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	6999      	ldr	r1, [r3, #24]
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	691a      	ldr	r2, [r3, #16]
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	430a      	orrs	r2, r1
 800f1b4:	619a      	str	r2, [r3, #24]
      break;
 800f1b6:	e0a5      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	68b9      	ldr	r1, [r7, #8]
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f000 fab4 	bl	800f72c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	699a      	ldr	r2, [r3, #24]
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f1d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	699a      	ldr	r2, [r3, #24]
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f1e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	6999      	ldr	r1, [r3, #24]
 800f1ea:	68bb      	ldr	r3, [r7, #8]
 800f1ec:	691b      	ldr	r3, [r3, #16]
 800f1ee:	021a      	lsls	r2, r3, #8
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	430a      	orrs	r2, r1
 800f1f6:	619a      	str	r2, [r3, #24]
      break;
 800f1f8:	e084      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	68b9      	ldr	r1, [r7, #8]
 800f200:	4618      	mov	r0, r3
 800f202:	f000 fb0b 	bl	800f81c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	69da      	ldr	r2, [r3, #28]
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f042 0208 	orr.w	r2, r2, #8
 800f214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	69da      	ldr	r2, [r3, #28]
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f022 0204 	bic.w	r2, r2, #4
 800f224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	69d9      	ldr	r1, [r3, #28]
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	691a      	ldr	r2, [r3, #16]
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	430a      	orrs	r2, r1
 800f236:	61da      	str	r2, [r3, #28]
      break;
 800f238:	e064      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	68b9      	ldr	r1, [r7, #8]
 800f240:	4618      	mov	r0, r3
 800f242:	f000 fb61 	bl	800f908 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	69da      	ldr	r2, [r3, #28]
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	69da      	ldr	r2, [r3, #28]
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	69d9      	ldr	r1, [r3, #28]
 800f26c:	68bb      	ldr	r3, [r7, #8]
 800f26e:	691b      	ldr	r3, [r3, #16]
 800f270:	021a      	lsls	r2, r3, #8
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	430a      	orrs	r2, r1
 800f278:	61da      	str	r2, [r3, #28]
      break;
 800f27a:	e043      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	68b9      	ldr	r1, [r7, #8]
 800f282:	4618      	mov	r0, r3
 800f284:	f000 fb98 	bl	800f9b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f042 0208 	orr.w	r2, r2, #8
 800f296:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	f022 0204 	bic.w	r2, r2, #4
 800f2a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	691a      	ldr	r2, [r3, #16]
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	430a      	orrs	r2, r1
 800f2b8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2ba:	e023      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	68b9      	ldr	r1, [r7, #8]
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f000 fbca 	bl	800fa5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f2d6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f2e6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f2ee:	68bb      	ldr	r3, [r7, #8]
 800f2f0:	691b      	ldr	r3, [r3, #16]
 800f2f2:	021a      	lsls	r2, r3, #8
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	430a      	orrs	r2, r1
 800f2fa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2fc:	e002      	b.n	800f304 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f2fe:	2301      	movs	r3, #1
 800f300:	75fb      	strb	r3, [r7, #23]
      break;
 800f302:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	2200      	movs	r2, #0
 800f308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f30c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f30e:	4618      	mov	r0, r3
 800f310:	3718      	adds	r7, #24
 800f312:	46bd      	mov	sp, r7
 800f314:	bd80      	pop	{r7, pc}
 800f316:	bf00      	nop

0800f318 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b084      	sub	sp, #16
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f322:	2300      	movs	r3, #0
 800f324:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f32c:	2b01      	cmp	r3, #1
 800f32e:	d101      	bne.n	800f334 <HAL_TIM_ConfigClockSource+0x1c>
 800f330:	2302      	movs	r3, #2
 800f332:	e0b4      	b.n	800f49e <HAL_TIM_ConfigClockSource+0x186>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2201      	movs	r2, #1
 800f338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2202      	movs	r2, #2
 800f340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	689b      	ldr	r3, [r3, #8]
 800f34a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f34c:	68ba      	ldr	r2, [r7, #8]
 800f34e:	4b56      	ldr	r3, [pc, #344]	@ (800f4a8 <HAL_TIM_ConfigClockSource+0x190>)
 800f350:	4013      	ands	r3, r2
 800f352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f35a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	68ba      	ldr	r2, [r7, #8]
 800f362:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f36c:	d03e      	beq.n	800f3ec <HAL_TIM_ConfigClockSource+0xd4>
 800f36e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f372:	f200 8087 	bhi.w	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f37a:	f000 8086 	beq.w	800f48a <HAL_TIM_ConfigClockSource+0x172>
 800f37e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f382:	d87f      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f384:	2b70      	cmp	r3, #112	@ 0x70
 800f386:	d01a      	beq.n	800f3be <HAL_TIM_ConfigClockSource+0xa6>
 800f388:	2b70      	cmp	r3, #112	@ 0x70
 800f38a:	d87b      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f38c:	2b60      	cmp	r3, #96	@ 0x60
 800f38e:	d050      	beq.n	800f432 <HAL_TIM_ConfigClockSource+0x11a>
 800f390:	2b60      	cmp	r3, #96	@ 0x60
 800f392:	d877      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f394:	2b50      	cmp	r3, #80	@ 0x50
 800f396:	d03c      	beq.n	800f412 <HAL_TIM_ConfigClockSource+0xfa>
 800f398:	2b50      	cmp	r3, #80	@ 0x50
 800f39a:	d873      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f39c:	2b40      	cmp	r3, #64	@ 0x40
 800f39e:	d058      	beq.n	800f452 <HAL_TIM_ConfigClockSource+0x13a>
 800f3a0:	2b40      	cmp	r3, #64	@ 0x40
 800f3a2:	d86f      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f3a4:	2b30      	cmp	r3, #48	@ 0x30
 800f3a6:	d064      	beq.n	800f472 <HAL_TIM_ConfigClockSource+0x15a>
 800f3a8:	2b30      	cmp	r3, #48	@ 0x30
 800f3aa:	d86b      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f3ac:	2b20      	cmp	r3, #32
 800f3ae:	d060      	beq.n	800f472 <HAL_TIM_ConfigClockSource+0x15a>
 800f3b0:	2b20      	cmp	r3, #32
 800f3b2:	d867      	bhi.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d05c      	beq.n	800f472 <HAL_TIM_ConfigClockSource+0x15a>
 800f3b8:	2b10      	cmp	r3, #16
 800f3ba:	d05a      	beq.n	800f472 <HAL_TIM_ConfigClockSource+0x15a>
 800f3bc:	e062      	b.n	800f484 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3c6:	683b      	ldr	r3, [r7, #0]
 800f3c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3ce:	f000 fc13 	bl	800fbf8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	689b      	ldr	r3, [r3, #8]
 800f3d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f3e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	68ba      	ldr	r2, [r7, #8]
 800f3e8:	609a      	str	r2, [r3, #8]
      break;
 800f3ea:	e04f      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3fc:	f000 fbfc 	bl	800fbf8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	689a      	ldr	r2, [r3, #8]
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f40e:	609a      	str	r2, [r3, #8]
      break;
 800f410:	e03c      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f41e:	461a      	mov	r2, r3
 800f420:	f000 fb70 	bl	800fb04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	2150      	movs	r1, #80	@ 0x50
 800f42a:	4618      	mov	r0, r3
 800f42c:	f000 fbc9 	bl	800fbc2 <TIM_ITRx_SetConfig>
      break;
 800f430:	e02c      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f43a:	683b      	ldr	r3, [r7, #0]
 800f43c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f43e:	461a      	mov	r2, r3
 800f440:	f000 fb8f 	bl	800fb62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	2160      	movs	r1, #96	@ 0x60
 800f44a:	4618      	mov	r0, r3
 800f44c:	f000 fbb9 	bl	800fbc2 <TIM_ITRx_SetConfig>
      break;
 800f450:	e01c      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f45a:	683b      	ldr	r3, [r7, #0]
 800f45c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f45e:	461a      	mov	r2, r3
 800f460:	f000 fb50 	bl	800fb04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2140      	movs	r1, #64	@ 0x40
 800f46a:	4618      	mov	r0, r3
 800f46c:	f000 fba9 	bl	800fbc2 <TIM_ITRx_SetConfig>
      break;
 800f470:	e00c      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681a      	ldr	r2, [r3, #0]
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	4619      	mov	r1, r3
 800f47c:	4610      	mov	r0, r2
 800f47e:	f000 fba0 	bl	800fbc2 <TIM_ITRx_SetConfig>
      break;
 800f482:	e003      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f484:	2301      	movs	r3, #1
 800f486:	73fb      	strb	r3, [r7, #15]
      break;
 800f488:	e000      	b.n	800f48c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f48a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2201      	movs	r2, #1
 800f490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2200      	movs	r2, #0
 800f498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f49c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	3710      	adds	r7, #16
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
 800f4a6:	bf00      	nop
 800f4a8:	fffeff88 	.word	0xfffeff88

0800f4ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f4ac:	b480      	push	{r7}
 800f4ae:	b083      	sub	sp, #12
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f4b4:	bf00      	nop
 800f4b6:	370c      	adds	r7, #12
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4be:	4770      	bx	lr

0800f4c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f4c0:	b480      	push	{r7}
 800f4c2:	b083      	sub	sp, #12
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f4c8:	bf00      	nop
 800f4ca:	370c      	adds	r7, #12
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d2:	4770      	bx	lr

0800f4d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f4d4:	b480      	push	{r7}
 800f4d6:	b083      	sub	sp, #12
 800f4d8:	af00      	add	r7, sp, #0
 800f4da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f4dc:	bf00      	nop
 800f4de:	370c      	adds	r7, #12
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e6:	4770      	bx	lr

0800f4e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f4e8:	b480      	push	{r7}
 800f4ea:	b083      	sub	sp, #12
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f4f0:	bf00      	nop
 800f4f2:	370c      	adds	r7, #12
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fa:	4770      	bx	lr

0800f4fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	b085      	sub	sp, #20
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
 800f504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	4a43      	ldr	r2, [pc, #268]	@ (800f61c <TIM_Base_SetConfig+0x120>)
 800f510:	4293      	cmp	r3, r2
 800f512:	d013      	beq.n	800f53c <TIM_Base_SetConfig+0x40>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f51a:	d00f      	beq.n	800f53c <TIM_Base_SetConfig+0x40>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a40      	ldr	r2, [pc, #256]	@ (800f620 <TIM_Base_SetConfig+0x124>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d00b      	beq.n	800f53c <TIM_Base_SetConfig+0x40>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a3f      	ldr	r2, [pc, #252]	@ (800f624 <TIM_Base_SetConfig+0x128>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d007      	beq.n	800f53c <TIM_Base_SetConfig+0x40>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a3e      	ldr	r2, [pc, #248]	@ (800f628 <TIM_Base_SetConfig+0x12c>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d003      	beq.n	800f53c <TIM_Base_SetConfig+0x40>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	4a3d      	ldr	r2, [pc, #244]	@ (800f62c <TIM_Base_SetConfig+0x130>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d108      	bne.n	800f54e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	68fa      	ldr	r2, [r7, #12]
 800f54a:	4313      	orrs	r3, r2
 800f54c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	4a32      	ldr	r2, [pc, #200]	@ (800f61c <TIM_Base_SetConfig+0x120>)
 800f552:	4293      	cmp	r3, r2
 800f554:	d02b      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f55c:	d027      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	4a2f      	ldr	r2, [pc, #188]	@ (800f620 <TIM_Base_SetConfig+0x124>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d023      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	4a2e      	ldr	r2, [pc, #184]	@ (800f624 <TIM_Base_SetConfig+0x128>)
 800f56a:	4293      	cmp	r3, r2
 800f56c:	d01f      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	4a2d      	ldr	r2, [pc, #180]	@ (800f628 <TIM_Base_SetConfig+0x12c>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d01b      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a2c      	ldr	r2, [pc, #176]	@ (800f62c <TIM_Base_SetConfig+0x130>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d017      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a2b      	ldr	r2, [pc, #172]	@ (800f630 <TIM_Base_SetConfig+0x134>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d013      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	4a2a      	ldr	r2, [pc, #168]	@ (800f634 <TIM_Base_SetConfig+0x138>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d00f      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	4a29      	ldr	r2, [pc, #164]	@ (800f638 <TIM_Base_SetConfig+0x13c>)
 800f592:	4293      	cmp	r3, r2
 800f594:	d00b      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	4a28      	ldr	r2, [pc, #160]	@ (800f63c <TIM_Base_SetConfig+0x140>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	d007      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	4a27      	ldr	r2, [pc, #156]	@ (800f640 <TIM_Base_SetConfig+0x144>)
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	d003      	beq.n	800f5ae <TIM_Base_SetConfig+0xb2>
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	4a26      	ldr	r2, [pc, #152]	@ (800f644 <TIM_Base_SetConfig+0x148>)
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	d108      	bne.n	800f5c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f5b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	68db      	ldr	r3, [r3, #12]
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	4313      	orrs	r3, r2
 800f5be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	695b      	ldr	r3, [r3, #20]
 800f5ca:	4313      	orrs	r3, r2
 800f5cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	689a      	ldr	r2, [r3, #8]
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	681a      	ldr	r2, [r3, #0]
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a0e      	ldr	r2, [pc, #56]	@ (800f61c <TIM_Base_SetConfig+0x120>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d003      	beq.n	800f5ee <TIM_Base_SetConfig+0xf2>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	4a10      	ldr	r2, [pc, #64]	@ (800f62c <TIM_Base_SetConfig+0x130>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d103      	bne.n	800f5f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	691a      	ldr	r2, [r3, #16]
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	f043 0204 	orr.w	r2, r3, #4
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2201      	movs	r2, #1
 800f606:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	68fa      	ldr	r2, [r7, #12]
 800f60c:	601a      	str	r2, [r3, #0]
}
 800f60e:	bf00      	nop
 800f610:	3714      	adds	r7, #20
 800f612:	46bd      	mov	sp, r7
 800f614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f618:	4770      	bx	lr
 800f61a:	bf00      	nop
 800f61c:	40010000 	.word	0x40010000
 800f620:	40000400 	.word	0x40000400
 800f624:	40000800 	.word	0x40000800
 800f628:	40000c00 	.word	0x40000c00
 800f62c:	40010400 	.word	0x40010400
 800f630:	40014000 	.word	0x40014000
 800f634:	40014400 	.word	0x40014400
 800f638:	40014800 	.word	0x40014800
 800f63c:	40001800 	.word	0x40001800
 800f640:	40001c00 	.word	0x40001c00
 800f644:	40002000 	.word	0x40002000

0800f648 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f648:	b480      	push	{r7}
 800f64a:	b087      	sub	sp, #28
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	6078      	str	r0, [r7, #4]
 800f650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	6a1b      	ldr	r3, [r3, #32]
 800f656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	6a1b      	ldr	r3, [r3, #32]
 800f65c:	f023 0201 	bic.w	r2, r3, #1
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	685b      	ldr	r3, [r3, #4]
 800f668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	699b      	ldr	r3, [r3, #24]
 800f66e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	4b2b      	ldr	r3, [pc, #172]	@ (800f720 <TIM_OC1_SetConfig+0xd8>)
 800f674:	4013      	ands	r3, r2
 800f676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f023 0303 	bic.w	r3, r3, #3
 800f67e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	68fa      	ldr	r2, [r7, #12]
 800f686:	4313      	orrs	r3, r2
 800f688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	f023 0302 	bic.w	r3, r3, #2
 800f690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	689b      	ldr	r3, [r3, #8]
 800f696:	697a      	ldr	r2, [r7, #20]
 800f698:	4313      	orrs	r3, r2
 800f69a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	4a21      	ldr	r2, [pc, #132]	@ (800f724 <TIM_OC1_SetConfig+0xdc>)
 800f6a0:	4293      	cmp	r3, r2
 800f6a2:	d003      	beq.n	800f6ac <TIM_OC1_SetConfig+0x64>
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	4a20      	ldr	r2, [pc, #128]	@ (800f728 <TIM_OC1_SetConfig+0xe0>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d10c      	bne.n	800f6c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	f023 0308 	bic.w	r3, r3, #8
 800f6b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	68db      	ldr	r3, [r3, #12]
 800f6b8:	697a      	ldr	r2, [r7, #20]
 800f6ba:	4313      	orrs	r3, r2
 800f6bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	f023 0304 	bic.w	r3, r3, #4
 800f6c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	4a16      	ldr	r2, [pc, #88]	@ (800f724 <TIM_OC1_SetConfig+0xdc>)
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d003      	beq.n	800f6d6 <TIM_OC1_SetConfig+0x8e>
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	4a15      	ldr	r2, [pc, #84]	@ (800f728 <TIM_OC1_SetConfig+0xe0>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d111      	bne.n	800f6fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f6d6:	693b      	ldr	r3, [r7, #16]
 800f6d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f6de:	693b      	ldr	r3, [r7, #16]
 800f6e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f6e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	695b      	ldr	r3, [r3, #20]
 800f6ea:	693a      	ldr	r2, [r7, #16]
 800f6ec:	4313      	orrs	r3, r2
 800f6ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	699b      	ldr	r3, [r3, #24]
 800f6f4:	693a      	ldr	r2, [r7, #16]
 800f6f6:	4313      	orrs	r3, r2
 800f6f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	693a      	ldr	r2, [r7, #16]
 800f6fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	68fa      	ldr	r2, [r7, #12]
 800f704:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	685a      	ldr	r2, [r3, #4]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	697a      	ldr	r2, [r7, #20]
 800f712:	621a      	str	r2, [r3, #32]
}
 800f714:	bf00      	nop
 800f716:	371c      	adds	r7, #28
 800f718:	46bd      	mov	sp, r7
 800f71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71e:	4770      	bx	lr
 800f720:	fffeff8f 	.word	0xfffeff8f
 800f724:	40010000 	.word	0x40010000
 800f728:	40010400 	.word	0x40010400

0800f72c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f72c:	b480      	push	{r7}
 800f72e:	b087      	sub	sp, #28
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
 800f734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6a1b      	ldr	r3, [r3, #32]
 800f73a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	6a1b      	ldr	r3, [r3, #32]
 800f740:	f023 0210 	bic.w	r2, r3, #16
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	685b      	ldr	r3, [r3, #4]
 800f74c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	699b      	ldr	r3, [r3, #24]
 800f752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f754:	68fa      	ldr	r2, [r7, #12]
 800f756:	4b2e      	ldr	r3, [pc, #184]	@ (800f810 <TIM_OC2_SetConfig+0xe4>)
 800f758:	4013      	ands	r3, r2
 800f75a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f762:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	021b      	lsls	r3, r3, #8
 800f76a:	68fa      	ldr	r2, [r7, #12]
 800f76c:	4313      	orrs	r3, r2
 800f76e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	f023 0320 	bic.w	r3, r3, #32
 800f776:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	689b      	ldr	r3, [r3, #8]
 800f77c:	011b      	lsls	r3, r3, #4
 800f77e:	697a      	ldr	r2, [r7, #20]
 800f780:	4313      	orrs	r3, r2
 800f782:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a23      	ldr	r2, [pc, #140]	@ (800f814 <TIM_OC2_SetConfig+0xe8>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d003      	beq.n	800f794 <TIM_OC2_SetConfig+0x68>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a22      	ldr	r2, [pc, #136]	@ (800f818 <TIM_OC2_SetConfig+0xec>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d10d      	bne.n	800f7b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f79a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	68db      	ldr	r3, [r3, #12]
 800f7a0:	011b      	lsls	r3, r3, #4
 800f7a2:	697a      	ldr	r2, [r7, #20]
 800f7a4:	4313      	orrs	r3, r2
 800f7a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	4a18      	ldr	r2, [pc, #96]	@ (800f814 <TIM_OC2_SetConfig+0xe8>)
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d003      	beq.n	800f7c0 <TIM_OC2_SetConfig+0x94>
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	4a17      	ldr	r2, [pc, #92]	@ (800f818 <TIM_OC2_SetConfig+0xec>)
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d113      	bne.n	800f7e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f7c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f7c8:	693b      	ldr	r3, [r7, #16]
 800f7ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f7ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	695b      	ldr	r3, [r3, #20]
 800f7d4:	009b      	lsls	r3, r3, #2
 800f7d6:	693a      	ldr	r2, [r7, #16]
 800f7d8:	4313      	orrs	r3, r2
 800f7da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	699b      	ldr	r3, [r3, #24]
 800f7e0:	009b      	lsls	r3, r3, #2
 800f7e2:	693a      	ldr	r2, [r7, #16]
 800f7e4:	4313      	orrs	r3, r2
 800f7e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	693a      	ldr	r2, [r7, #16]
 800f7ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	68fa      	ldr	r2, [r7, #12]
 800f7f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	685a      	ldr	r2, [r3, #4]
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	697a      	ldr	r2, [r7, #20]
 800f800:	621a      	str	r2, [r3, #32]
}
 800f802:	bf00      	nop
 800f804:	371c      	adds	r7, #28
 800f806:	46bd      	mov	sp, r7
 800f808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80c:	4770      	bx	lr
 800f80e:	bf00      	nop
 800f810:	feff8fff 	.word	0xfeff8fff
 800f814:	40010000 	.word	0x40010000
 800f818:	40010400 	.word	0x40010400

0800f81c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f81c:	b480      	push	{r7}
 800f81e:	b087      	sub	sp, #28
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
 800f824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6a1b      	ldr	r3, [r3, #32]
 800f82a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6a1b      	ldr	r3, [r3, #32]
 800f830:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	69db      	ldr	r3, [r3, #28]
 800f842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f844:	68fa      	ldr	r2, [r7, #12]
 800f846:	4b2d      	ldr	r3, [pc, #180]	@ (800f8fc <TIM_OC3_SetConfig+0xe0>)
 800f848:	4013      	ands	r3, r2
 800f84a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	f023 0303 	bic.w	r3, r3, #3
 800f852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	68fa      	ldr	r2, [r7, #12]
 800f85a:	4313      	orrs	r3, r2
 800f85c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	689b      	ldr	r3, [r3, #8]
 800f86a:	021b      	lsls	r3, r3, #8
 800f86c:	697a      	ldr	r2, [r7, #20]
 800f86e:	4313      	orrs	r3, r2
 800f870:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	4a22      	ldr	r2, [pc, #136]	@ (800f900 <TIM_OC3_SetConfig+0xe4>)
 800f876:	4293      	cmp	r3, r2
 800f878:	d003      	beq.n	800f882 <TIM_OC3_SetConfig+0x66>
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	4a21      	ldr	r2, [pc, #132]	@ (800f904 <TIM_OC3_SetConfig+0xe8>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d10d      	bne.n	800f89e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f888:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	68db      	ldr	r3, [r3, #12]
 800f88e:	021b      	lsls	r3, r3, #8
 800f890:	697a      	ldr	r2, [r7, #20]
 800f892:	4313      	orrs	r3, r2
 800f894:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f89c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	4a17      	ldr	r2, [pc, #92]	@ (800f900 <TIM_OC3_SetConfig+0xe4>)
 800f8a2:	4293      	cmp	r3, r2
 800f8a4:	d003      	beq.n	800f8ae <TIM_OC3_SetConfig+0x92>
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	4a16      	ldr	r2, [pc, #88]	@ (800f904 <TIM_OC3_SetConfig+0xe8>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d113      	bne.n	800f8d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f8b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f8bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	695b      	ldr	r3, [r3, #20]
 800f8c2:	011b      	lsls	r3, r3, #4
 800f8c4:	693a      	ldr	r2, [r7, #16]
 800f8c6:	4313      	orrs	r3, r2
 800f8c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	699b      	ldr	r3, [r3, #24]
 800f8ce:	011b      	lsls	r3, r3, #4
 800f8d0:	693a      	ldr	r2, [r7, #16]
 800f8d2:	4313      	orrs	r3, r2
 800f8d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	693a      	ldr	r2, [r7, #16]
 800f8da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	68fa      	ldr	r2, [r7, #12]
 800f8e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	685a      	ldr	r2, [r3, #4]
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	697a      	ldr	r2, [r7, #20]
 800f8ee:	621a      	str	r2, [r3, #32]
}
 800f8f0:	bf00      	nop
 800f8f2:	371c      	adds	r7, #28
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fa:	4770      	bx	lr
 800f8fc:	fffeff8f 	.word	0xfffeff8f
 800f900:	40010000 	.word	0x40010000
 800f904:	40010400 	.word	0x40010400

0800f908 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f908:	b480      	push	{r7}
 800f90a:	b087      	sub	sp, #28
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6a1b      	ldr	r3, [r3, #32]
 800f916:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	6a1b      	ldr	r3, [r3, #32]
 800f91c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	685b      	ldr	r3, [r3, #4]
 800f928:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	69db      	ldr	r3, [r3, #28]
 800f92e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f930:	68fa      	ldr	r2, [r7, #12]
 800f932:	4b1e      	ldr	r3, [pc, #120]	@ (800f9ac <TIM_OC4_SetConfig+0xa4>)
 800f934:	4013      	ands	r3, r2
 800f936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f93e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	021b      	lsls	r3, r3, #8
 800f946:	68fa      	ldr	r2, [r7, #12]
 800f948:	4313      	orrs	r3, r2
 800f94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f94c:	693b      	ldr	r3, [r7, #16]
 800f94e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f952:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	689b      	ldr	r3, [r3, #8]
 800f958:	031b      	lsls	r3, r3, #12
 800f95a:	693a      	ldr	r2, [r7, #16]
 800f95c:	4313      	orrs	r3, r2
 800f95e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	4a13      	ldr	r2, [pc, #76]	@ (800f9b0 <TIM_OC4_SetConfig+0xa8>)
 800f964:	4293      	cmp	r3, r2
 800f966:	d003      	beq.n	800f970 <TIM_OC4_SetConfig+0x68>
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	4a12      	ldr	r2, [pc, #72]	@ (800f9b4 <TIM_OC4_SetConfig+0xac>)
 800f96c:	4293      	cmp	r3, r2
 800f96e:	d109      	bne.n	800f984 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f970:	697b      	ldr	r3, [r7, #20]
 800f972:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f976:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	695b      	ldr	r3, [r3, #20]
 800f97c:	019b      	lsls	r3, r3, #6
 800f97e:	697a      	ldr	r2, [r7, #20]
 800f980:	4313      	orrs	r3, r2
 800f982:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	697a      	ldr	r2, [r7, #20]
 800f988:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	68fa      	ldr	r2, [r7, #12]
 800f98e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	685a      	ldr	r2, [r3, #4]
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	693a      	ldr	r2, [r7, #16]
 800f99c:	621a      	str	r2, [r3, #32]
}
 800f99e:	bf00      	nop
 800f9a0:	371c      	adds	r7, #28
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr
 800f9aa:	bf00      	nop
 800f9ac:	feff8fff 	.word	0xfeff8fff
 800f9b0:	40010000 	.word	0x40010000
 800f9b4:	40010400 	.word	0x40010400

0800f9b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f9b8:	b480      	push	{r7}
 800f9ba:	b087      	sub	sp, #28
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
 800f9c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6a1b      	ldr	r3, [r3, #32]
 800f9c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	6a1b      	ldr	r3, [r3, #32]
 800f9cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	685b      	ldr	r3, [r3, #4]
 800f9d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f9e0:	68fa      	ldr	r2, [r7, #12]
 800f9e2:	4b1b      	ldr	r3, [pc, #108]	@ (800fa50 <TIM_OC5_SetConfig+0x98>)
 800f9e4:	4013      	ands	r3, r2
 800f9e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	68fa      	ldr	r2, [r7, #12]
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f9f2:	693b      	ldr	r3, [r7, #16]
 800f9f4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f9f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	689b      	ldr	r3, [r3, #8]
 800f9fe:	041b      	lsls	r3, r3, #16
 800fa00:	693a      	ldr	r2, [r7, #16]
 800fa02:	4313      	orrs	r3, r2
 800fa04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	4a12      	ldr	r2, [pc, #72]	@ (800fa54 <TIM_OC5_SetConfig+0x9c>)
 800fa0a:	4293      	cmp	r3, r2
 800fa0c:	d003      	beq.n	800fa16 <TIM_OC5_SetConfig+0x5e>
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	4a11      	ldr	r2, [pc, #68]	@ (800fa58 <TIM_OC5_SetConfig+0xa0>)
 800fa12:	4293      	cmp	r3, r2
 800fa14:	d109      	bne.n	800fa2a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fa16:	697b      	ldr	r3, [r7, #20]
 800fa18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fa1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	695b      	ldr	r3, [r3, #20]
 800fa22:	021b      	lsls	r3, r3, #8
 800fa24:	697a      	ldr	r2, [r7, #20]
 800fa26:	4313      	orrs	r3, r2
 800fa28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	697a      	ldr	r2, [r7, #20]
 800fa2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	68fa      	ldr	r2, [r7, #12]
 800fa34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	685a      	ldr	r2, [r3, #4]
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	693a      	ldr	r2, [r7, #16]
 800fa42:	621a      	str	r2, [r3, #32]
}
 800fa44:	bf00      	nop
 800fa46:	371c      	adds	r7, #28
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr
 800fa50:	fffeff8f 	.word	0xfffeff8f
 800fa54:	40010000 	.word	0x40010000
 800fa58:	40010400 	.word	0x40010400

0800fa5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b087      	sub	sp, #28
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6a1b      	ldr	r3, [r3, #32]
 800fa6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6a1b      	ldr	r3, [r3, #32]
 800fa70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fa84:	68fa      	ldr	r2, [r7, #12]
 800fa86:	4b1c      	ldr	r3, [pc, #112]	@ (800faf8 <TIM_OC6_SetConfig+0x9c>)
 800fa88:	4013      	ands	r3, r2
 800fa8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	021b      	lsls	r3, r3, #8
 800fa92:	68fa      	ldr	r2, [r7, #12]
 800fa94:	4313      	orrs	r3, r2
 800fa96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fa98:	693b      	ldr	r3, [r7, #16]
 800fa9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fa9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	689b      	ldr	r3, [r3, #8]
 800faa4:	051b      	lsls	r3, r3, #20
 800faa6:	693a      	ldr	r2, [r7, #16]
 800faa8:	4313      	orrs	r3, r2
 800faaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	4a13      	ldr	r2, [pc, #76]	@ (800fafc <TIM_OC6_SetConfig+0xa0>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	d003      	beq.n	800fabc <TIM_OC6_SetConfig+0x60>
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	4a12      	ldr	r2, [pc, #72]	@ (800fb00 <TIM_OC6_SetConfig+0xa4>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d109      	bne.n	800fad0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fabc:	697b      	ldr	r3, [r7, #20]
 800fabe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fac2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	695b      	ldr	r3, [r3, #20]
 800fac8:	029b      	lsls	r3, r3, #10
 800faca:	697a      	ldr	r2, [r7, #20]
 800facc:	4313      	orrs	r3, r2
 800face:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	697a      	ldr	r2, [r7, #20]
 800fad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	68fa      	ldr	r2, [r7, #12]
 800fada:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	685a      	ldr	r2, [r3, #4]
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	693a      	ldr	r2, [r7, #16]
 800fae8:	621a      	str	r2, [r3, #32]
}
 800faea:	bf00      	nop
 800faec:	371c      	adds	r7, #28
 800faee:	46bd      	mov	sp, r7
 800faf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf4:	4770      	bx	lr
 800faf6:	bf00      	nop
 800faf8:	feff8fff 	.word	0xfeff8fff
 800fafc:	40010000 	.word	0x40010000
 800fb00:	40010400 	.word	0x40010400

0800fb04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b087      	sub	sp, #28
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	60f8      	str	r0, [r7, #12]
 800fb0c:	60b9      	str	r1, [r7, #8]
 800fb0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	6a1b      	ldr	r3, [r3, #32]
 800fb14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	6a1b      	ldr	r3, [r3, #32]
 800fb1a:	f023 0201 	bic.w	r2, r3, #1
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	699b      	ldr	r3, [r3, #24]
 800fb26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb28:	693b      	ldr	r3, [r7, #16]
 800fb2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fb2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	011b      	lsls	r3, r3, #4
 800fb34:	693a      	ldr	r2, [r7, #16]
 800fb36:	4313      	orrs	r3, r2
 800fb38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb3a:	697b      	ldr	r3, [r7, #20]
 800fb3c:	f023 030a 	bic.w	r3, r3, #10
 800fb40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fb42:	697a      	ldr	r2, [r7, #20]
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	4313      	orrs	r3, r2
 800fb48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	693a      	ldr	r2, [r7, #16]
 800fb4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	697a      	ldr	r2, [r7, #20]
 800fb54:	621a      	str	r2, [r3, #32]
}
 800fb56:	bf00      	nop
 800fb58:	371c      	adds	r7, #28
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb60:	4770      	bx	lr

0800fb62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb62:	b480      	push	{r7}
 800fb64:	b087      	sub	sp, #28
 800fb66:	af00      	add	r7, sp, #0
 800fb68:	60f8      	str	r0, [r7, #12]
 800fb6a:	60b9      	str	r1, [r7, #8]
 800fb6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	6a1b      	ldr	r3, [r3, #32]
 800fb72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	6a1b      	ldr	r3, [r3, #32]
 800fb78:	f023 0210 	bic.w	r2, r3, #16
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	699b      	ldr	r3, [r3, #24]
 800fb84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fb86:	693b      	ldr	r3, [r7, #16]
 800fb88:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fb8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	031b      	lsls	r3, r3, #12
 800fb92:	693a      	ldr	r2, [r7, #16]
 800fb94:	4313      	orrs	r3, r2
 800fb96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fb98:	697b      	ldr	r3, [r7, #20]
 800fb9a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fb9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fba0:	68bb      	ldr	r3, [r7, #8]
 800fba2:	011b      	lsls	r3, r3, #4
 800fba4:	697a      	ldr	r2, [r7, #20]
 800fba6:	4313      	orrs	r3, r2
 800fba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	693a      	ldr	r2, [r7, #16]
 800fbae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	697a      	ldr	r2, [r7, #20]
 800fbb4:	621a      	str	r2, [r3, #32]
}
 800fbb6:	bf00      	nop
 800fbb8:	371c      	adds	r7, #28
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc0:	4770      	bx	lr

0800fbc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fbc2:	b480      	push	{r7}
 800fbc4:	b085      	sub	sp, #20
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
 800fbca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	689b      	ldr	r3, [r3, #8]
 800fbd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fbda:	683a      	ldr	r2, [r7, #0]
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	4313      	orrs	r3, r2
 800fbe0:	f043 0307 	orr.w	r3, r3, #7
 800fbe4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	68fa      	ldr	r2, [r7, #12]
 800fbea:	609a      	str	r2, [r3, #8]
}
 800fbec:	bf00      	nop
 800fbee:	3714      	adds	r7, #20
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf6:	4770      	bx	lr

0800fbf8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b087      	sub	sp, #28
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	60f8      	str	r0, [r7, #12]
 800fc00:	60b9      	str	r1, [r7, #8]
 800fc02:	607a      	str	r2, [r7, #4]
 800fc04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	689b      	ldr	r3, [r3, #8]
 800fc0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fc12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	021a      	lsls	r2, r3, #8
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	431a      	orrs	r2, r3
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	4313      	orrs	r3, r2
 800fc20:	697a      	ldr	r2, [r7, #20]
 800fc22:	4313      	orrs	r3, r2
 800fc24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	697a      	ldr	r2, [r7, #20]
 800fc2a:	609a      	str	r2, [r3, #8]
}
 800fc2c:	bf00      	nop
 800fc2e:	371c      	adds	r7, #28
 800fc30:	46bd      	mov	sp, r7
 800fc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc36:	4770      	bx	lr

0800fc38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fc38:	b480      	push	{r7}
 800fc3a:	b085      	sub	sp, #20
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]
 800fc40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc48:	2b01      	cmp	r3, #1
 800fc4a:	d101      	bne.n	800fc50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc4c:	2302      	movs	r3, #2
 800fc4e:	e06d      	b.n	800fd2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2201      	movs	r2, #1
 800fc54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2202      	movs	r2, #2
 800fc5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	689b      	ldr	r3, [r3, #8]
 800fc6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	4a30      	ldr	r2, [pc, #192]	@ (800fd38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc76:	4293      	cmp	r3, r2
 800fc78:	d004      	beq.n	800fc84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	4a2f      	ldr	r2, [pc, #188]	@ (800fd3c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc80:	4293      	cmp	r3, r2
 800fc82:	d108      	bne.n	800fc96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	685b      	ldr	r3, [r3, #4]
 800fc90:	68fa      	ldr	r2, [r7, #12]
 800fc92:	4313      	orrs	r3, r2
 800fc94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	68fa      	ldr	r2, [r7, #12]
 800fca4:	4313      	orrs	r3, r2
 800fca6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	68fa      	ldr	r2, [r7, #12]
 800fcae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	4a20      	ldr	r2, [pc, #128]	@ (800fd38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fcb6:	4293      	cmp	r3, r2
 800fcb8:	d022      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcc2:	d01d      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd40 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fcca:	4293      	cmp	r3, r2
 800fccc:	d018      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	4a1c      	ldr	r2, [pc, #112]	@ (800fd44 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fcd4:	4293      	cmp	r3, r2
 800fcd6:	d013      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	4a1a      	ldr	r2, [pc, #104]	@ (800fd48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fcde:	4293      	cmp	r3, r2
 800fce0:	d00e      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	4a15      	ldr	r2, [pc, #84]	@ (800fd3c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fce8:	4293      	cmp	r3, r2
 800fcea:	d009      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	4a16      	ldr	r2, [pc, #88]	@ (800fd4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fcf2:	4293      	cmp	r3, r2
 800fcf4:	d004      	beq.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	4a15      	ldr	r2, [pc, #84]	@ (800fd50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fcfc:	4293      	cmp	r3, r2
 800fcfe:	d10c      	bne.n	800fd1a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	689b      	ldr	r3, [r3, #8]
 800fd0c:	68ba      	ldr	r2, [r7, #8]
 800fd0e:	4313      	orrs	r3, r2
 800fd10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	68ba      	ldr	r2, [r7, #8]
 800fd18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	2200      	movs	r2, #0
 800fd26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fd2a:	2300      	movs	r3, #0
}
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	3714      	adds	r7, #20
 800fd30:	46bd      	mov	sp, r7
 800fd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd36:	4770      	bx	lr
 800fd38:	40010000 	.word	0x40010000
 800fd3c:	40010400 	.word	0x40010400
 800fd40:	40000400 	.word	0x40000400
 800fd44:	40000800 	.word	0x40000800
 800fd48:	40000c00 	.word	0x40000c00
 800fd4c:	40014000 	.word	0x40014000
 800fd50:	40001800 	.word	0x40001800

0800fd54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd54:	b480      	push	{r7}
 800fd56:	b085      	sub	sp, #20
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d101      	bne.n	800fd70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fd6c:	2302      	movs	r3, #2
 800fd6e:	e065      	b.n	800fe3c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	2201      	movs	r2, #1
 800fd74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	68db      	ldr	r3, [r3, #12]
 800fd82:	4313      	orrs	r3, r2
 800fd84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	689b      	ldr	r3, [r3, #8]
 800fd90:	4313      	orrs	r3, r2
 800fd92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fd9a:	683b      	ldr	r3, [r7, #0]
 800fd9c:	685b      	ldr	r3, [r3, #4]
 800fd9e:	4313      	orrs	r3, r2
 800fda0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	4313      	orrs	r3, r2
 800fdae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	691b      	ldr	r3, [r3, #16]
 800fdba:	4313      	orrs	r3, r2
 800fdbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	695b      	ldr	r3, [r3, #20]
 800fdc8:	4313      	orrs	r3, r2
 800fdca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	699b      	ldr	r3, [r3, #24]
 800fde4:	041b      	lsls	r3, r3, #16
 800fde6:	4313      	orrs	r3, r2
 800fde8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	4a16      	ldr	r2, [pc, #88]	@ (800fe48 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fdf0:	4293      	cmp	r3, r2
 800fdf2:	d004      	beq.n	800fdfe <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	4a14      	ldr	r2, [pc, #80]	@ (800fe4c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fdfa:	4293      	cmp	r3, r2
 800fdfc:	d115      	bne.n	800fe2a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe08:	051b      	lsls	r3, r3, #20
 800fe0a:	4313      	orrs	r3, r2
 800fe0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	69db      	ldr	r3, [r3, #28]
 800fe18:	4313      	orrs	r3, r2
 800fe1a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	6a1b      	ldr	r3, [r3, #32]
 800fe26:	4313      	orrs	r3, r2
 800fe28:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	68fa      	ldr	r2, [r7, #12]
 800fe30:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2200      	movs	r2, #0
 800fe36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fe3a:	2300      	movs	r3, #0
}
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	3714      	adds	r7, #20
 800fe40:	46bd      	mov	sp, r7
 800fe42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe46:	4770      	bx	lr
 800fe48:	40010000 	.word	0x40010000
 800fe4c:	40010400 	.word	0x40010400

0800fe50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b083      	sub	sp, #12
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fe58:	bf00      	nop
 800fe5a:	370c      	adds	r7, #12
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe62:	4770      	bx	lr

0800fe64 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe64:	b480      	push	{r7}
 800fe66:	b083      	sub	sp, #12
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe6c:	bf00      	nop
 800fe6e:	370c      	adds	r7, #12
 800fe70:	46bd      	mov	sp, r7
 800fe72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe76:	4770      	bx	lr

0800fe78 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fe78:	b480      	push	{r7}
 800fe7a:	b083      	sub	sp, #12
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fe80:	bf00      	nop
 800fe82:	370c      	adds	r7, #12
 800fe84:	46bd      	mov	sp, r7
 800fe86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8a:	4770      	bx	lr

0800fe8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fe8c:	b580      	push	{r7, lr}
 800fe8e:	b082      	sub	sp, #8
 800fe90:	af00      	add	r7, sp, #0
 800fe92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d101      	bne.n	800fe9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fe9a:	2301      	movs	r3, #1
 800fe9c:	e040      	b.n	800ff20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d106      	bne.n	800feb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2200      	movs	r2, #0
 800feaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800feae:	6878      	ldr	r0, [r7, #4]
 800feb0:	f7f2 fdfa 	bl	8002aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2224      	movs	r2, #36	@ 0x24
 800feb8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	681a      	ldr	r2, [r3, #0]
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	f022 0201 	bic.w	r2, r2, #1
 800fec8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d002      	beq.n	800fed8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fed2:	6878      	ldr	r0, [r7, #4]
 800fed4:	f000 fa8c 	bl	80103f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fed8:	6878      	ldr	r0, [r7, #4]
 800feda:	f000 f825 	bl	800ff28 <UART_SetConfig>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b01      	cmp	r3, #1
 800fee2:	d101      	bne.n	800fee8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800fee4:	2301      	movs	r3, #1
 800fee6:	e01b      	b.n	800ff20 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	685a      	ldr	r2, [r3, #4]
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fef6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	689a      	ldr	r2, [r3, #8]
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ff06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	681a      	ldr	r2, [r3, #0]
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	f042 0201 	orr.w	r2, r2, #1
 800ff16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ff18:	6878      	ldr	r0, [r7, #4]
 800ff1a:	f000 fb0b 	bl	8010534 <UART_CheckIdleState>
 800ff1e:	4603      	mov	r3, r0
}
 800ff20:	4618      	mov	r0, r3
 800ff22:	3708      	adds	r7, #8
 800ff24:	46bd      	mov	sp, r7
 800ff26:	bd80      	pop	{r7, pc}

0800ff28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	b088      	sub	sp, #32
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ff30:	2300      	movs	r3, #0
 800ff32:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	689a      	ldr	r2, [r3, #8]
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	691b      	ldr	r3, [r3, #16]
 800ff3c:	431a      	orrs	r2, r3
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	695b      	ldr	r3, [r3, #20]
 800ff42:	431a      	orrs	r2, r3
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	69db      	ldr	r3, [r3, #28]
 800ff48:	4313      	orrs	r3, r2
 800ff4a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	681a      	ldr	r2, [r3, #0]
 800ff52:	4ba6      	ldr	r3, [pc, #664]	@ (80101ec <UART_SetConfig+0x2c4>)
 800ff54:	4013      	ands	r3, r2
 800ff56:	687a      	ldr	r2, [r7, #4]
 800ff58:	6812      	ldr	r2, [r2, #0]
 800ff5a:	6979      	ldr	r1, [r7, #20]
 800ff5c:	430b      	orrs	r3, r1
 800ff5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	685b      	ldr	r3, [r3, #4]
 800ff66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	68da      	ldr	r2, [r3, #12]
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	430a      	orrs	r2, r1
 800ff74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	699b      	ldr	r3, [r3, #24]
 800ff7a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6a1b      	ldr	r3, [r3, #32]
 800ff80:	697a      	ldr	r2, [r7, #20]
 800ff82:	4313      	orrs	r3, r2
 800ff84:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	689b      	ldr	r3, [r3, #8]
 800ff8c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	697a      	ldr	r2, [r7, #20]
 800ff96:	430a      	orrs	r2, r1
 800ff98:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	4a94      	ldr	r2, [pc, #592]	@ (80101f0 <UART_SetConfig+0x2c8>)
 800ffa0:	4293      	cmp	r3, r2
 800ffa2:	d120      	bne.n	800ffe6 <UART_SetConfig+0xbe>
 800ffa4:	4b93      	ldr	r3, [pc, #588]	@ (80101f4 <UART_SetConfig+0x2cc>)
 800ffa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffaa:	f003 0303 	and.w	r3, r3, #3
 800ffae:	2b03      	cmp	r3, #3
 800ffb0:	d816      	bhi.n	800ffe0 <UART_SetConfig+0xb8>
 800ffb2:	a201      	add	r2, pc, #4	@ (adr r2, 800ffb8 <UART_SetConfig+0x90>)
 800ffb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffb8:	0800ffc9 	.word	0x0800ffc9
 800ffbc:	0800ffd5 	.word	0x0800ffd5
 800ffc0:	0800ffcf 	.word	0x0800ffcf
 800ffc4:	0800ffdb 	.word	0x0800ffdb
 800ffc8:	2301      	movs	r3, #1
 800ffca:	77fb      	strb	r3, [r7, #31]
 800ffcc:	e150      	b.n	8010270 <UART_SetConfig+0x348>
 800ffce:	2302      	movs	r3, #2
 800ffd0:	77fb      	strb	r3, [r7, #31]
 800ffd2:	e14d      	b.n	8010270 <UART_SetConfig+0x348>
 800ffd4:	2304      	movs	r3, #4
 800ffd6:	77fb      	strb	r3, [r7, #31]
 800ffd8:	e14a      	b.n	8010270 <UART_SetConfig+0x348>
 800ffda:	2308      	movs	r3, #8
 800ffdc:	77fb      	strb	r3, [r7, #31]
 800ffde:	e147      	b.n	8010270 <UART_SetConfig+0x348>
 800ffe0:	2310      	movs	r3, #16
 800ffe2:	77fb      	strb	r3, [r7, #31]
 800ffe4:	e144      	b.n	8010270 <UART_SetConfig+0x348>
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	4a83      	ldr	r2, [pc, #524]	@ (80101f8 <UART_SetConfig+0x2d0>)
 800ffec:	4293      	cmp	r3, r2
 800ffee:	d132      	bne.n	8010056 <UART_SetConfig+0x12e>
 800fff0:	4b80      	ldr	r3, [pc, #512]	@ (80101f4 <UART_SetConfig+0x2cc>)
 800fff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fff6:	f003 030c 	and.w	r3, r3, #12
 800fffa:	2b0c      	cmp	r3, #12
 800fffc:	d828      	bhi.n	8010050 <UART_SetConfig+0x128>
 800fffe:	a201      	add	r2, pc, #4	@ (adr r2, 8010004 <UART_SetConfig+0xdc>)
 8010000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010004:	08010039 	.word	0x08010039
 8010008:	08010051 	.word	0x08010051
 801000c:	08010051 	.word	0x08010051
 8010010:	08010051 	.word	0x08010051
 8010014:	08010045 	.word	0x08010045
 8010018:	08010051 	.word	0x08010051
 801001c:	08010051 	.word	0x08010051
 8010020:	08010051 	.word	0x08010051
 8010024:	0801003f 	.word	0x0801003f
 8010028:	08010051 	.word	0x08010051
 801002c:	08010051 	.word	0x08010051
 8010030:	08010051 	.word	0x08010051
 8010034:	0801004b 	.word	0x0801004b
 8010038:	2300      	movs	r3, #0
 801003a:	77fb      	strb	r3, [r7, #31]
 801003c:	e118      	b.n	8010270 <UART_SetConfig+0x348>
 801003e:	2302      	movs	r3, #2
 8010040:	77fb      	strb	r3, [r7, #31]
 8010042:	e115      	b.n	8010270 <UART_SetConfig+0x348>
 8010044:	2304      	movs	r3, #4
 8010046:	77fb      	strb	r3, [r7, #31]
 8010048:	e112      	b.n	8010270 <UART_SetConfig+0x348>
 801004a:	2308      	movs	r3, #8
 801004c:	77fb      	strb	r3, [r7, #31]
 801004e:	e10f      	b.n	8010270 <UART_SetConfig+0x348>
 8010050:	2310      	movs	r3, #16
 8010052:	77fb      	strb	r3, [r7, #31]
 8010054:	e10c      	b.n	8010270 <UART_SetConfig+0x348>
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4a68      	ldr	r2, [pc, #416]	@ (80101fc <UART_SetConfig+0x2d4>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d120      	bne.n	80100a2 <UART_SetConfig+0x17a>
 8010060:	4b64      	ldr	r3, [pc, #400]	@ (80101f4 <UART_SetConfig+0x2cc>)
 8010062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010066:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801006a:	2b30      	cmp	r3, #48	@ 0x30
 801006c:	d013      	beq.n	8010096 <UART_SetConfig+0x16e>
 801006e:	2b30      	cmp	r3, #48	@ 0x30
 8010070:	d814      	bhi.n	801009c <UART_SetConfig+0x174>
 8010072:	2b20      	cmp	r3, #32
 8010074:	d009      	beq.n	801008a <UART_SetConfig+0x162>
 8010076:	2b20      	cmp	r3, #32
 8010078:	d810      	bhi.n	801009c <UART_SetConfig+0x174>
 801007a:	2b00      	cmp	r3, #0
 801007c:	d002      	beq.n	8010084 <UART_SetConfig+0x15c>
 801007e:	2b10      	cmp	r3, #16
 8010080:	d006      	beq.n	8010090 <UART_SetConfig+0x168>
 8010082:	e00b      	b.n	801009c <UART_SetConfig+0x174>
 8010084:	2300      	movs	r3, #0
 8010086:	77fb      	strb	r3, [r7, #31]
 8010088:	e0f2      	b.n	8010270 <UART_SetConfig+0x348>
 801008a:	2302      	movs	r3, #2
 801008c:	77fb      	strb	r3, [r7, #31]
 801008e:	e0ef      	b.n	8010270 <UART_SetConfig+0x348>
 8010090:	2304      	movs	r3, #4
 8010092:	77fb      	strb	r3, [r7, #31]
 8010094:	e0ec      	b.n	8010270 <UART_SetConfig+0x348>
 8010096:	2308      	movs	r3, #8
 8010098:	77fb      	strb	r3, [r7, #31]
 801009a:	e0e9      	b.n	8010270 <UART_SetConfig+0x348>
 801009c:	2310      	movs	r3, #16
 801009e:	77fb      	strb	r3, [r7, #31]
 80100a0:	e0e6      	b.n	8010270 <UART_SetConfig+0x348>
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	4a56      	ldr	r2, [pc, #344]	@ (8010200 <UART_SetConfig+0x2d8>)
 80100a8:	4293      	cmp	r3, r2
 80100aa:	d120      	bne.n	80100ee <UART_SetConfig+0x1c6>
 80100ac:	4b51      	ldr	r3, [pc, #324]	@ (80101f4 <UART_SetConfig+0x2cc>)
 80100ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80100b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80100b8:	d013      	beq.n	80100e2 <UART_SetConfig+0x1ba>
 80100ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80100bc:	d814      	bhi.n	80100e8 <UART_SetConfig+0x1c0>
 80100be:	2b80      	cmp	r3, #128	@ 0x80
 80100c0:	d009      	beq.n	80100d6 <UART_SetConfig+0x1ae>
 80100c2:	2b80      	cmp	r3, #128	@ 0x80
 80100c4:	d810      	bhi.n	80100e8 <UART_SetConfig+0x1c0>
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d002      	beq.n	80100d0 <UART_SetConfig+0x1a8>
 80100ca:	2b40      	cmp	r3, #64	@ 0x40
 80100cc:	d006      	beq.n	80100dc <UART_SetConfig+0x1b4>
 80100ce:	e00b      	b.n	80100e8 <UART_SetConfig+0x1c0>
 80100d0:	2300      	movs	r3, #0
 80100d2:	77fb      	strb	r3, [r7, #31]
 80100d4:	e0cc      	b.n	8010270 <UART_SetConfig+0x348>
 80100d6:	2302      	movs	r3, #2
 80100d8:	77fb      	strb	r3, [r7, #31]
 80100da:	e0c9      	b.n	8010270 <UART_SetConfig+0x348>
 80100dc:	2304      	movs	r3, #4
 80100de:	77fb      	strb	r3, [r7, #31]
 80100e0:	e0c6      	b.n	8010270 <UART_SetConfig+0x348>
 80100e2:	2308      	movs	r3, #8
 80100e4:	77fb      	strb	r3, [r7, #31]
 80100e6:	e0c3      	b.n	8010270 <UART_SetConfig+0x348>
 80100e8:	2310      	movs	r3, #16
 80100ea:	77fb      	strb	r3, [r7, #31]
 80100ec:	e0c0      	b.n	8010270 <UART_SetConfig+0x348>
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	4a44      	ldr	r2, [pc, #272]	@ (8010204 <UART_SetConfig+0x2dc>)
 80100f4:	4293      	cmp	r3, r2
 80100f6:	d125      	bne.n	8010144 <UART_SetConfig+0x21c>
 80100f8:	4b3e      	ldr	r3, [pc, #248]	@ (80101f4 <UART_SetConfig+0x2cc>)
 80100fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010106:	d017      	beq.n	8010138 <UART_SetConfig+0x210>
 8010108:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801010c:	d817      	bhi.n	801013e <UART_SetConfig+0x216>
 801010e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010112:	d00b      	beq.n	801012c <UART_SetConfig+0x204>
 8010114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010118:	d811      	bhi.n	801013e <UART_SetConfig+0x216>
 801011a:	2b00      	cmp	r3, #0
 801011c:	d003      	beq.n	8010126 <UART_SetConfig+0x1fe>
 801011e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010122:	d006      	beq.n	8010132 <UART_SetConfig+0x20a>
 8010124:	e00b      	b.n	801013e <UART_SetConfig+0x216>
 8010126:	2300      	movs	r3, #0
 8010128:	77fb      	strb	r3, [r7, #31]
 801012a:	e0a1      	b.n	8010270 <UART_SetConfig+0x348>
 801012c:	2302      	movs	r3, #2
 801012e:	77fb      	strb	r3, [r7, #31]
 8010130:	e09e      	b.n	8010270 <UART_SetConfig+0x348>
 8010132:	2304      	movs	r3, #4
 8010134:	77fb      	strb	r3, [r7, #31]
 8010136:	e09b      	b.n	8010270 <UART_SetConfig+0x348>
 8010138:	2308      	movs	r3, #8
 801013a:	77fb      	strb	r3, [r7, #31]
 801013c:	e098      	b.n	8010270 <UART_SetConfig+0x348>
 801013e:	2310      	movs	r3, #16
 8010140:	77fb      	strb	r3, [r7, #31]
 8010142:	e095      	b.n	8010270 <UART_SetConfig+0x348>
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	4a2f      	ldr	r2, [pc, #188]	@ (8010208 <UART_SetConfig+0x2e0>)
 801014a:	4293      	cmp	r3, r2
 801014c:	d125      	bne.n	801019a <UART_SetConfig+0x272>
 801014e:	4b29      	ldr	r3, [pc, #164]	@ (80101f4 <UART_SetConfig+0x2cc>)
 8010150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010154:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010158:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801015c:	d017      	beq.n	801018e <UART_SetConfig+0x266>
 801015e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010162:	d817      	bhi.n	8010194 <UART_SetConfig+0x26c>
 8010164:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010168:	d00b      	beq.n	8010182 <UART_SetConfig+0x25a>
 801016a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801016e:	d811      	bhi.n	8010194 <UART_SetConfig+0x26c>
 8010170:	2b00      	cmp	r3, #0
 8010172:	d003      	beq.n	801017c <UART_SetConfig+0x254>
 8010174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010178:	d006      	beq.n	8010188 <UART_SetConfig+0x260>
 801017a:	e00b      	b.n	8010194 <UART_SetConfig+0x26c>
 801017c:	2301      	movs	r3, #1
 801017e:	77fb      	strb	r3, [r7, #31]
 8010180:	e076      	b.n	8010270 <UART_SetConfig+0x348>
 8010182:	2302      	movs	r3, #2
 8010184:	77fb      	strb	r3, [r7, #31]
 8010186:	e073      	b.n	8010270 <UART_SetConfig+0x348>
 8010188:	2304      	movs	r3, #4
 801018a:	77fb      	strb	r3, [r7, #31]
 801018c:	e070      	b.n	8010270 <UART_SetConfig+0x348>
 801018e:	2308      	movs	r3, #8
 8010190:	77fb      	strb	r3, [r7, #31]
 8010192:	e06d      	b.n	8010270 <UART_SetConfig+0x348>
 8010194:	2310      	movs	r3, #16
 8010196:	77fb      	strb	r3, [r7, #31]
 8010198:	e06a      	b.n	8010270 <UART_SetConfig+0x348>
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	4a1b      	ldr	r2, [pc, #108]	@ (801020c <UART_SetConfig+0x2e4>)
 80101a0:	4293      	cmp	r3, r2
 80101a2:	d138      	bne.n	8010216 <UART_SetConfig+0x2ee>
 80101a4:	4b13      	ldr	r3, [pc, #76]	@ (80101f4 <UART_SetConfig+0x2cc>)
 80101a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101aa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80101ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80101b2:	d017      	beq.n	80101e4 <UART_SetConfig+0x2bc>
 80101b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80101b8:	d82a      	bhi.n	8010210 <UART_SetConfig+0x2e8>
 80101ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101be:	d00b      	beq.n	80101d8 <UART_SetConfig+0x2b0>
 80101c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101c4:	d824      	bhi.n	8010210 <UART_SetConfig+0x2e8>
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d003      	beq.n	80101d2 <UART_SetConfig+0x2aa>
 80101ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101ce:	d006      	beq.n	80101de <UART_SetConfig+0x2b6>
 80101d0:	e01e      	b.n	8010210 <UART_SetConfig+0x2e8>
 80101d2:	2300      	movs	r3, #0
 80101d4:	77fb      	strb	r3, [r7, #31]
 80101d6:	e04b      	b.n	8010270 <UART_SetConfig+0x348>
 80101d8:	2302      	movs	r3, #2
 80101da:	77fb      	strb	r3, [r7, #31]
 80101dc:	e048      	b.n	8010270 <UART_SetConfig+0x348>
 80101de:	2304      	movs	r3, #4
 80101e0:	77fb      	strb	r3, [r7, #31]
 80101e2:	e045      	b.n	8010270 <UART_SetConfig+0x348>
 80101e4:	2308      	movs	r3, #8
 80101e6:	77fb      	strb	r3, [r7, #31]
 80101e8:	e042      	b.n	8010270 <UART_SetConfig+0x348>
 80101ea:	bf00      	nop
 80101ec:	efff69f3 	.word	0xefff69f3
 80101f0:	40011000 	.word	0x40011000
 80101f4:	40023800 	.word	0x40023800
 80101f8:	40004400 	.word	0x40004400
 80101fc:	40004800 	.word	0x40004800
 8010200:	40004c00 	.word	0x40004c00
 8010204:	40005000 	.word	0x40005000
 8010208:	40011400 	.word	0x40011400
 801020c:	40007800 	.word	0x40007800
 8010210:	2310      	movs	r3, #16
 8010212:	77fb      	strb	r3, [r7, #31]
 8010214:	e02c      	b.n	8010270 <UART_SetConfig+0x348>
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	4a72      	ldr	r2, [pc, #456]	@ (80103e4 <UART_SetConfig+0x4bc>)
 801021c:	4293      	cmp	r3, r2
 801021e:	d125      	bne.n	801026c <UART_SetConfig+0x344>
 8010220:	4b71      	ldr	r3, [pc, #452]	@ (80103e8 <UART_SetConfig+0x4c0>)
 8010222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010226:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801022a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801022e:	d017      	beq.n	8010260 <UART_SetConfig+0x338>
 8010230:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010234:	d817      	bhi.n	8010266 <UART_SetConfig+0x33e>
 8010236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801023a:	d00b      	beq.n	8010254 <UART_SetConfig+0x32c>
 801023c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010240:	d811      	bhi.n	8010266 <UART_SetConfig+0x33e>
 8010242:	2b00      	cmp	r3, #0
 8010244:	d003      	beq.n	801024e <UART_SetConfig+0x326>
 8010246:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801024a:	d006      	beq.n	801025a <UART_SetConfig+0x332>
 801024c:	e00b      	b.n	8010266 <UART_SetConfig+0x33e>
 801024e:	2300      	movs	r3, #0
 8010250:	77fb      	strb	r3, [r7, #31]
 8010252:	e00d      	b.n	8010270 <UART_SetConfig+0x348>
 8010254:	2302      	movs	r3, #2
 8010256:	77fb      	strb	r3, [r7, #31]
 8010258:	e00a      	b.n	8010270 <UART_SetConfig+0x348>
 801025a:	2304      	movs	r3, #4
 801025c:	77fb      	strb	r3, [r7, #31]
 801025e:	e007      	b.n	8010270 <UART_SetConfig+0x348>
 8010260:	2308      	movs	r3, #8
 8010262:	77fb      	strb	r3, [r7, #31]
 8010264:	e004      	b.n	8010270 <UART_SetConfig+0x348>
 8010266:	2310      	movs	r3, #16
 8010268:	77fb      	strb	r3, [r7, #31]
 801026a:	e001      	b.n	8010270 <UART_SetConfig+0x348>
 801026c:	2310      	movs	r3, #16
 801026e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	69db      	ldr	r3, [r3, #28]
 8010274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010278:	d15b      	bne.n	8010332 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 801027a:	7ffb      	ldrb	r3, [r7, #31]
 801027c:	2b08      	cmp	r3, #8
 801027e:	d828      	bhi.n	80102d2 <UART_SetConfig+0x3aa>
 8010280:	a201      	add	r2, pc, #4	@ (adr r2, 8010288 <UART_SetConfig+0x360>)
 8010282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010286:	bf00      	nop
 8010288:	080102ad 	.word	0x080102ad
 801028c:	080102b5 	.word	0x080102b5
 8010290:	080102bd 	.word	0x080102bd
 8010294:	080102d3 	.word	0x080102d3
 8010298:	080102c3 	.word	0x080102c3
 801029c:	080102d3 	.word	0x080102d3
 80102a0:	080102d3 	.word	0x080102d3
 80102a4:	080102d3 	.word	0x080102d3
 80102a8:	080102cb 	.word	0x080102cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102ac:	f7fb fb36 	bl	800b91c <HAL_RCC_GetPCLK1Freq>
 80102b0:	61b8      	str	r0, [r7, #24]
        break;
 80102b2:	e013      	b.n	80102dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102b4:	f7fb fb46 	bl	800b944 <HAL_RCC_GetPCLK2Freq>
 80102b8:	61b8      	str	r0, [r7, #24]
        break;
 80102ba:	e00f      	b.n	80102dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102bc:	4b4b      	ldr	r3, [pc, #300]	@ (80103ec <UART_SetConfig+0x4c4>)
 80102be:	61bb      	str	r3, [r7, #24]
        break;
 80102c0:	e00c      	b.n	80102dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102c2:	f7fb fa59 	bl	800b778 <HAL_RCC_GetSysClockFreq>
 80102c6:	61b8      	str	r0, [r7, #24]
        break;
 80102c8:	e008      	b.n	80102dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102ce:	61bb      	str	r3, [r7, #24]
        break;
 80102d0:	e004      	b.n	80102dc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80102d2:	2300      	movs	r3, #0
 80102d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	77bb      	strb	r3, [r7, #30]
        break;
 80102da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80102dc:	69bb      	ldr	r3, [r7, #24]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d074      	beq.n	80103cc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80102e2:	69bb      	ldr	r3, [r7, #24]
 80102e4:	005a      	lsls	r2, r3, #1
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	685b      	ldr	r3, [r3, #4]
 80102ea:	085b      	lsrs	r3, r3, #1
 80102ec:	441a      	add	r2, r3
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	685b      	ldr	r3, [r3, #4]
 80102f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80102f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102f8:	693b      	ldr	r3, [r7, #16]
 80102fa:	2b0f      	cmp	r3, #15
 80102fc:	d916      	bls.n	801032c <UART_SetConfig+0x404>
 80102fe:	693b      	ldr	r3, [r7, #16]
 8010300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010304:	d212      	bcs.n	801032c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	b29b      	uxth	r3, r3
 801030a:	f023 030f 	bic.w	r3, r3, #15
 801030e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	085b      	lsrs	r3, r3, #1
 8010314:	b29b      	uxth	r3, r3
 8010316:	f003 0307 	and.w	r3, r3, #7
 801031a:	b29a      	uxth	r2, r3
 801031c:	89fb      	ldrh	r3, [r7, #14]
 801031e:	4313      	orrs	r3, r2
 8010320:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	89fa      	ldrh	r2, [r7, #14]
 8010328:	60da      	str	r2, [r3, #12]
 801032a:	e04f      	b.n	80103cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 801032c:	2301      	movs	r3, #1
 801032e:	77bb      	strb	r3, [r7, #30]
 8010330:	e04c      	b.n	80103cc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010332:	7ffb      	ldrb	r3, [r7, #31]
 8010334:	2b08      	cmp	r3, #8
 8010336:	d828      	bhi.n	801038a <UART_SetConfig+0x462>
 8010338:	a201      	add	r2, pc, #4	@ (adr r2, 8010340 <UART_SetConfig+0x418>)
 801033a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801033e:	bf00      	nop
 8010340:	08010365 	.word	0x08010365
 8010344:	0801036d 	.word	0x0801036d
 8010348:	08010375 	.word	0x08010375
 801034c:	0801038b 	.word	0x0801038b
 8010350:	0801037b 	.word	0x0801037b
 8010354:	0801038b 	.word	0x0801038b
 8010358:	0801038b 	.word	0x0801038b
 801035c:	0801038b 	.word	0x0801038b
 8010360:	08010383 	.word	0x08010383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010364:	f7fb fada 	bl	800b91c <HAL_RCC_GetPCLK1Freq>
 8010368:	61b8      	str	r0, [r7, #24]
        break;
 801036a:	e013      	b.n	8010394 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801036c:	f7fb faea 	bl	800b944 <HAL_RCC_GetPCLK2Freq>
 8010370:	61b8      	str	r0, [r7, #24]
        break;
 8010372:	e00f      	b.n	8010394 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010374:	4b1d      	ldr	r3, [pc, #116]	@ (80103ec <UART_SetConfig+0x4c4>)
 8010376:	61bb      	str	r3, [r7, #24]
        break;
 8010378:	e00c      	b.n	8010394 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801037a:	f7fb f9fd 	bl	800b778 <HAL_RCC_GetSysClockFreq>
 801037e:	61b8      	str	r0, [r7, #24]
        break;
 8010380:	e008      	b.n	8010394 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010386:	61bb      	str	r3, [r7, #24]
        break;
 8010388:	e004      	b.n	8010394 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 801038a:	2300      	movs	r3, #0
 801038c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801038e:	2301      	movs	r3, #1
 8010390:	77bb      	strb	r3, [r7, #30]
        break;
 8010392:	bf00      	nop
    }

    if (pclk != 0U)
 8010394:	69bb      	ldr	r3, [r7, #24]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d018      	beq.n	80103cc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	685b      	ldr	r3, [r3, #4]
 801039e:	085a      	lsrs	r2, r3, #1
 80103a0:	69bb      	ldr	r3, [r7, #24]
 80103a2:	441a      	add	r2, r3
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80103ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103ae:	693b      	ldr	r3, [r7, #16]
 80103b0:	2b0f      	cmp	r3, #15
 80103b2:	d909      	bls.n	80103c8 <UART_SetConfig+0x4a0>
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103ba:	d205      	bcs.n	80103c8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80103bc:	693b      	ldr	r3, [r7, #16]
 80103be:	b29a      	uxth	r2, r3
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	60da      	str	r2, [r3, #12]
 80103c6:	e001      	b.n	80103cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80103c8:	2301      	movs	r3, #1
 80103ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2200      	movs	r2, #0
 80103d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	2200      	movs	r2, #0
 80103d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80103d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80103da:	4618      	mov	r0, r3
 80103dc:	3720      	adds	r7, #32
 80103de:	46bd      	mov	sp, r7
 80103e0:	bd80      	pop	{r7, pc}
 80103e2:	bf00      	nop
 80103e4:	40007c00 	.word	0x40007c00
 80103e8:	40023800 	.word	0x40023800
 80103ec:	00f42400 	.word	0x00f42400

080103f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103f0:	b480      	push	{r7}
 80103f2:	b083      	sub	sp, #12
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103fc:	f003 0308 	and.w	r3, r3, #8
 8010400:	2b00      	cmp	r3, #0
 8010402:	d00a      	beq.n	801041a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	685b      	ldr	r3, [r3, #4]
 801040a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	430a      	orrs	r2, r1
 8010418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801041e:	f003 0301 	and.w	r3, r3, #1
 8010422:	2b00      	cmp	r3, #0
 8010424:	d00a      	beq.n	801043c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	685b      	ldr	r3, [r3, #4]
 801042c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	430a      	orrs	r2, r1
 801043a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010440:	f003 0302 	and.w	r3, r3, #2
 8010444:	2b00      	cmp	r3, #0
 8010446:	d00a      	beq.n	801045e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	430a      	orrs	r2, r1
 801045c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010462:	f003 0304 	and.w	r3, r3, #4
 8010466:	2b00      	cmp	r3, #0
 8010468:	d00a      	beq.n	8010480 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	685b      	ldr	r3, [r3, #4]
 8010470:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	430a      	orrs	r2, r1
 801047e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010484:	f003 0310 	and.w	r3, r3, #16
 8010488:	2b00      	cmp	r3, #0
 801048a:	d00a      	beq.n	80104a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	689b      	ldr	r3, [r3, #8]
 8010492:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	430a      	orrs	r2, r1
 80104a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104a6:	f003 0320 	and.w	r3, r3, #32
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d00a      	beq.n	80104c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	689b      	ldr	r3, [r3, #8]
 80104b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	430a      	orrs	r2, r1
 80104c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d01a      	beq.n	8010506 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	685b      	ldr	r3, [r3, #4]
 80104d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	430a      	orrs	r2, r1
 80104e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104ee:	d10a      	bne.n	8010506 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	685b      	ldr	r3, [r3, #4]
 80104f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	430a      	orrs	r2, r1
 8010504:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801050a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801050e:	2b00      	cmp	r3, #0
 8010510:	d00a      	beq.n	8010528 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	430a      	orrs	r2, r1
 8010526:	605a      	str	r2, [r3, #4]
  }
}
 8010528:	bf00      	nop
 801052a:	370c      	adds	r7, #12
 801052c:	46bd      	mov	sp, r7
 801052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010532:	4770      	bx	lr

08010534 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010534:	b580      	push	{r7, lr}
 8010536:	b08c      	sub	sp, #48	@ 0x30
 8010538:	af02      	add	r7, sp, #8
 801053a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2200      	movs	r2, #0
 8010540:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010544:	f7f5 f84e 	bl	80055e4 <HAL_GetTick>
 8010548:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	f003 0308 	and.w	r3, r3, #8
 8010554:	2b08      	cmp	r3, #8
 8010556:	d12e      	bne.n	80105b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010558:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801055c:	9300      	str	r3, [sp, #0]
 801055e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010560:	2200      	movs	r2, #0
 8010562:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010566:	6878      	ldr	r0, [r7, #4]
 8010568:	f000 f83b 	bl	80105e2 <UART_WaitOnFlagUntilTimeout>
 801056c:	4603      	mov	r3, r0
 801056e:	2b00      	cmp	r3, #0
 8010570:	d021      	beq.n	80105b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	e853 3f00 	ldrex	r3, [r3]
 801057e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010586:	623b      	str	r3, [r7, #32]
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	461a      	mov	r2, r3
 801058e:	6a3b      	ldr	r3, [r7, #32]
 8010590:	61fb      	str	r3, [r7, #28]
 8010592:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010594:	69b9      	ldr	r1, [r7, #24]
 8010596:	69fa      	ldr	r2, [r7, #28]
 8010598:	e841 2300 	strex	r3, r2, [r1]
 801059c:	617b      	str	r3, [r7, #20]
   return(result);
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d1e6      	bne.n	8010572 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	2220      	movs	r2, #32
 80105a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2200      	movs	r2, #0
 80105ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105b2:	2303      	movs	r3, #3
 80105b4:	e011      	b.n	80105da <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	2220      	movs	r2, #32
 80105ba:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	2220      	movs	r2, #32
 80105c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2200      	movs	r2, #0
 80105c8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	2200      	movs	r2, #0
 80105ce:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	2200      	movs	r2, #0
 80105d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80105d8:	2300      	movs	r3, #0
}
 80105da:	4618      	mov	r0, r3
 80105dc:	3728      	adds	r7, #40	@ 0x28
 80105de:	46bd      	mov	sp, r7
 80105e0:	bd80      	pop	{r7, pc}

080105e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80105e2:	b580      	push	{r7, lr}
 80105e4:	b084      	sub	sp, #16
 80105e6:	af00      	add	r7, sp, #0
 80105e8:	60f8      	str	r0, [r7, #12]
 80105ea:	60b9      	str	r1, [r7, #8]
 80105ec:	603b      	str	r3, [r7, #0]
 80105ee:	4613      	mov	r3, r2
 80105f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80105f2:	e04f      	b.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80105f4:	69bb      	ldr	r3, [r7, #24]
 80105f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80105fa:	d04b      	beq.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80105fc:	f7f4 fff2 	bl	80055e4 <HAL_GetTick>
 8010600:	4602      	mov	r2, r0
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	1ad3      	subs	r3, r2, r3
 8010606:	69ba      	ldr	r2, [r7, #24]
 8010608:	429a      	cmp	r2, r3
 801060a:	d302      	bcc.n	8010612 <UART_WaitOnFlagUntilTimeout+0x30>
 801060c:	69bb      	ldr	r3, [r7, #24]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d101      	bne.n	8010616 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010612:	2303      	movs	r3, #3
 8010614:	e04e      	b.n	80106b4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	f003 0304 	and.w	r3, r3, #4
 8010620:	2b00      	cmp	r3, #0
 8010622:	d037      	beq.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	2b80      	cmp	r3, #128	@ 0x80
 8010628:	d034      	beq.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
 801062a:	68bb      	ldr	r3, [r7, #8]
 801062c:	2b40      	cmp	r3, #64	@ 0x40
 801062e:	d031      	beq.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	69db      	ldr	r3, [r3, #28]
 8010636:	f003 0308 	and.w	r3, r3, #8
 801063a:	2b08      	cmp	r3, #8
 801063c:	d110      	bne.n	8010660 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	2208      	movs	r2, #8
 8010644:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010646:	68f8      	ldr	r0, [r7, #12]
 8010648:	f000 f838 	bl	80106bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	2208      	movs	r2, #8
 8010650:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	2200      	movs	r2, #0
 8010658:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801065c:	2301      	movs	r3, #1
 801065e:	e029      	b.n	80106b4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	69db      	ldr	r3, [r3, #28]
 8010666:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801066a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801066e:	d111      	bne.n	8010694 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010678:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801067a:	68f8      	ldr	r0, [r7, #12]
 801067c:	f000 f81e 	bl	80106bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2220      	movs	r2, #32
 8010684:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	2200      	movs	r2, #0
 801068c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010690:	2303      	movs	r3, #3
 8010692:	e00f      	b.n	80106b4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	69da      	ldr	r2, [r3, #28]
 801069a:	68bb      	ldr	r3, [r7, #8]
 801069c:	4013      	ands	r3, r2
 801069e:	68ba      	ldr	r2, [r7, #8]
 80106a0:	429a      	cmp	r2, r3
 80106a2:	bf0c      	ite	eq
 80106a4:	2301      	moveq	r3, #1
 80106a6:	2300      	movne	r3, #0
 80106a8:	b2db      	uxtb	r3, r3
 80106aa:	461a      	mov	r2, r3
 80106ac:	79fb      	ldrb	r3, [r7, #7]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	d0a0      	beq.n	80105f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80106b2:	2300      	movs	r3, #0
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	3710      	adds	r7, #16
 80106b8:	46bd      	mov	sp, r7
 80106ba:	bd80      	pop	{r7, pc}

080106bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80106bc:	b480      	push	{r7}
 80106be:	b095      	sub	sp, #84	@ 0x54
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106cc:	e853 3f00 	ldrex	r3, [r3]
 80106d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80106d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80106d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	461a      	mov	r2, r3
 80106e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80106e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80106e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80106ea:	e841 2300 	strex	r3, r2, [r1]
 80106ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80106f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d1e6      	bne.n	80106c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	3308      	adds	r3, #8
 80106fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106fe:	6a3b      	ldr	r3, [r7, #32]
 8010700:	e853 3f00 	ldrex	r3, [r3]
 8010704:	61fb      	str	r3, [r7, #28]
   return(result);
 8010706:	69fb      	ldr	r3, [r7, #28]
 8010708:	f023 0301 	bic.w	r3, r3, #1
 801070c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	3308      	adds	r3, #8
 8010714:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010718:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801071a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801071c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801071e:	e841 2300 	strex	r3, r2, [r1]
 8010722:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010726:	2b00      	cmp	r3, #0
 8010728:	d1e5      	bne.n	80106f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801072e:	2b01      	cmp	r3, #1
 8010730:	d118      	bne.n	8010764 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	e853 3f00 	ldrex	r3, [r3]
 801073e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010740:	68bb      	ldr	r3, [r7, #8]
 8010742:	f023 0310 	bic.w	r3, r3, #16
 8010746:	647b      	str	r3, [r7, #68]	@ 0x44
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	461a      	mov	r2, r3
 801074e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010750:	61bb      	str	r3, [r7, #24]
 8010752:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010754:	6979      	ldr	r1, [r7, #20]
 8010756:	69ba      	ldr	r2, [r7, #24]
 8010758:	e841 2300 	strex	r3, r2, [r1]
 801075c:	613b      	str	r3, [r7, #16]
   return(result);
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d1e6      	bne.n	8010732 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2220      	movs	r2, #32
 8010768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2200      	movs	r2, #0
 8010770:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	2200      	movs	r2, #0
 8010776:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010778:	bf00      	nop
 801077a:	3754      	adds	r7, #84	@ 0x54
 801077c:	46bd      	mov	sp, r7
 801077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010782:	4770      	bx	lr

08010784 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010784:	b480      	push	{r7}
 8010786:	b083      	sub	sp, #12
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
 801078c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 801078e:	683b      	ldr	r3, [r7, #0]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d121      	bne.n	80107da <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681a      	ldr	r2, [r3, #0]
 801079a:	4b27      	ldr	r3, [pc, #156]	@ (8010838 <FMC_SDRAM_Init+0xb4>)
 801079c:	4013      	ands	r3, r2
 801079e:	683a      	ldr	r2, [r7, #0]
 80107a0:	6851      	ldr	r1, [r2, #4]
 80107a2:	683a      	ldr	r2, [r7, #0]
 80107a4:	6892      	ldr	r2, [r2, #8]
 80107a6:	4311      	orrs	r1, r2
 80107a8:	683a      	ldr	r2, [r7, #0]
 80107aa:	68d2      	ldr	r2, [r2, #12]
 80107ac:	4311      	orrs	r1, r2
 80107ae:	683a      	ldr	r2, [r7, #0]
 80107b0:	6912      	ldr	r2, [r2, #16]
 80107b2:	4311      	orrs	r1, r2
 80107b4:	683a      	ldr	r2, [r7, #0]
 80107b6:	6952      	ldr	r2, [r2, #20]
 80107b8:	4311      	orrs	r1, r2
 80107ba:	683a      	ldr	r2, [r7, #0]
 80107bc:	6992      	ldr	r2, [r2, #24]
 80107be:	4311      	orrs	r1, r2
 80107c0:	683a      	ldr	r2, [r7, #0]
 80107c2:	69d2      	ldr	r2, [r2, #28]
 80107c4:	4311      	orrs	r1, r2
 80107c6:	683a      	ldr	r2, [r7, #0]
 80107c8:	6a12      	ldr	r2, [r2, #32]
 80107ca:	4311      	orrs	r1, r2
 80107cc:	683a      	ldr	r2, [r7, #0]
 80107ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80107d0:	430a      	orrs	r2, r1
 80107d2:	431a      	orrs	r2, r3
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	601a      	str	r2, [r3, #0]
 80107d8:	e026      	b.n	8010828 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80107e2:	683b      	ldr	r3, [r7, #0]
 80107e4:	69d9      	ldr	r1, [r3, #28]
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	6a1b      	ldr	r3, [r3, #32]
 80107ea:	4319      	orrs	r1, r3
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107f0:	430b      	orrs	r3, r1
 80107f2:	431a      	orrs	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	685a      	ldr	r2, [r3, #4]
 80107fc:	4b0e      	ldr	r3, [pc, #56]	@ (8010838 <FMC_SDRAM_Init+0xb4>)
 80107fe:	4013      	ands	r3, r2
 8010800:	683a      	ldr	r2, [r7, #0]
 8010802:	6851      	ldr	r1, [r2, #4]
 8010804:	683a      	ldr	r2, [r7, #0]
 8010806:	6892      	ldr	r2, [r2, #8]
 8010808:	4311      	orrs	r1, r2
 801080a:	683a      	ldr	r2, [r7, #0]
 801080c:	68d2      	ldr	r2, [r2, #12]
 801080e:	4311      	orrs	r1, r2
 8010810:	683a      	ldr	r2, [r7, #0]
 8010812:	6912      	ldr	r2, [r2, #16]
 8010814:	4311      	orrs	r1, r2
 8010816:	683a      	ldr	r2, [r7, #0]
 8010818:	6952      	ldr	r2, [r2, #20]
 801081a:	4311      	orrs	r1, r2
 801081c:	683a      	ldr	r2, [r7, #0]
 801081e:	6992      	ldr	r2, [r2, #24]
 8010820:	430a      	orrs	r2, r1
 8010822:	431a      	orrs	r2, r3
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010828:	2300      	movs	r3, #0
}
 801082a:	4618      	mov	r0, r3
 801082c:	370c      	adds	r7, #12
 801082e:	46bd      	mov	sp, r7
 8010830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010834:	4770      	bx	lr
 8010836:	bf00      	nop
 8010838:	ffff8000 	.word	0xffff8000

0801083c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801083c:	b480      	push	{r7}
 801083e:	b085      	sub	sp, #20
 8010840:	af00      	add	r7, sp, #0
 8010842:	60f8      	str	r0, [r7, #12]
 8010844:	60b9      	str	r1, [r7, #8]
 8010846:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d128      	bne.n	80108a0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	689b      	ldr	r3, [r3, #8]
 8010852:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010856:	68bb      	ldr	r3, [r7, #8]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	1e59      	subs	r1, r3, #1
 801085c:	68bb      	ldr	r3, [r7, #8]
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	3b01      	subs	r3, #1
 8010862:	011b      	lsls	r3, r3, #4
 8010864:	4319      	orrs	r1, r3
 8010866:	68bb      	ldr	r3, [r7, #8]
 8010868:	689b      	ldr	r3, [r3, #8]
 801086a:	3b01      	subs	r3, #1
 801086c:	021b      	lsls	r3, r3, #8
 801086e:	4319      	orrs	r1, r3
 8010870:	68bb      	ldr	r3, [r7, #8]
 8010872:	68db      	ldr	r3, [r3, #12]
 8010874:	3b01      	subs	r3, #1
 8010876:	031b      	lsls	r3, r3, #12
 8010878:	4319      	orrs	r1, r3
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	691b      	ldr	r3, [r3, #16]
 801087e:	3b01      	subs	r3, #1
 8010880:	041b      	lsls	r3, r3, #16
 8010882:	4319      	orrs	r1, r3
 8010884:	68bb      	ldr	r3, [r7, #8]
 8010886:	695b      	ldr	r3, [r3, #20]
 8010888:	3b01      	subs	r3, #1
 801088a:	051b      	lsls	r3, r3, #20
 801088c:	4319      	orrs	r1, r3
 801088e:	68bb      	ldr	r3, [r7, #8]
 8010890:	699b      	ldr	r3, [r3, #24]
 8010892:	3b01      	subs	r3, #1
 8010894:	061b      	lsls	r3, r3, #24
 8010896:	430b      	orrs	r3, r1
 8010898:	431a      	orrs	r2, r3
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	609a      	str	r2, [r3, #8]
 801089e:	e02d      	b.n	80108fc <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	689a      	ldr	r2, [r3, #8]
 80108a4:	4b19      	ldr	r3, [pc, #100]	@ (801090c <FMC_SDRAM_Timing_Init+0xd0>)
 80108a6:	4013      	ands	r3, r2
 80108a8:	68ba      	ldr	r2, [r7, #8]
 80108aa:	68d2      	ldr	r2, [r2, #12]
 80108ac:	3a01      	subs	r2, #1
 80108ae:	0311      	lsls	r1, r2, #12
 80108b0:	68ba      	ldr	r2, [r7, #8]
 80108b2:	6952      	ldr	r2, [r2, #20]
 80108b4:	3a01      	subs	r2, #1
 80108b6:	0512      	lsls	r2, r2, #20
 80108b8:	430a      	orrs	r2, r1
 80108ba:	431a      	orrs	r2, r3
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	68db      	ldr	r3, [r3, #12]
 80108c4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	1e59      	subs	r1, r3, #1
 80108ce:	68bb      	ldr	r3, [r7, #8]
 80108d0:	685b      	ldr	r3, [r3, #4]
 80108d2:	3b01      	subs	r3, #1
 80108d4:	011b      	lsls	r3, r3, #4
 80108d6:	4319      	orrs	r1, r3
 80108d8:	68bb      	ldr	r3, [r7, #8]
 80108da:	689b      	ldr	r3, [r3, #8]
 80108dc:	3b01      	subs	r3, #1
 80108de:	021b      	lsls	r3, r3, #8
 80108e0:	4319      	orrs	r1, r3
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	691b      	ldr	r3, [r3, #16]
 80108e6:	3b01      	subs	r3, #1
 80108e8:	041b      	lsls	r3, r3, #16
 80108ea:	4319      	orrs	r1, r3
 80108ec:	68bb      	ldr	r3, [r7, #8]
 80108ee:	699b      	ldr	r3, [r3, #24]
 80108f0:	3b01      	subs	r3, #1
 80108f2:	061b      	lsls	r3, r3, #24
 80108f4:	430b      	orrs	r3, r1
 80108f6:	431a      	orrs	r2, r3
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80108fc:	2300      	movs	r3, #0
}
 80108fe:	4618      	mov	r0, r3
 8010900:	3714      	adds	r7, #20
 8010902:	46bd      	mov	sp, r7
 8010904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010908:	4770      	bx	lr
 801090a:	bf00      	nop
 801090c:	ff0f0fff 	.word	0xff0f0fff

08010910 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010910:	b084      	sub	sp, #16
 8010912:	b480      	push	{r7}
 8010914:	b085      	sub	sp, #20
 8010916:	af00      	add	r7, sp, #0
 8010918:	6078      	str	r0, [r7, #4]
 801091a:	f107 001c 	add.w	r0, r7, #28
 801091e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010922:	2300      	movs	r3, #0
 8010924:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010926:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010928:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 801092a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 801092c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 801092e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010932:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010936:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 801093a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 801093c:	68fa      	ldr	r2, [r7, #12]
 801093e:	4313      	orrs	r3, r2
 8010940:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	685a      	ldr	r2, [r3, #4]
 8010946:	4b07      	ldr	r3, [pc, #28]	@ (8010964 <SDMMC_Init+0x54>)
 8010948:	4013      	ands	r3, r2
 801094a:	68fa      	ldr	r2, [r7, #12]
 801094c:	431a      	orrs	r2, r3
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010952:	2300      	movs	r3, #0
}
 8010954:	4618      	mov	r0, r3
 8010956:	3714      	adds	r7, #20
 8010958:	46bd      	mov	sp, r7
 801095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095e:	b004      	add	sp, #16
 8010960:	4770      	bx	lr
 8010962:	bf00      	nop
 8010964:	ffff8100 	.word	0xffff8100

08010968 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010976:	4618      	mov	r0, r3
 8010978:	370c      	adds	r7, #12
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr

08010982 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010982:	b480      	push	{r7}
 8010984:	b083      	sub	sp, #12
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	2203      	movs	r2, #3
 801098e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010990:	2300      	movs	r3, #0
}
 8010992:	4618      	mov	r0, r3
 8010994:	370c      	adds	r7, #12
 8010996:	46bd      	mov	sp, r7
 8010998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099c:	4770      	bx	lr

0801099e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 801099e:	b480      	push	{r7}
 80109a0:	b083      	sub	sp, #12
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	f003 0303 	and.w	r3, r3, #3
}
 80109ae:	4618      	mov	r0, r3
 80109b0:	370c      	adds	r7, #12
 80109b2:	46bd      	mov	sp, r7
 80109b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b8:	4770      	bx	lr
	...

080109bc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80109bc:	b480      	push	{r7}
 80109be:	b085      	sub	sp, #20
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80109c6:	2300      	movs	r3, #0
 80109c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	681a      	ldr	r2, [r3, #0]
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80109d6:	683b      	ldr	r3, [r7, #0]
 80109d8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109da:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80109dc:	683b      	ldr	r3, [r7, #0]
 80109de:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80109e0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80109e2:	683b      	ldr	r3, [r7, #0]
 80109e4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80109e6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80109e8:	68fa      	ldr	r2, [r7, #12]
 80109ea:	4313      	orrs	r3, r2
 80109ec:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	68da      	ldr	r2, [r3, #12]
 80109f2:	4b06      	ldr	r3, [pc, #24]	@ (8010a0c <SDMMC_SendCommand+0x50>)
 80109f4:	4013      	ands	r3, r2
 80109f6:	68fa      	ldr	r2, [r7, #12]
 80109f8:	431a      	orrs	r2, r3
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80109fe:	2300      	movs	r3, #0
}
 8010a00:	4618      	mov	r0, r3
 8010a02:	3714      	adds	r7, #20
 8010a04:	46bd      	mov	sp, r7
 8010a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0a:	4770      	bx	lr
 8010a0c:	fffff000 	.word	0xfffff000

08010a10 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010a10:	b480      	push	{r7}
 8010a12:	b083      	sub	sp, #12
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	691b      	ldr	r3, [r3, #16]
 8010a1c:	b2db      	uxtb	r3, r3
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	370c      	adds	r7, #12
 8010a22:	46bd      	mov	sp, r7
 8010a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a28:	4770      	bx	lr

08010a2a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010a2a:	b480      	push	{r7}
 8010a2c:	b085      	sub	sp, #20
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
 8010a32:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	3314      	adds	r3, #20
 8010a38:	461a      	mov	r2, r3
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	4413      	add	r3, r2
 8010a3e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	681b      	ldr	r3, [r3, #0]
}  
 8010a44:	4618      	mov	r0, r3
 8010a46:	3714      	adds	r7, #20
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4e:	4770      	bx	lr

08010a50 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010a50:	b480      	push	{r7}
 8010a52:	b085      	sub	sp, #20
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
 8010a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010a5e:	683b      	ldr	r3, [r7, #0]
 8010a60:	681a      	ldr	r2, [r3, #0]
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	685a      	ldr	r2, [r3, #4]
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a6e:	683b      	ldr	r3, [r7, #0]
 8010a70:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010a72:	683b      	ldr	r3, [r7, #0]
 8010a74:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a76:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010a7c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010a82:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a84:	68fa      	ldr	r2, [r7, #12]
 8010a86:	4313      	orrs	r3, r2
 8010a88:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a8e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	431a      	orrs	r2, r3
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010a9a:	2300      	movs	r3, #0

}
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	3714      	adds	r7, #20
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa6:	4770      	bx	lr

08010aa8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b088      	sub	sp, #32
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
 8010ab0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010ab6:	2310      	movs	r3, #16
 8010ab8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010aba:	2340      	movs	r3, #64	@ 0x40
 8010abc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010abe:	2300      	movs	r3, #0
 8010ac0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ac2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ac6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ac8:	f107 0308 	add.w	r3, r7, #8
 8010acc:	4619      	mov	r1, r3
 8010ace:	6878      	ldr	r0, [r7, #4]
 8010ad0:	f7ff ff74 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ad8:	2110      	movs	r1, #16
 8010ada:	6878      	ldr	r0, [r7, #4]
 8010adc:	f000 fa1a 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010ae0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ae2:	69fb      	ldr	r3, [r7, #28]
}
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	3720      	adds	r7, #32
 8010ae8:	46bd      	mov	sp, r7
 8010aea:	bd80      	pop	{r7, pc}

08010aec <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b088      	sub	sp, #32
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
 8010af4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010afa:	2311      	movs	r3, #17
 8010afc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010afe:	2340      	movs	r3, #64	@ 0x40
 8010b00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b02:	2300      	movs	r3, #0
 8010b04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b0a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b0c:	f107 0308 	add.w	r3, r7, #8
 8010b10:	4619      	mov	r1, r3
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f7ff ff52 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010b18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b1c:	2111      	movs	r1, #17
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f000 f9f8 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010b24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b26:	69fb      	ldr	r3, [r7, #28]
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	3720      	adds	r7, #32
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}

08010b30 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b088      	sub	sp, #32
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
 8010b38:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010b3e:	2312      	movs	r3, #18
 8010b40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b42:	2340      	movs	r3, #64	@ 0x40
 8010b44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b46:	2300      	movs	r3, #0
 8010b48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b4e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b50:	f107 0308 	add.w	r3, r7, #8
 8010b54:	4619      	mov	r1, r3
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	f7ff ff30 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010b5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b60:	2112      	movs	r1, #18
 8010b62:	6878      	ldr	r0, [r7, #4]
 8010b64:	f000 f9d6 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010b68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b6a:	69fb      	ldr	r3, [r7, #28]
}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3720      	adds	r7, #32
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bd80      	pop	{r7, pc}

08010b74 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b088      	sub	sp, #32
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
 8010b7c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010b82:	2318      	movs	r3, #24
 8010b84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b86:	2340      	movs	r3, #64	@ 0x40
 8010b88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b94:	f107 0308 	add.w	r3, r7, #8
 8010b98:	4619      	mov	r1, r3
 8010b9a:	6878      	ldr	r0, [r7, #4]
 8010b9c:	f7ff ff0e 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ba4:	2118      	movs	r1, #24
 8010ba6:	6878      	ldr	r0, [r7, #4]
 8010ba8:	f000 f9b4 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010bac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bae:	69fb      	ldr	r3, [r7, #28]
}
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	3720      	adds	r7, #32
 8010bb4:	46bd      	mov	sp, r7
 8010bb6:	bd80      	pop	{r7, pc}

08010bb8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b088      	sub	sp, #32
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
 8010bc0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010bc2:	683b      	ldr	r3, [r7, #0]
 8010bc4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010bc6:	2319      	movs	r3, #25
 8010bc8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bca:	2340      	movs	r3, #64	@ 0x40
 8010bcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bce:	2300      	movs	r3, #0
 8010bd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bd6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bd8:	f107 0308 	add.w	r3, r7, #8
 8010bdc:	4619      	mov	r1, r3
 8010bde:	6878      	ldr	r0, [r7, #4]
 8010be0:	f7ff feec 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010be8:	2119      	movs	r1, #25
 8010bea:	6878      	ldr	r0, [r7, #4]
 8010bec:	f000 f992 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010bf0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bf2:	69fb      	ldr	r3, [r7, #28]
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	3720      	adds	r7, #32
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd80      	pop	{r7, pc}

08010bfc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010bfc:	b580      	push	{r7, lr}
 8010bfe:	b088      	sub	sp, #32
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010c04:	2300      	movs	r3, #0
 8010c06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010c08:	230c      	movs	r3, #12
 8010c0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c0c:	2340      	movs	r3, #64	@ 0x40
 8010c0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c10:	2300      	movs	r3, #0
 8010c12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c18:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c1a:	f107 0308 	add.w	r3, r7, #8
 8010c1e:	4619      	mov	r1, r3
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f7ff fecb 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010c26:	4a05      	ldr	r2, [pc, #20]	@ (8010c3c <SDMMC_CmdStopTransfer+0x40>)
 8010c28:	210c      	movs	r1, #12
 8010c2a:	6878      	ldr	r0, [r7, #4]
 8010c2c:	f000 f972 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010c30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c32:	69fb      	ldr	r3, [r7, #28]
}
 8010c34:	4618      	mov	r0, r3
 8010c36:	3720      	adds	r7, #32
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	bd80      	pop	{r7, pc}
 8010c3c:	05f5e100 	.word	0x05f5e100

08010c40 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b08a      	sub	sp, #40	@ 0x28
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	60f8      	str	r0, [r7, #12]
 8010c48:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010c50:	2307      	movs	r3, #7
 8010c52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c54:	2340      	movs	r3, #64	@ 0x40
 8010c56:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c60:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c62:	f107 0310 	add.w	r3, r7, #16
 8010c66:	4619      	mov	r1, r3
 8010c68:	68f8      	ldr	r0, [r7, #12]
 8010c6a:	f7ff fea7 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c72:	2107      	movs	r1, #7
 8010c74:	68f8      	ldr	r0, [r7, #12]
 8010c76:	f000 f94d 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010c7a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3728      	adds	r7, #40	@ 0x28
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}

08010c86 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010c86:	b580      	push	{r7, lr}
 8010c88:	b088      	sub	sp, #32
 8010c8a:	af00      	add	r7, sp, #0
 8010c8c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010c92:	2300      	movs	r3, #0
 8010c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010c96:	2300      	movs	r3, #0
 8010c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ca2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ca4:	f107 0308 	add.w	r3, r7, #8
 8010ca8:	4619      	mov	r1, r3
 8010caa:	6878      	ldr	r0, [r7, #4]
 8010cac:	f7ff fe86 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	f000 fb67 	bl	8011384 <SDMMC_GetCmdError>
 8010cb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cb8:	69fb      	ldr	r3, [r7, #28]
}
 8010cba:	4618      	mov	r0, r3
 8010cbc:	3720      	adds	r7, #32
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}

08010cc2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010cc2:	b580      	push	{r7, lr}
 8010cc4:	b088      	sub	sp, #32
 8010cc6:	af00      	add	r7, sp, #0
 8010cc8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010cca:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010cce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010cd0:	2308      	movs	r3, #8
 8010cd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cd4:	2340      	movs	r3, #64	@ 0x40
 8010cd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cd8:	2300      	movs	r3, #0
 8010cda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ce0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ce2:	f107 0308 	add.w	r3, r7, #8
 8010ce6:	4619      	mov	r1, r3
 8010ce8:	6878      	ldr	r0, [r7, #4]
 8010cea:	f7ff fe67 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010cee:	6878      	ldr	r0, [r7, #4]
 8010cf0:	f000 fafa 	bl	80112e8 <SDMMC_GetCmdResp7>
 8010cf4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cf6:	69fb      	ldr	r3, [r7, #28]
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	3720      	adds	r7, #32
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}

08010d00 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b088      	sub	sp, #32
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	6078      	str	r0, [r7, #4]
 8010d08:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010d0a:	683b      	ldr	r3, [r7, #0]
 8010d0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010d0e:	2337      	movs	r3, #55	@ 0x37
 8010d10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d12:	2340      	movs	r3, #64	@ 0x40
 8010d14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d16:	2300      	movs	r3, #0
 8010d18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d20:	f107 0308 	add.w	r3, r7, #8
 8010d24:	4619      	mov	r1, r3
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f7ff fe48 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d30:	2137      	movs	r1, #55	@ 0x37
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f000 f8ee 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010d38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d3a:	69fb      	ldr	r3, [r7, #28]
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3720      	adds	r7, #32
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}

08010d44 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010d44:	b580      	push	{r7, lr}
 8010d46:	b088      	sub	sp, #32
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
 8010d4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010d4e:	683a      	ldr	r2, [r7, #0]
 8010d50:	4b0d      	ldr	r3, [pc, #52]	@ (8010d88 <SDMMC_CmdAppOperCommand+0x44>)
 8010d52:	4313      	orrs	r3, r2
 8010d54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010d56:	2329      	movs	r3, #41	@ 0x29
 8010d58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d5a:	2340      	movs	r3, #64	@ 0x40
 8010d5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d68:	f107 0308 	add.w	r3, r7, #8
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f7ff fe24 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010d74:	6878      	ldr	r0, [r7, #4]
 8010d76:	f000 fa03 	bl	8011180 <SDMMC_GetCmdResp3>
 8010d7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d7c:	69fb      	ldr	r3, [r7, #28]
}
 8010d7e:	4618      	mov	r0, r3
 8010d80:	3720      	adds	r7, #32
 8010d82:	46bd      	mov	sp, r7
 8010d84:	bd80      	pop	{r7, pc}
 8010d86:	bf00      	nop
 8010d88:	80100000 	.word	0x80100000

08010d8c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010d8c:	b580      	push	{r7, lr}
 8010d8e:	b088      	sub	sp, #32
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
 8010d94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010d96:	683b      	ldr	r3, [r7, #0]
 8010d98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010d9a:	2306      	movs	r3, #6
 8010d9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d9e:	2340      	movs	r3, #64	@ 0x40
 8010da0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010da2:	2300      	movs	r3, #0
 8010da4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010da6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010daa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010dac:	f107 0308 	add.w	r3, r7, #8
 8010db0:	4619      	mov	r1, r3
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f7ff fe02 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dbc:	2106      	movs	r1, #6
 8010dbe:	6878      	ldr	r0, [r7, #4]
 8010dc0:	f000 f8a8 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010dc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dc6:	69fb      	ldr	r3, [r7, #28]
}
 8010dc8:	4618      	mov	r0, r3
 8010dca:	3720      	adds	r7, #32
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}

08010dd0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b088      	sub	sp, #32
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010dd8:	2300      	movs	r3, #0
 8010dda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010ddc:	2333      	movs	r3, #51	@ 0x33
 8010dde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010de0:	2340      	movs	r3, #64	@ 0x40
 8010de2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010de4:	2300      	movs	r3, #0
 8010de6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010de8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010dec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010dee:	f107 0308 	add.w	r3, r7, #8
 8010df2:	4619      	mov	r1, r3
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f7ff fde1 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dfe:	2133      	movs	r1, #51	@ 0x33
 8010e00:	6878      	ldr	r0, [r7, #4]
 8010e02:	f000 f887 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010e06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e08:	69fb      	ldr	r3, [r7, #28]
}
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	3720      	adds	r7, #32
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	bd80      	pop	{r7, pc}

08010e12 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010e12:	b580      	push	{r7, lr}
 8010e14:	b088      	sub	sp, #32
 8010e16:	af00      	add	r7, sp, #0
 8010e18:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010e1e:	2302      	movs	r3, #2
 8010e20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010e22:	23c0      	movs	r3, #192	@ 0xc0
 8010e24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e26:	2300      	movs	r3, #0
 8010e28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e30:	f107 0308 	add.w	r3, r7, #8
 8010e34:	4619      	mov	r1, r3
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	f7ff fdc0 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010e3c:	6878      	ldr	r0, [r7, #4]
 8010e3e:	f000 f957 	bl	80110f0 <SDMMC_GetCmdResp2>
 8010e42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e44:	69fb      	ldr	r3, [r7, #28]
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	3720      	adds	r7, #32
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	bd80      	pop	{r7, pc}

08010e4e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e4e:	b580      	push	{r7, lr}
 8010e50:	b088      	sub	sp, #32
 8010e52:	af00      	add	r7, sp, #0
 8010e54:	6078      	str	r0, [r7, #4]
 8010e56:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010e5c:	2309      	movs	r3, #9
 8010e5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010e60:	23c0      	movs	r3, #192	@ 0xc0
 8010e62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e64:	2300      	movs	r3, #0
 8010e66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e6e:	f107 0308 	add.w	r3, r7, #8
 8010e72:	4619      	mov	r1, r3
 8010e74:	6878      	ldr	r0, [r7, #4]
 8010e76:	f7ff fda1 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	f000 f938 	bl	80110f0 <SDMMC_GetCmdResp2>
 8010e80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e82:	69fb      	ldr	r3, [r7, #28]
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	3720      	adds	r7, #32
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}

08010e8c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b088      	sub	sp, #32
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
 8010e94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010e96:	2300      	movs	r3, #0
 8010e98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010e9a:	2303      	movs	r3, #3
 8010e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e9e:	2340      	movs	r3, #64	@ 0x40
 8010ea0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eac:	f107 0308 	add.w	r3, r7, #8
 8010eb0:	4619      	mov	r1, r3
 8010eb2:	6878      	ldr	r0, [r7, #4]
 8010eb4:	f7ff fd82 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010eb8:	683a      	ldr	r2, [r7, #0]
 8010eba:	2103      	movs	r1, #3
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f000 f99d 	bl	80111fc <SDMMC_GetCmdResp6>
 8010ec2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ec4:	69fb      	ldr	r3, [r7, #28]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3720      	adds	r7, #32
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}

08010ece <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010ece:	b580      	push	{r7, lr}
 8010ed0:	b088      	sub	sp, #32
 8010ed2:	af00      	add	r7, sp, #0
 8010ed4:	6078      	str	r0, [r7, #4]
 8010ed6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010ed8:	683b      	ldr	r3, [r7, #0]
 8010eda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010edc:	230d      	movs	r3, #13
 8010ede:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ee0:	2340      	movs	r3, #64	@ 0x40
 8010ee2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ee4:	2300      	movs	r3, #0
 8010ee6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eee:	f107 0308 	add.w	r3, r7, #8
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f7ff fd61 	bl	80109bc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010efe:	210d      	movs	r1, #13
 8010f00:	6878      	ldr	r0, [r7, #4]
 8010f02:	f000 f807 	bl	8010f14 <SDMMC_GetCmdResp1>
 8010f06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f08:	69fb      	ldr	r3, [r7, #28]
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3720      	adds	r7, #32
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
	...

08010f14 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b088      	sub	sp, #32
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	60f8      	str	r0, [r7, #12]
 8010f1c:	460b      	mov	r3, r1
 8010f1e:	607a      	str	r2, [r7, #4]
 8010f20:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010f22:	4b70      	ldr	r3, [pc, #448]	@ (80110e4 <SDMMC_GetCmdResp1+0x1d0>)
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	4a70      	ldr	r2, [pc, #448]	@ (80110e8 <SDMMC_GetCmdResp1+0x1d4>)
 8010f28:	fba2 2303 	umull	r2, r3, r2, r3
 8010f2c:	0a5a      	lsrs	r2, r3, #9
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	fb02 f303 	mul.w	r3, r2, r3
 8010f34:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010f36:	69fb      	ldr	r3, [r7, #28]
 8010f38:	1e5a      	subs	r2, r3, #1
 8010f3a:	61fa      	str	r2, [r7, #28]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d102      	bne.n	8010f46 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010f44:	e0c9      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f4a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d0ef      	beq.n	8010f36 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010f56:	69bb      	ldr	r3, [r7, #24]
 8010f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d1ea      	bne.n	8010f36 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f64:	f003 0304 	and.w	r3, r3, #4
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d004      	beq.n	8010f76 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2204      	movs	r2, #4
 8010f70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f72:	2304      	movs	r3, #4
 8010f74:	e0b1      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f7a:	f003 0301 	and.w	r3, r3, #1
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d004      	beq.n	8010f8c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	2201      	movs	r2, #1
 8010f86:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f88:	2301      	movs	r3, #1
 8010f8a:	e0a6      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	22c5      	movs	r2, #197	@ 0xc5
 8010f90:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010f92:	68f8      	ldr	r0, [r7, #12]
 8010f94:	f7ff fd3c 	bl	8010a10 <SDMMC_GetCommandResponse>
 8010f98:	4603      	mov	r3, r0
 8010f9a:	461a      	mov	r2, r3
 8010f9c:	7afb      	ldrb	r3, [r7, #11]
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d001      	beq.n	8010fa6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010fa2:	2301      	movs	r3, #1
 8010fa4:	e099      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010fa6:	2100      	movs	r1, #0
 8010fa8:	68f8      	ldr	r0, [r7, #12]
 8010faa:	f7ff fd3e 	bl	8010a2a <SDMMC_GetResponse>
 8010fae:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010fb0:	697a      	ldr	r2, [r7, #20]
 8010fb2:	4b4e      	ldr	r3, [pc, #312]	@ (80110ec <SDMMC_GetCmdResp1+0x1d8>)
 8010fb4:	4013      	ands	r3, r2
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d101      	bne.n	8010fbe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	e08d      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010fbe:	697b      	ldr	r3, [r7, #20]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	da02      	bge.n	8010fca <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010fc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010fc8:	e087      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d001      	beq.n	8010fd8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010fd4:	2340      	movs	r3, #64	@ 0x40
 8010fd6:	e080      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d001      	beq.n	8010fe6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010fe2:	2380      	movs	r3, #128	@ 0x80
 8010fe4:	e079      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d002      	beq.n	8010ff6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010ff0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010ff4:	e071      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010ff6:	697b      	ldr	r3, [r7, #20]
 8010ff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d002      	beq.n	8011006 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011000:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011004:	e069      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801100c:	2b00      	cmp	r3, #0
 801100e:	d002      	beq.n	8011016 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011014:	e061      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011016:	697b      	ldr	r3, [r7, #20]
 8011018:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801101c:	2b00      	cmp	r3, #0
 801101e:	d002      	beq.n	8011026 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011020:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011024:	e059      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801102c:	2b00      	cmp	r3, #0
 801102e:	d002      	beq.n	8011036 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011034:	e051      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011036:	697b      	ldr	r3, [r7, #20]
 8011038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801103c:	2b00      	cmp	r3, #0
 801103e:	d002      	beq.n	8011046 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011040:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011044:	e049      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801104c:	2b00      	cmp	r3, #0
 801104e:	d002      	beq.n	8011056 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011050:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011054:	e041      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801105c:	2b00      	cmp	r3, #0
 801105e:	d002      	beq.n	8011066 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011060:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011064:	e039      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011066:	697b      	ldr	r3, [r7, #20]
 8011068:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801106c:	2b00      	cmp	r3, #0
 801106e:	d002      	beq.n	8011076 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011070:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011074:	e031      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011076:	697b      	ldr	r3, [r7, #20]
 8011078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801107c:	2b00      	cmp	r3, #0
 801107e:	d002      	beq.n	8011086 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011080:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011084:	e029      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011086:	697b      	ldr	r3, [r7, #20]
 8011088:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801108c:	2b00      	cmp	r3, #0
 801108e:	d002      	beq.n	8011096 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011090:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011094:	e021      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801109c:	2b00      	cmp	r3, #0
 801109e:	d002      	beq.n	80110a6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80110a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80110a4:	e019      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d002      	beq.n	80110b6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80110b0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80110b4:	e011      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80110b6:	697b      	ldr	r3, [r7, #20]
 80110b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d002      	beq.n	80110c6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80110c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80110c4:	e009      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	f003 0308 	and.w	r3, r3, #8
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d002      	beq.n	80110d6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80110d0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80110d4:	e001      	b.n	80110da <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80110d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80110da:	4618      	mov	r0, r3
 80110dc:	3720      	adds	r7, #32
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
 80110e2:	bf00      	nop
 80110e4:	20012000 	.word	0x20012000
 80110e8:	10624dd3 	.word	0x10624dd3
 80110ec:	fdffe008 	.word	0xfdffe008

080110f0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80110f0:	b480      	push	{r7}
 80110f2:	b085      	sub	sp, #20
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80110f8:	4b1f      	ldr	r3, [pc, #124]	@ (8011178 <SDMMC_GetCmdResp2+0x88>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	4a1f      	ldr	r2, [pc, #124]	@ (801117c <SDMMC_GetCmdResp2+0x8c>)
 80110fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011102:	0a5b      	lsrs	r3, r3, #9
 8011104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011108:	fb02 f303 	mul.w	r3, r2, r3
 801110c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	1e5a      	subs	r2, r3, #1
 8011112:	60fa      	str	r2, [r7, #12]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d102      	bne.n	801111e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011118:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801111c:	e026      	b.n	801116c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011122:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801112a:	2b00      	cmp	r3, #0
 801112c:	d0ef      	beq.n	801110e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801112e:	68bb      	ldr	r3, [r7, #8]
 8011130:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011134:	2b00      	cmp	r3, #0
 8011136:	d1ea      	bne.n	801110e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801113c:	f003 0304 	and.w	r3, r3, #4
 8011140:	2b00      	cmp	r3, #0
 8011142:	d004      	beq.n	801114e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	2204      	movs	r2, #4
 8011148:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801114a:	2304      	movs	r3, #4
 801114c:	e00e      	b.n	801116c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011152:	f003 0301 	and.w	r3, r3, #1
 8011156:	2b00      	cmp	r3, #0
 8011158:	d004      	beq.n	8011164 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2201      	movs	r2, #1
 801115e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011160:	2301      	movs	r3, #1
 8011162:	e003      	b.n	801116c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	22c5      	movs	r2, #197	@ 0xc5
 8011168:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801116a:	2300      	movs	r3, #0
}
 801116c:	4618      	mov	r0, r3
 801116e:	3714      	adds	r7, #20
 8011170:	46bd      	mov	sp, r7
 8011172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011176:	4770      	bx	lr
 8011178:	20012000 	.word	0x20012000
 801117c:	10624dd3 	.word	0x10624dd3

08011180 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011180:	b480      	push	{r7}
 8011182:	b085      	sub	sp, #20
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011188:	4b1a      	ldr	r3, [pc, #104]	@ (80111f4 <SDMMC_GetCmdResp3+0x74>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	4a1a      	ldr	r2, [pc, #104]	@ (80111f8 <SDMMC_GetCmdResp3+0x78>)
 801118e:	fba2 2303 	umull	r2, r3, r2, r3
 8011192:	0a5b      	lsrs	r3, r3, #9
 8011194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011198:	fb02 f303 	mul.w	r3, r2, r3
 801119c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	1e5a      	subs	r2, r3, #1
 80111a2:	60fa      	str	r2, [r7, #12]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d102      	bne.n	80111ae <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80111a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80111ac:	e01b      	b.n	80111e6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111b4:	68bb      	ldr	r3, [r7, #8]
 80111b6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d0ef      	beq.n	801119e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80111be:	68bb      	ldr	r3, [r7, #8]
 80111c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d1ea      	bne.n	801119e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111cc:	f003 0304 	and.w	r3, r3, #4
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d004      	beq.n	80111de <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	2204      	movs	r2, #4
 80111d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80111da:	2304      	movs	r3, #4
 80111dc:	e003      	b.n	80111e6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	22c5      	movs	r2, #197	@ 0xc5
 80111e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80111e4:	2300      	movs	r3, #0
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	3714      	adds	r7, #20
 80111ea:	46bd      	mov	sp, r7
 80111ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f0:	4770      	bx	lr
 80111f2:	bf00      	nop
 80111f4:	20012000 	.word	0x20012000
 80111f8:	10624dd3 	.word	0x10624dd3

080111fc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b088      	sub	sp, #32
 8011200:	af00      	add	r7, sp, #0
 8011202:	60f8      	str	r0, [r7, #12]
 8011204:	460b      	mov	r3, r1
 8011206:	607a      	str	r2, [r7, #4]
 8011208:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801120a:	4b35      	ldr	r3, [pc, #212]	@ (80112e0 <SDMMC_GetCmdResp6+0xe4>)
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	4a35      	ldr	r2, [pc, #212]	@ (80112e4 <SDMMC_GetCmdResp6+0xe8>)
 8011210:	fba2 2303 	umull	r2, r3, r2, r3
 8011214:	0a5b      	lsrs	r3, r3, #9
 8011216:	f241 3288 	movw	r2, #5000	@ 0x1388
 801121a:	fb02 f303 	mul.w	r3, r2, r3
 801121e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011220:	69fb      	ldr	r3, [r7, #28]
 8011222:	1e5a      	subs	r2, r3, #1
 8011224:	61fa      	str	r2, [r7, #28]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d102      	bne.n	8011230 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801122a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801122e:	e052      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011234:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011236:	69bb      	ldr	r3, [r7, #24]
 8011238:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801123c:	2b00      	cmp	r3, #0
 801123e:	d0ef      	beq.n	8011220 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011240:	69bb      	ldr	r3, [r7, #24]
 8011242:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011246:	2b00      	cmp	r3, #0
 8011248:	d1ea      	bne.n	8011220 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801124e:	f003 0304 	and.w	r3, r3, #4
 8011252:	2b00      	cmp	r3, #0
 8011254:	d004      	beq.n	8011260 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	2204      	movs	r2, #4
 801125a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801125c:	2304      	movs	r3, #4
 801125e:	e03a      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011264:	f003 0301 	and.w	r3, r3, #1
 8011268:	2b00      	cmp	r3, #0
 801126a:	d004      	beq.n	8011276 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	2201      	movs	r2, #1
 8011270:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011272:	2301      	movs	r3, #1
 8011274:	e02f      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011276:	68f8      	ldr	r0, [r7, #12]
 8011278:	f7ff fbca 	bl	8010a10 <SDMMC_GetCommandResponse>
 801127c:	4603      	mov	r3, r0
 801127e:	461a      	mov	r2, r3
 8011280:	7afb      	ldrb	r3, [r7, #11]
 8011282:	4293      	cmp	r3, r2
 8011284:	d001      	beq.n	801128a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011286:	2301      	movs	r3, #1
 8011288:	e025      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	22c5      	movs	r2, #197	@ 0xc5
 801128e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011290:	2100      	movs	r1, #0
 8011292:	68f8      	ldr	r0, [r7, #12]
 8011294:	f7ff fbc9 	bl	8010a2a <SDMMC_GetResponse>
 8011298:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801129a:	697b      	ldr	r3, [r7, #20]
 801129c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d106      	bne.n	80112b2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80112a4:	697b      	ldr	r3, [r7, #20]
 80112a6:	0c1b      	lsrs	r3, r3, #16
 80112a8:	b29a      	uxth	r2, r3
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80112ae:	2300      	movs	r3, #0
 80112b0:	e011      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d002      	beq.n	80112c2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80112bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80112c0:	e009      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80112c2:	697b      	ldr	r3, [r7, #20]
 80112c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d002      	beq.n	80112d2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80112cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80112d0:	e001      	b.n	80112d6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80112d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3720      	adds	r7, #32
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop
 80112e0:	20012000 	.word	0x20012000
 80112e4:	10624dd3 	.word	0x10624dd3

080112e8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80112e8:	b480      	push	{r7}
 80112ea:	b085      	sub	sp, #20
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80112f0:	4b22      	ldr	r3, [pc, #136]	@ (801137c <SDMMC_GetCmdResp7+0x94>)
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	4a22      	ldr	r2, [pc, #136]	@ (8011380 <SDMMC_GetCmdResp7+0x98>)
 80112f6:	fba2 2303 	umull	r2, r3, r2, r3
 80112fa:	0a5b      	lsrs	r3, r3, #9
 80112fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011300:	fb02 f303 	mul.w	r3, r2, r3
 8011304:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	1e5a      	subs	r2, r3, #1
 801130a:	60fa      	str	r2, [r7, #12]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d102      	bne.n	8011316 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011310:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011314:	e02c      	b.n	8011370 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801131a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801131c:	68bb      	ldr	r3, [r7, #8]
 801131e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011322:	2b00      	cmp	r3, #0
 8011324:	d0ef      	beq.n	8011306 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801132c:	2b00      	cmp	r3, #0
 801132e:	d1ea      	bne.n	8011306 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011334:	f003 0304 	and.w	r3, r3, #4
 8011338:	2b00      	cmp	r3, #0
 801133a:	d004      	beq.n	8011346 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2204      	movs	r2, #4
 8011340:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011342:	2304      	movs	r3, #4
 8011344:	e014      	b.n	8011370 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801134a:	f003 0301 	and.w	r3, r3, #1
 801134e:	2b00      	cmp	r3, #0
 8011350:	d004      	beq.n	801135c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	2201      	movs	r2, #1
 8011356:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011358:	2301      	movs	r3, #1
 801135a:	e009      	b.n	8011370 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011364:	2b00      	cmp	r3, #0
 8011366:	d002      	beq.n	801136e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	2240      	movs	r2, #64	@ 0x40
 801136c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801136e:	2300      	movs	r3, #0
  
}
 8011370:	4618      	mov	r0, r3
 8011372:	3714      	adds	r7, #20
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr
 801137c:	20012000 	.word	0x20012000
 8011380:	10624dd3 	.word	0x10624dd3

08011384 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011384:	b480      	push	{r7}
 8011386:	b085      	sub	sp, #20
 8011388:	af00      	add	r7, sp, #0
 801138a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801138c:	4b11      	ldr	r3, [pc, #68]	@ (80113d4 <SDMMC_GetCmdError+0x50>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4a11      	ldr	r2, [pc, #68]	@ (80113d8 <SDMMC_GetCmdError+0x54>)
 8011392:	fba2 2303 	umull	r2, r3, r2, r3
 8011396:	0a5b      	lsrs	r3, r3, #9
 8011398:	f241 3288 	movw	r2, #5000	@ 0x1388
 801139c:	fb02 f303 	mul.w	r3, r2, r3
 80113a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	1e5a      	subs	r2, r3, #1
 80113a6:	60fa      	str	r2, [r7, #12]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d102      	bne.n	80113b2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80113ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113b0:	e009      	b.n	80113c6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d0f1      	beq.n	80113a2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	22c5      	movs	r2, #197	@ 0xc5
 80113c2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80113c4:	2300      	movs	r3, #0
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	3714      	adds	r7, #20
 80113ca:	46bd      	mov	sp, r7
 80113cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d0:	4770      	bx	lr
 80113d2:	bf00      	nop
 80113d4:	20012000 	.word	0x20012000
 80113d8:	10624dd3 	.word	0x10624dd3

080113dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80113dc:	b084      	sub	sp, #16
 80113de:	b580      	push	{r7, lr}
 80113e0:	b084      	sub	sp, #16
 80113e2:	af00      	add	r7, sp, #0
 80113e4:	6078      	str	r0, [r7, #4]
 80113e6:	f107 001c 	add.w	r0, r7, #28
 80113ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80113ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80113f2:	2b01      	cmp	r3, #1
 80113f4:	d121      	bne.n	801143a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	68da      	ldr	r2, [r3, #12]
 8011406:	4b21      	ldr	r3, [pc, #132]	@ (801148c <USB_CoreInit+0xb0>)
 8011408:	4013      	ands	r3, r2
 801140a:	687a      	ldr	r2, [r7, #4]
 801140c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	68db      	ldr	r3, [r3, #12]
 8011412:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801141a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801141e:	2b01      	cmp	r3, #1
 8011420:	d105      	bne.n	801142e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	68db      	ldr	r3, [r3, #12]
 8011426:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801142e:	6878      	ldr	r0, [r7, #4]
 8011430:	f000 f9d4 	bl	80117dc <USB_CoreReset>
 8011434:	4603      	mov	r3, r0
 8011436:	73fb      	strb	r3, [r7, #15]
 8011438:	e010      	b.n	801145c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	68db      	ldr	r3, [r3, #12]
 801143e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011446:	6878      	ldr	r0, [r7, #4]
 8011448:	f000 f9c8 	bl	80117dc <USB_CoreReset>
 801144c:	4603      	mov	r3, r0
 801144e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011454:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 801145c:	7fbb      	ldrb	r3, [r7, #30]
 801145e:	2b01      	cmp	r3, #1
 8011460:	d10b      	bne.n	801147a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	689b      	ldr	r3, [r3, #8]
 8011466:	f043 0206 	orr.w	r2, r3, #6
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	f043 0220 	orr.w	r2, r3, #32
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801147a:	7bfb      	ldrb	r3, [r7, #15]
}
 801147c:	4618      	mov	r0, r3
 801147e:	3710      	adds	r7, #16
 8011480:	46bd      	mov	sp, r7
 8011482:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011486:	b004      	add	sp, #16
 8011488:	4770      	bx	lr
 801148a:	bf00      	nop
 801148c:	ffbdffbf 	.word	0xffbdffbf

08011490 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011490:	b480      	push	{r7}
 8011492:	b083      	sub	sp, #12
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	689b      	ldr	r3, [r3, #8]
 801149c:	f043 0201 	orr.w	r2, r3, #1
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80114a4:	2300      	movs	r3, #0
}
 80114a6:	4618      	mov	r0, r3
 80114a8:	370c      	adds	r7, #12
 80114aa:	46bd      	mov	sp, r7
 80114ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b0:	4770      	bx	lr

080114b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80114b2:	b480      	push	{r7}
 80114b4:	b083      	sub	sp, #12
 80114b6:	af00      	add	r7, sp, #0
 80114b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	689b      	ldr	r3, [r3, #8]
 80114be:	f023 0201 	bic.w	r2, r3, #1
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80114c6:	2300      	movs	r3, #0
}
 80114c8:	4618      	mov	r0, r3
 80114ca:	370c      	adds	r7, #12
 80114cc:	46bd      	mov	sp, r7
 80114ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d2:	4770      	bx	lr

080114d4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	460b      	mov	r3, r1
 80114de:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80114e0:	2300      	movs	r3, #0
 80114e2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	68db      	ldr	r3, [r3, #12]
 80114e8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80114f0:	78fb      	ldrb	r3, [r7, #3]
 80114f2:	2b01      	cmp	r3, #1
 80114f4:	d115      	bne.n	8011522 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	68db      	ldr	r3, [r3, #12]
 80114fa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011502:	200a      	movs	r0, #10
 8011504:	f7f4 f87a 	bl	80055fc <HAL_Delay>
      ms += 10U;
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	330a      	adds	r3, #10
 801150c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801150e:	6878      	ldr	r0, [r7, #4]
 8011510:	f000 f956 	bl	80117c0 <USB_GetMode>
 8011514:	4603      	mov	r3, r0
 8011516:	2b01      	cmp	r3, #1
 8011518:	d01e      	beq.n	8011558 <USB_SetCurrentMode+0x84>
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	2bc7      	cmp	r3, #199	@ 0xc7
 801151e:	d9f0      	bls.n	8011502 <USB_SetCurrentMode+0x2e>
 8011520:	e01a      	b.n	8011558 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011522:	78fb      	ldrb	r3, [r7, #3]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d115      	bne.n	8011554 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	68db      	ldr	r3, [r3, #12]
 801152c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011534:	200a      	movs	r0, #10
 8011536:	f7f4 f861 	bl	80055fc <HAL_Delay>
      ms += 10U;
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	330a      	adds	r3, #10
 801153e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011540:	6878      	ldr	r0, [r7, #4]
 8011542:	f000 f93d 	bl	80117c0 <USB_GetMode>
 8011546:	4603      	mov	r3, r0
 8011548:	2b00      	cmp	r3, #0
 801154a:	d005      	beq.n	8011558 <USB_SetCurrentMode+0x84>
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2bc7      	cmp	r3, #199	@ 0xc7
 8011550:	d9f0      	bls.n	8011534 <USB_SetCurrentMode+0x60>
 8011552:	e001      	b.n	8011558 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011554:	2301      	movs	r3, #1
 8011556:	e005      	b.n	8011564 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	2bc8      	cmp	r3, #200	@ 0xc8
 801155c:	d101      	bne.n	8011562 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801155e:	2301      	movs	r3, #1
 8011560:	e000      	b.n	8011564 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011562:	2300      	movs	r3, #0
}
 8011564:	4618      	mov	r0, r3
 8011566:	3710      	adds	r7, #16
 8011568:	46bd      	mov	sp, r7
 801156a:	bd80      	pop	{r7, pc}

0801156c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801156c:	b480      	push	{r7}
 801156e:	b085      	sub	sp, #20
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
 8011574:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011576:	2300      	movs	r3, #0
 8011578:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	3301      	adds	r3, #1
 801157e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011586:	d901      	bls.n	801158c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011588:	2303      	movs	r3, #3
 801158a:	e01b      	b.n	80115c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	691b      	ldr	r3, [r3, #16]
 8011590:	2b00      	cmp	r3, #0
 8011592:	daf2      	bge.n	801157a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011594:	2300      	movs	r3, #0
 8011596:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	019b      	lsls	r3, r3, #6
 801159c:	f043 0220 	orr.w	r2, r3, #32
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	3301      	adds	r3, #1
 80115a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115b0:	d901      	bls.n	80115b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80115b2:	2303      	movs	r3, #3
 80115b4:	e006      	b.n	80115c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	691b      	ldr	r3, [r3, #16]
 80115ba:	f003 0320 	and.w	r3, r3, #32
 80115be:	2b20      	cmp	r3, #32
 80115c0:	d0f0      	beq.n	80115a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80115c2:	2300      	movs	r3, #0
}
 80115c4:	4618      	mov	r0, r3
 80115c6:	3714      	adds	r7, #20
 80115c8:	46bd      	mov	sp, r7
 80115ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ce:	4770      	bx	lr

080115d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80115d0:	b480      	push	{r7}
 80115d2:	b085      	sub	sp, #20
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80115d8:	2300      	movs	r3, #0
 80115da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	3301      	adds	r3, #1
 80115e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115e8:	d901      	bls.n	80115ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80115ea:	2303      	movs	r3, #3
 80115ec:	e018      	b.n	8011620 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	691b      	ldr	r3, [r3, #16]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	daf2      	bge.n	80115dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80115f6:	2300      	movs	r3, #0
 80115f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	2210      	movs	r2, #16
 80115fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	3301      	adds	r3, #1
 8011604:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801160c:	d901      	bls.n	8011612 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801160e:	2303      	movs	r3, #3
 8011610:	e006      	b.n	8011620 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	691b      	ldr	r3, [r3, #16]
 8011616:	f003 0310 	and.w	r3, r3, #16
 801161a:	2b10      	cmp	r3, #16
 801161c:	d0f0      	beq.n	8011600 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801161e:	2300      	movs	r3, #0
}
 8011620:	4618      	mov	r0, r3
 8011622:	3714      	adds	r7, #20
 8011624:	46bd      	mov	sp, r7
 8011626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162a:	4770      	bx	lr

0801162c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801162c:	b480      	push	{r7}
 801162e:	b089      	sub	sp, #36	@ 0x24
 8011630:	af00      	add	r7, sp, #0
 8011632:	60f8      	str	r0, [r7, #12]
 8011634:	60b9      	str	r1, [r7, #8]
 8011636:	4611      	mov	r1, r2
 8011638:	461a      	mov	r2, r3
 801163a:	460b      	mov	r3, r1
 801163c:	71fb      	strb	r3, [r7, #7]
 801163e:	4613      	mov	r3, r2
 8011640:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801164a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801164e:	2b00      	cmp	r3, #0
 8011650:	d123      	bne.n	801169a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011652:	88bb      	ldrh	r3, [r7, #4]
 8011654:	3303      	adds	r3, #3
 8011656:	089b      	lsrs	r3, r3, #2
 8011658:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801165a:	2300      	movs	r3, #0
 801165c:	61bb      	str	r3, [r7, #24]
 801165e:	e018      	b.n	8011692 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011660:	79fb      	ldrb	r3, [r7, #7]
 8011662:	031a      	lsls	r2, r3, #12
 8011664:	697b      	ldr	r3, [r7, #20]
 8011666:	4413      	add	r3, r2
 8011668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801166c:	461a      	mov	r2, r3
 801166e:	69fb      	ldr	r3, [r7, #28]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011674:	69fb      	ldr	r3, [r7, #28]
 8011676:	3301      	adds	r3, #1
 8011678:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801167a:	69fb      	ldr	r3, [r7, #28]
 801167c:	3301      	adds	r3, #1
 801167e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011680:	69fb      	ldr	r3, [r7, #28]
 8011682:	3301      	adds	r3, #1
 8011684:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011686:	69fb      	ldr	r3, [r7, #28]
 8011688:	3301      	adds	r3, #1
 801168a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801168c:	69bb      	ldr	r3, [r7, #24]
 801168e:	3301      	adds	r3, #1
 8011690:	61bb      	str	r3, [r7, #24]
 8011692:	69ba      	ldr	r2, [r7, #24]
 8011694:	693b      	ldr	r3, [r7, #16]
 8011696:	429a      	cmp	r2, r3
 8011698:	d3e2      	bcc.n	8011660 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801169a:	2300      	movs	r3, #0
}
 801169c:	4618      	mov	r0, r3
 801169e:	3724      	adds	r7, #36	@ 0x24
 80116a0:	46bd      	mov	sp, r7
 80116a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a6:	4770      	bx	lr

080116a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80116a8:	b480      	push	{r7}
 80116aa:	b08b      	sub	sp, #44	@ 0x2c
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	60f8      	str	r0, [r7, #12]
 80116b0:	60b9      	str	r1, [r7, #8]
 80116b2:	4613      	mov	r3, r2
 80116b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80116ba:	68bb      	ldr	r3, [r7, #8]
 80116bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80116be:	88fb      	ldrh	r3, [r7, #6]
 80116c0:	089b      	lsrs	r3, r3, #2
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80116c6:	88fb      	ldrh	r3, [r7, #6]
 80116c8:	f003 0303 	and.w	r3, r3, #3
 80116cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80116ce:	2300      	movs	r3, #0
 80116d0:	623b      	str	r3, [r7, #32]
 80116d2:	e014      	b.n	80116fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80116d4:	69bb      	ldr	r3, [r7, #24]
 80116d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116da:	681a      	ldr	r2, [r3, #0]
 80116dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116de:	601a      	str	r2, [r3, #0]
    pDest++;
 80116e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e2:	3301      	adds	r3, #1
 80116e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e8:	3301      	adds	r3, #1
 80116ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ee:	3301      	adds	r3, #1
 80116f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f4:	3301      	adds	r3, #1
 80116f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80116f8:	6a3b      	ldr	r3, [r7, #32]
 80116fa:	3301      	adds	r3, #1
 80116fc:	623b      	str	r3, [r7, #32]
 80116fe:	6a3a      	ldr	r2, [r7, #32]
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	429a      	cmp	r2, r3
 8011704:	d3e6      	bcc.n	80116d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011706:	8bfb      	ldrh	r3, [r7, #30]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d01e      	beq.n	801174a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801170c:	2300      	movs	r3, #0
 801170e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011710:	69bb      	ldr	r3, [r7, #24]
 8011712:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011716:	461a      	mov	r2, r3
 8011718:	f107 0310 	add.w	r3, r7, #16
 801171c:	6812      	ldr	r2, [r2, #0]
 801171e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011720:	693a      	ldr	r2, [r7, #16]
 8011722:	6a3b      	ldr	r3, [r7, #32]
 8011724:	b2db      	uxtb	r3, r3
 8011726:	00db      	lsls	r3, r3, #3
 8011728:	fa22 f303 	lsr.w	r3, r2, r3
 801172c:	b2da      	uxtb	r2, r3
 801172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011730:	701a      	strb	r2, [r3, #0]
      i++;
 8011732:	6a3b      	ldr	r3, [r7, #32]
 8011734:	3301      	adds	r3, #1
 8011736:	623b      	str	r3, [r7, #32]
      pDest++;
 8011738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801173a:	3301      	adds	r3, #1
 801173c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801173e:	8bfb      	ldrh	r3, [r7, #30]
 8011740:	3b01      	subs	r3, #1
 8011742:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011744:	8bfb      	ldrh	r3, [r7, #30]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d1ea      	bne.n	8011720 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801174c:	4618      	mov	r0, r3
 801174e:	372c      	adds	r7, #44	@ 0x2c
 8011750:	46bd      	mov	sp, r7
 8011752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011756:	4770      	bx	lr

08011758 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011758:	b480      	push	{r7}
 801175a:	b085      	sub	sp, #20
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	695b      	ldr	r3, [r3, #20]
 8011764:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	699b      	ldr	r3, [r3, #24]
 801176a:	68fa      	ldr	r2, [r7, #12]
 801176c:	4013      	ands	r3, r2
 801176e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011770:	68fb      	ldr	r3, [r7, #12]
}
 8011772:	4618      	mov	r0, r3
 8011774:	3714      	adds	r7, #20
 8011776:	46bd      	mov	sp, r7
 8011778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177c:	4770      	bx	lr

0801177e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 801177e:	b480      	push	{r7}
 8011780:	b085      	sub	sp, #20
 8011782:	af00      	add	r7, sp, #0
 8011784:	6078      	str	r0, [r7, #4]
 8011786:	460b      	mov	r3, r1
 8011788:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 801178e:	78fb      	ldrb	r3, [r7, #3]
 8011790:	015a      	lsls	r2, r3, #5
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	4413      	add	r3, r2
 8011796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801179a:	689b      	ldr	r3, [r3, #8]
 801179c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 801179e:	78fb      	ldrb	r3, [r7, #3]
 80117a0:	015a      	lsls	r2, r3, #5
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	4413      	add	r3, r2
 80117a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117aa:	68db      	ldr	r3, [r3, #12]
 80117ac:	68ba      	ldr	r2, [r7, #8]
 80117ae:	4013      	ands	r3, r2
 80117b0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80117b2:	68bb      	ldr	r3, [r7, #8]
}
 80117b4:	4618      	mov	r0, r3
 80117b6:	3714      	adds	r7, #20
 80117b8:	46bd      	mov	sp, r7
 80117ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117be:	4770      	bx	lr

080117c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80117c0:	b480      	push	{r7}
 80117c2:	b083      	sub	sp, #12
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	695b      	ldr	r3, [r3, #20]
 80117cc:	f003 0301 	and.w	r3, r3, #1
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	370c      	adds	r7, #12
 80117d4:	46bd      	mov	sp, r7
 80117d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117da:	4770      	bx	lr

080117dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80117dc:	b480      	push	{r7}
 80117de:	b085      	sub	sp, #20
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80117e4:	2300      	movs	r3, #0
 80117e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	3301      	adds	r3, #1
 80117ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80117f4:	d901      	bls.n	80117fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80117f6:	2303      	movs	r3, #3
 80117f8:	e022      	b.n	8011840 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	691b      	ldr	r3, [r3, #16]
 80117fe:	2b00      	cmp	r3, #0
 8011800:	daf2      	bge.n	80117e8 <USB_CoreReset+0xc>

  count = 10U;
 8011802:	230a      	movs	r3, #10
 8011804:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8011806:	e002      	b.n	801180e <USB_CoreReset+0x32>
  {
    count--;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	3b01      	subs	r3, #1
 801180c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d1f9      	bne.n	8011808 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	691b      	ldr	r3, [r3, #16]
 8011818:	f043 0201 	orr.w	r2, r3, #1
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	3301      	adds	r3, #1
 8011824:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801182c:	d901      	bls.n	8011832 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 801182e:	2303      	movs	r3, #3
 8011830:	e006      	b.n	8011840 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	691b      	ldr	r3, [r3, #16]
 8011836:	f003 0301 	and.w	r3, r3, #1
 801183a:	2b01      	cmp	r3, #1
 801183c:	d0f0      	beq.n	8011820 <USB_CoreReset+0x44>

  return HAL_OK;
 801183e:	2300      	movs	r3, #0
}
 8011840:	4618      	mov	r0, r3
 8011842:	3714      	adds	r7, #20
 8011844:	46bd      	mov	sp, r7
 8011846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184a:	4770      	bx	lr

0801184c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801184c:	b084      	sub	sp, #16
 801184e:	b580      	push	{r7, lr}
 8011850:	b086      	sub	sp, #24
 8011852:	af00      	add	r7, sp, #0
 8011854:	6078      	str	r0, [r7, #4]
 8011856:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801185a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801185e:	2300      	movs	r3, #0
 8011860:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801186c:	461a      	mov	r2, r3
 801186e:	2300      	movs	r3, #0
 8011870:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011876:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	68db      	ldr	r3, [r3, #12]
 8011882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011886:	2b00      	cmp	r3, #0
 8011888:	d119      	bne.n	80118be <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801188a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801188e:	2b01      	cmp	r3, #1
 8011890:	d10a      	bne.n	80118a8 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	68fa      	ldr	r2, [r7, #12]
 801189c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80118a0:	f043 0304 	orr.w	r3, r3, #4
 80118a4:	6013      	str	r3, [r2, #0]
 80118a6:	e014      	b.n	80118d2 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	68fa      	ldr	r2, [r7, #12]
 80118b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80118b6:	f023 0304 	bic.w	r3, r3, #4
 80118ba:	6013      	str	r3, [r2, #0]
 80118bc:	e009      	b.n	80118d2 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	68fa      	ldr	r2, [r7, #12]
 80118c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80118cc:	f023 0304 	bic.w	r3, r3, #4
 80118d0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80118d2:	2110      	movs	r1, #16
 80118d4:	6878      	ldr	r0, [r7, #4]
 80118d6:	f7ff fe49 	bl	801156c <USB_FlushTxFifo>
 80118da:	4603      	mov	r3, r0
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d001      	beq.n	80118e4 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 80118e0:	2301      	movs	r3, #1
 80118e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80118e4:	6878      	ldr	r0, [r7, #4]
 80118e6:	f7ff fe73 	bl	80115d0 <USB_FlushRxFifo>
 80118ea:	4603      	mov	r3, r0
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d001      	beq.n	80118f4 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 80118f0:	2301      	movs	r3, #1
 80118f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80118f4:	2300      	movs	r3, #0
 80118f6:	613b      	str	r3, [r7, #16]
 80118f8:	e015      	b.n	8011926 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80118fa:	693b      	ldr	r3, [r7, #16]
 80118fc:	015a      	lsls	r2, r3, #5
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	4413      	add	r3, r2
 8011902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011906:	461a      	mov	r2, r3
 8011908:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801190c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 801190e:	693b      	ldr	r3, [r7, #16]
 8011910:	015a      	lsls	r2, r3, #5
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	4413      	add	r3, r2
 8011916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801191a:	461a      	mov	r2, r3
 801191c:	2300      	movs	r3, #0
 801191e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	3301      	adds	r3, #1
 8011924:	613b      	str	r3, [r7, #16]
 8011926:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801192a:	461a      	mov	r2, r3
 801192c:	693b      	ldr	r3, [r7, #16]
 801192e:	4293      	cmp	r3, r2
 8011930:	d3e3      	bcc.n	80118fa <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	2200      	movs	r2, #0
 8011936:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801193e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	4a18      	ldr	r2, [pc, #96]	@ (80119a4 <USB_HostInit+0x158>)
 8011944:	4293      	cmp	r3, r2
 8011946:	d10b      	bne.n	8011960 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801194e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	4a15      	ldr	r2, [pc, #84]	@ (80119a8 <USB_HostInit+0x15c>)
 8011954:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	4a14      	ldr	r2, [pc, #80]	@ (80119ac <USB_HostInit+0x160>)
 801195a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 801195e:	e009      	b.n	8011974 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2280      	movs	r2, #128	@ 0x80
 8011964:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	4a11      	ldr	r2, [pc, #68]	@ (80119b0 <USB_HostInit+0x164>)
 801196a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	4a11      	ldr	r2, [pc, #68]	@ (80119b4 <USB_HostInit+0x168>)
 8011970:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011974:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011978:	2b00      	cmp	r3, #0
 801197a:	d105      	bne.n	8011988 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	699b      	ldr	r3, [r3, #24]
 8011980:	f043 0210 	orr.w	r2, r3, #16
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	699a      	ldr	r2, [r3, #24]
 801198c:	4b0a      	ldr	r3, [pc, #40]	@ (80119b8 <USB_HostInit+0x16c>)
 801198e:	4313      	orrs	r3, r2
 8011990:	687a      	ldr	r2, [r7, #4]
 8011992:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8011994:	7dfb      	ldrb	r3, [r7, #23]
}
 8011996:	4618      	mov	r0, r3
 8011998:	3718      	adds	r7, #24
 801199a:	46bd      	mov	sp, r7
 801199c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80119a0:	b004      	add	sp, #16
 80119a2:	4770      	bx	lr
 80119a4:	40040000 	.word	0x40040000
 80119a8:	01000200 	.word	0x01000200
 80119ac:	00e00300 	.word	0x00e00300
 80119b0:	00600080 	.word	0x00600080
 80119b4:	004000e0 	.word	0x004000e0
 80119b8:	a3200008 	.word	0xa3200008

080119bc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80119bc:	b480      	push	{r7}
 80119be:	b085      	sub	sp, #20
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	460b      	mov	r3, r1
 80119c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	68fa      	ldr	r2, [r7, #12]
 80119d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80119da:	f023 0303 	bic.w	r3, r3, #3
 80119de:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119e6:	681a      	ldr	r2, [r3, #0]
 80119e8:	78fb      	ldrb	r3, [r7, #3]
 80119ea:	f003 0303 	and.w	r3, r3, #3
 80119ee:	68f9      	ldr	r1, [r7, #12]
 80119f0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80119f4:	4313      	orrs	r3, r2
 80119f6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80119f8:	78fb      	ldrb	r3, [r7, #3]
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	d107      	bne.n	8011a0e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011a04:	461a      	mov	r2, r3
 8011a06:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8011a0a:	6053      	str	r3, [r2, #4]
 8011a0c:	e00c      	b.n	8011a28 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8011a0e:	78fb      	ldrb	r3, [r7, #3]
 8011a10:	2b02      	cmp	r3, #2
 8011a12:	d107      	bne.n	8011a24 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011a1a:	461a      	mov	r2, r3
 8011a1c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011a20:	6053      	str	r3, [r2, #4]
 8011a22:	e001      	b.n	8011a28 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011a24:	2301      	movs	r3, #1
 8011a26:	e000      	b.n	8011a2a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011a28:	2300      	movs	r3, #0
}
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	3714      	adds	r7, #20
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a34:	4770      	bx	lr

08011a36 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8011a36:	b580      	push	{r7, lr}
 8011a38:	b084      	sub	sp, #16
 8011a3a:	af00      	add	r7, sp, #0
 8011a3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8011a42:	2300      	movs	r3, #0
 8011a44:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011a50:	68bb      	ldr	r3, [r7, #8]
 8011a52:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011a56:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8011a58:	68bb      	ldr	r3, [r7, #8]
 8011a5a:	68fa      	ldr	r2, [r7, #12]
 8011a5c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a64:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8011a66:	2064      	movs	r0, #100	@ 0x64
 8011a68:	f7f3 fdc8 	bl	80055fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	68fa      	ldr	r2, [r7, #12]
 8011a70:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011a78:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8011a7a:	200a      	movs	r0, #10
 8011a7c:	f7f3 fdbe 	bl	80055fc <HAL_Delay>

  return HAL_OK;
 8011a80:	2300      	movs	r3, #0
}
 8011a82:	4618      	mov	r0, r3
 8011a84:	3710      	adds	r7, #16
 8011a86:	46bd      	mov	sp, r7
 8011a88:	bd80      	pop	{r7, pc}

08011a8a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8011a8a:	b480      	push	{r7}
 8011a8c:	b085      	sub	sp, #20
 8011a8e:	af00      	add	r7, sp, #0
 8011a90:	6078      	str	r0, [r7, #4]
 8011a92:	460b      	mov	r3, r1
 8011a94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011aae:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8011ab0:	68bb      	ldr	r3, [r7, #8]
 8011ab2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d109      	bne.n	8011ace <USB_DriveVbus+0x44>
 8011aba:	78fb      	ldrb	r3, [r7, #3]
 8011abc:	2b01      	cmp	r3, #1
 8011abe:	d106      	bne.n	8011ace <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8011ac0:	68bb      	ldr	r3, [r7, #8]
 8011ac2:	68fa      	ldr	r2, [r7, #12]
 8011ac4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ac8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011acc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8011ace:	68bb      	ldr	r3, [r7, #8]
 8011ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011ad8:	d109      	bne.n	8011aee <USB_DriveVbus+0x64>
 8011ada:	78fb      	ldrb	r3, [r7, #3]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d106      	bne.n	8011aee <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8011ae0:	68bb      	ldr	r3, [r7, #8]
 8011ae2:	68fa      	ldr	r2, [r7, #12]
 8011ae4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011ae8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011aec:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011aee:	2300      	movs	r3, #0
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3714      	adds	r7, #20
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr

08011afc <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011afc:	b480      	push	{r7}
 8011afe:	b085      	sub	sp, #20
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011b16:	68bb      	ldr	r3, [r7, #8]
 8011b18:	0c5b      	lsrs	r3, r3, #17
 8011b1a:	f003 0303 	and.w	r3, r3, #3
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	3714      	adds	r7, #20
 8011b22:	46bd      	mov	sp, r7
 8011b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b28:	4770      	bx	lr

08011b2a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011b2a:	b480      	push	{r7}
 8011b2c:	b085      	sub	sp, #20
 8011b2e:	af00      	add	r7, sp, #0
 8011b30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011b3c:	689b      	ldr	r3, [r3, #8]
 8011b3e:	b29b      	uxth	r3, r3
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	3714      	adds	r7, #20
 8011b44:	46bd      	mov	sp, r7
 8011b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4a:	4770      	bx	lr

08011b4c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b088      	sub	sp, #32
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
 8011b54:	4608      	mov	r0, r1
 8011b56:	4611      	mov	r1, r2
 8011b58:	461a      	mov	r2, r3
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	70fb      	strb	r3, [r7, #3]
 8011b5e:	460b      	mov	r3, r1
 8011b60:	70bb      	strb	r3, [r7, #2]
 8011b62:	4613      	mov	r3, r2
 8011b64:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8011b66:	2300      	movs	r3, #0
 8011b68:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8011b6e:	78fb      	ldrb	r3, [r7, #3]
 8011b70:	015a      	lsls	r2, r3, #5
 8011b72:	693b      	ldr	r3, [r7, #16]
 8011b74:	4413      	add	r3, r2
 8011b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b7a:	461a      	mov	r2, r3
 8011b7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011b80:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8011b82:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b86:	2b03      	cmp	r3, #3
 8011b88:	d87c      	bhi.n	8011c84 <USB_HC_Init+0x138>
 8011b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8011b90 <USB_HC_Init+0x44>)
 8011b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b90:	08011ba1 	.word	0x08011ba1
 8011b94:	08011c47 	.word	0x08011c47
 8011b98:	08011ba1 	.word	0x08011ba1
 8011b9c:	08011c09 	.word	0x08011c09
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011ba0:	78fb      	ldrb	r3, [r7, #3]
 8011ba2:	015a      	lsls	r2, r3, #5
 8011ba4:	693b      	ldr	r3, [r7, #16]
 8011ba6:	4413      	add	r3, r2
 8011ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bac:	461a      	mov	r2, r3
 8011bae:	f240 439d 	movw	r3, #1181	@ 0x49d
 8011bb2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8011bb4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	da10      	bge.n	8011bde <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011bbc:	78fb      	ldrb	r3, [r7, #3]
 8011bbe:	015a      	lsls	r2, r3, #5
 8011bc0:	693b      	ldr	r3, [r7, #16]
 8011bc2:	4413      	add	r3, r2
 8011bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bc8:	68db      	ldr	r3, [r3, #12]
 8011bca:	78fa      	ldrb	r2, [r7, #3]
 8011bcc:	0151      	lsls	r1, r2, #5
 8011bce:	693a      	ldr	r2, [r7, #16]
 8011bd0:	440a      	add	r2, r1
 8011bd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011bda:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8011bdc:	e055      	b.n	8011c8a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	4a6f      	ldr	r2, [pc, #444]	@ (8011da0 <USB_HC_Init+0x254>)
 8011be2:	4293      	cmp	r3, r2
 8011be4:	d151      	bne.n	8011c8a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8011be6:	78fb      	ldrb	r3, [r7, #3]
 8011be8:	015a      	lsls	r2, r3, #5
 8011bea:	693b      	ldr	r3, [r7, #16]
 8011bec:	4413      	add	r3, r2
 8011bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bf2:	68db      	ldr	r3, [r3, #12]
 8011bf4:	78fa      	ldrb	r2, [r7, #3]
 8011bf6:	0151      	lsls	r1, r2, #5
 8011bf8:	693a      	ldr	r2, [r7, #16]
 8011bfa:	440a      	add	r2, r1
 8011bfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c00:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011c04:	60d3      	str	r3, [r2, #12]
      break;
 8011c06:	e040      	b.n	8011c8a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011c08:	78fb      	ldrb	r3, [r7, #3]
 8011c0a:	015a      	lsls	r2, r3, #5
 8011c0c:	693b      	ldr	r3, [r7, #16]
 8011c0e:	4413      	add	r3, r2
 8011c10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c14:	461a      	mov	r2, r3
 8011c16:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011c1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011c1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	da34      	bge.n	8011c8e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011c24:	78fb      	ldrb	r3, [r7, #3]
 8011c26:	015a      	lsls	r2, r3, #5
 8011c28:	693b      	ldr	r3, [r7, #16]
 8011c2a:	4413      	add	r3, r2
 8011c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c30:	68db      	ldr	r3, [r3, #12]
 8011c32:	78fa      	ldrb	r2, [r7, #3]
 8011c34:	0151      	lsls	r1, r2, #5
 8011c36:	693a      	ldr	r2, [r7, #16]
 8011c38:	440a      	add	r2, r1
 8011c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011c42:	60d3      	str	r3, [r2, #12]
      }

      break;
 8011c44:	e023      	b.n	8011c8e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011c46:	78fb      	ldrb	r3, [r7, #3]
 8011c48:	015a      	lsls	r2, r3, #5
 8011c4a:	693b      	ldr	r3, [r7, #16]
 8011c4c:	4413      	add	r3, r2
 8011c4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c52:	461a      	mov	r2, r3
 8011c54:	f240 2325 	movw	r3, #549	@ 0x225
 8011c58:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011c5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	da17      	bge.n	8011c92 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8011c62:	78fb      	ldrb	r3, [r7, #3]
 8011c64:	015a      	lsls	r2, r3, #5
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	4413      	add	r3, r2
 8011c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c6e:	68db      	ldr	r3, [r3, #12]
 8011c70:	78fa      	ldrb	r2, [r7, #3]
 8011c72:	0151      	lsls	r1, r2, #5
 8011c74:	693a      	ldr	r2, [r7, #16]
 8011c76:	440a      	add	r2, r1
 8011c78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c7c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8011c80:	60d3      	str	r3, [r2, #12]
      }
      break;
 8011c82:	e006      	b.n	8011c92 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8011c84:	2301      	movs	r3, #1
 8011c86:	77fb      	strb	r3, [r7, #31]
      break;
 8011c88:	e004      	b.n	8011c94 <USB_HC_Init+0x148>
      break;
 8011c8a:	bf00      	nop
 8011c8c:	e002      	b.n	8011c94 <USB_HC_Init+0x148>
      break;
 8011c8e:	bf00      	nop
 8011c90:	e000      	b.n	8011c94 <USB_HC_Init+0x148>
      break;
 8011c92:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011c94:	78fb      	ldrb	r3, [r7, #3]
 8011c96:	015a      	lsls	r2, r3, #5
 8011c98:	693b      	ldr	r3, [r7, #16]
 8011c9a:	4413      	add	r3, r2
 8011c9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ca0:	461a      	mov	r2, r3
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8011ca6:	78fb      	ldrb	r3, [r7, #3]
 8011ca8:	015a      	lsls	r2, r3, #5
 8011caa:	693b      	ldr	r3, [r7, #16]
 8011cac:	4413      	add	r3, r2
 8011cae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011cb2:	68db      	ldr	r3, [r3, #12]
 8011cb4:	78fa      	ldrb	r2, [r7, #3]
 8011cb6:	0151      	lsls	r1, r2, #5
 8011cb8:	693a      	ldr	r2, [r7, #16]
 8011cba:	440a      	add	r2, r1
 8011cbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011cc0:	f043 0302 	orr.w	r3, r3, #2
 8011cc4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8011cc6:	693b      	ldr	r3, [r7, #16]
 8011cc8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ccc:	699a      	ldr	r2, [r3, #24]
 8011cce:	78fb      	ldrb	r3, [r7, #3]
 8011cd0:	f003 030f 	and.w	r3, r3, #15
 8011cd4:	2101      	movs	r1, #1
 8011cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8011cda:	6939      	ldr	r1, [r7, #16]
 8011cdc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011ce0:	4313      	orrs	r3, r2
 8011ce2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	699b      	ldr	r3, [r3, #24]
 8011ce8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8011cf0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	da03      	bge.n	8011d00 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8011cf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011cfc:	61bb      	str	r3, [r7, #24]
 8011cfe:	e001      	b.n	8011d04 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8011d00:	2300      	movs	r3, #0
 8011d02:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011d04:	6878      	ldr	r0, [r7, #4]
 8011d06:	f7ff fef9 	bl	8011afc <USB_GetHostSpeed>
 8011d0a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011d0c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011d10:	2b02      	cmp	r3, #2
 8011d12:	d106      	bne.n	8011d22 <USB_HC_Init+0x1d6>
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	2b02      	cmp	r3, #2
 8011d18:	d003      	beq.n	8011d22 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8011d1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011d1e:	617b      	str	r3, [r7, #20]
 8011d20:	e001      	b.n	8011d26 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8011d22:	2300      	movs	r3, #0
 8011d24:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d26:	787b      	ldrb	r3, [r7, #1]
 8011d28:	059b      	lsls	r3, r3, #22
 8011d2a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011d2e:	78bb      	ldrb	r3, [r7, #2]
 8011d30:	02db      	lsls	r3, r3, #11
 8011d32:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d36:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011d38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d3c:	049b      	lsls	r3, r3, #18
 8011d3e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011d42:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8011d44:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011d46:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011d4a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d4c:	69bb      	ldr	r3, [r7, #24]
 8011d4e:	431a      	orrs	r2, r3
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d54:	78fa      	ldrb	r2, [r7, #3]
 8011d56:	0151      	lsls	r1, r2, #5
 8011d58:	693a      	ldr	r2, [r7, #16]
 8011d5a:	440a      	add	r2, r1
 8011d5c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d64:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8011d66:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d6a:	2b03      	cmp	r3, #3
 8011d6c:	d003      	beq.n	8011d76 <USB_HC_Init+0x22a>
 8011d6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d72:	2b01      	cmp	r3, #1
 8011d74:	d10f      	bne.n	8011d96 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8011d76:	78fb      	ldrb	r3, [r7, #3]
 8011d78:	015a      	lsls	r2, r3, #5
 8011d7a:	693b      	ldr	r3, [r7, #16]
 8011d7c:	4413      	add	r3, r2
 8011d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	78fa      	ldrb	r2, [r7, #3]
 8011d86:	0151      	lsls	r1, r2, #5
 8011d88:	693a      	ldr	r2, [r7, #16]
 8011d8a:	440a      	add	r2, r1
 8011d8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011d90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011d94:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8011d96:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	3720      	adds	r7, #32
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	bd80      	pop	{r7, pc}
 8011da0:	40040000 	.word	0x40040000

08011da4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b08c      	sub	sp, #48	@ 0x30
 8011da8:	af02      	add	r7, sp, #8
 8011daa:	60f8      	str	r0, [r7, #12]
 8011dac:	60b9      	str	r1, [r7, #8]
 8011dae:	4613      	mov	r3, r2
 8011db0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011db6:	68bb      	ldr	r3, [r7, #8]
 8011db8:	785b      	ldrb	r3, [r3, #1]
 8011dba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8011dbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011dc0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	4a5d      	ldr	r2, [pc, #372]	@ (8011f3c <USB_HC_StartXfer+0x198>)
 8011dc6:	4293      	cmp	r3, r2
 8011dc8:	d12f      	bne.n	8011e2a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8011dca:	79fb      	ldrb	r3, [r7, #7]
 8011dcc:	2b01      	cmp	r3, #1
 8011dce:	d11c      	bne.n	8011e0a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	7c9b      	ldrb	r3, [r3, #18]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d003      	beq.n	8011de0 <USB_HC_StartXfer+0x3c>
 8011dd8:	68bb      	ldr	r3, [r7, #8]
 8011dda:	7c9b      	ldrb	r3, [r3, #18]
 8011ddc:	2b02      	cmp	r3, #2
 8011dde:	d124      	bne.n	8011e2a <USB_HC_StartXfer+0x86>
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	799b      	ldrb	r3, [r3, #6]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d120      	bne.n	8011e2a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011de8:	69fb      	ldr	r3, [r7, #28]
 8011dea:	015a      	lsls	r2, r3, #5
 8011dec:	6a3b      	ldr	r3, [r7, #32]
 8011dee:	4413      	add	r3, r2
 8011df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011df4:	68db      	ldr	r3, [r3, #12]
 8011df6:	69fa      	ldr	r2, [r7, #28]
 8011df8:	0151      	lsls	r1, r2, #5
 8011dfa:	6a3a      	ldr	r2, [r7, #32]
 8011dfc:	440a      	add	r2, r1
 8011dfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e06:	60d3      	str	r3, [r2, #12]
 8011e08:	e00f      	b.n	8011e2a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	791b      	ldrb	r3, [r3, #4]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d10b      	bne.n	8011e2a <USB_HC_StartXfer+0x86>
 8011e12:	68bb      	ldr	r3, [r7, #8]
 8011e14:	795b      	ldrb	r3, [r3, #5]
 8011e16:	2b01      	cmp	r3, #1
 8011e18:	d107      	bne.n	8011e2a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8011e1a:	68bb      	ldr	r3, [r7, #8]
 8011e1c:	785b      	ldrb	r3, [r3, #1]
 8011e1e:	4619      	mov	r1, r3
 8011e20:	68f8      	ldr	r0, [r7, #12]
 8011e22:	f000 fb6b 	bl	80124fc <USB_DoPing>
        return HAL_OK;
 8011e26:	2300      	movs	r3, #0
 8011e28:	e232      	b.n	8012290 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8011e2a:	68bb      	ldr	r3, [r7, #8]
 8011e2c:	799b      	ldrb	r3, [r3, #6]
 8011e2e:	2b01      	cmp	r3, #1
 8011e30:	d158      	bne.n	8011ee4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8011e32:	2301      	movs	r3, #1
 8011e34:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011e36:	68bb      	ldr	r3, [r7, #8]
 8011e38:	78db      	ldrb	r3, [r3, #3]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d007      	beq.n	8011e4e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011e3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011e40:	68ba      	ldr	r2, [r7, #8]
 8011e42:	8a92      	ldrh	r2, [r2, #20]
 8011e44:	fb03 f202 	mul.w	r2, r3, r2
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	61da      	str	r2, [r3, #28]
 8011e4c:	e07c      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	7c9b      	ldrb	r3, [r3, #18]
 8011e52:	2b01      	cmp	r3, #1
 8011e54:	d130      	bne.n	8011eb8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8011e56:	68bb      	ldr	r3, [r7, #8]
 8011e58:	6a1b      	ldr	r3, [r3, #32]
 8011e5a:	2bbc      	cmp	r3, #188	@ 0xbc
 8011e5c:	d918      	bls.n	8011e90 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	8a9b      	ldrh	r3, [r3, #20]
 8011e62:	461a      	mov	r2, r3
 8011e64:	68bb      	ldr	r3, [r7, #8]
 8011e66:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	69da      	ldr	r2, [r3, #28]
 8011e6c:	68bb      	ldr	r3, [r7, #8]
 8011e6e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8011e70:	68bb      	ldr	r3, [r7, #8]
 8011e72:	68db      	ldr	r3, [r3, #12]
 8011e74:	2b01      	cmp	r3, #1
 8011e76:	d003      	beq.n	8011e80 <USB_HC_StartXfer+0xdc>
 8011e78:	68bb      	ldr	r3, [r7, #8]
 8011e7a:	68db      	ldr	r3, [r3, #12]
 8011e7c:	2b02      	cmp	r3, #2
 8011e7e:	d103      	bne.n	8011e88 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8011e80:	68bb      	ldr	r3, [r7, #8]
 8011e82:	2202      	movs	r2, #2
 8011e84:	60da      	str	r2, [r3, #12]
 8011e86:	e05f      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	2201      	movs	r2, #1
 8011e8c:	60da      	str	r2, [r3, #12]
 8011e8e:	e05b      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	6a1a      	ldr	r2, [r3, #32]
 8011e94:	68bb      	ldr	r3, [r7, #8]
 8011e96:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	68db      	ldr	r3, [r3, #12]
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d007      	beq.n	8011eb0 <USB_HC_StartXfer+0x10c>
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	68db      	ldr	r3, [r3, #12]
 8011ea4:	2b02      	cmp	r3, #2
 8011ea6:	d003      	beq.n	8011eb0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8011ea8:	68bb      	ldr	r3, [r7, #8]
 8011eaa:	2204      	movs	r2, #4
 8011eac:	60da      	str	r2, [r3, #12]
 8011eae:	e04b      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	2203      	movs	r2, #3
 8011eb4:	60da      	str	r2, [r3, #12]
 8011eb6:	e047      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011eb8:	79fb      	ldrb	r3, [r7, #7]
 8011eba:	2b01      	cmp	r3, #1
 8011ebc:	d10d      	bne.n	8011eda <USB_HC_StartXfer+0x136>
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	6a1b      	ldr	r3, [r3, #32]
 8011ec2:	68ba      	ldr	r2, [r7, #8]
 8011ec4:	8a92      	ldrh	r2, [r2, #20]
 8011ec6:	4293      	cmp	r3, r2
 8011ec8:	d907      	bls.n	8011eda <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011eca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ecc:	68ba      	ldr	r2, [r7, #8]
 8011ece:	8a92      	ldrh	r2, [r2, #20]
 8011ed0:	fb03 f202 	mul.w	r2, r3, r2
 8011ed4:	68bb      	ldr	r3, [r7, #8]
 8011ed6:	61da      	str	r2, [r3, #28]
 8011ed8:	e036      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	6a1a      	ldr	r2, [r3, #32]
 8011ede:	68bb      	ldr	r3, [r7, #8]
 8011ee0:	61da      	str	r2, [r3, #28]
 8011ee2:	e031      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011ee4:	68bb      	ldr	r3, [r7, #8]
 8011ee6:	6a1b      	ldr	r3, [r3, #32]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d018      	beq.n	8011f1e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	6a1b      	ldr	r3, [r3, #32]
 8011ef0:	68ba      	ldr	r2, [r7, #8]
 8011ef2:	8a92      	ldrh	r2, [r2, #20]
 8011ef4:	4413      	add	r3, r2
 8011ef6:	3b01      	subs	r3, #1
 8011ef8:	68ba      	ldr	r2, [r7, #8]
 8011efa:	8a92      	ldrh	r2, [r2, #20]
 8011efc:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f00:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8011f02:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011f04:	8b7b      	ldrh	r3, [r7, #26]
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d90b      	bls.n	8011f22 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8011f0a:	8b7b      	ldrh	r3, [r7, #26]
 8011f0c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011f0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f10:	68ba      	ldr	r2, [r7, #8]
 8011f12:	8a92      	ldrh	r2, [r2, #20]
 8011f14:	fb03 f202 	mul.w	r2, r3, r2
 8011f18:	68bb      	ldr	r3, [r7, #8]
 8011f1a:	61da      	str	r2, [r3, #28]
 8011f1c:	e001      	b.n	8011f22 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8011f1e:	2301      	movs	r3, #1
 8011f20:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8011f22:	68bb      	ldr	r3, [r7, #8]
 8011f24:	78db      	ldrb	r3, [r3, #3]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d00a      	beq.n	8011f40 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011f2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f2c:	68ba      	ldr	r2, [r7, #8]
 8011f2e:	8a92      	ldrh	r2, [r2, #20]
 8011f30:	fb03 f202 	mul.w	r2, r3, r2
 8011f34:	68bb      	ldr	r3, [r7, #8]
 8011f36:	61da      	str	r2, [r3, #28]
 8011f38:	e006      	b.n	8011f48 <USB_HC_StartXfer+0x1a4>
 8011f3a:	bf00      	nop
 8011f3c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8011f40:	68bb      	ldr	r3, [r7, #8]
 8011f42:	6a1a      	ldr	r2, [r3, #32]
 8011f44:	68bb      	ldr	r3, [r7, #8]
 8011f46:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f48:	68bb      	ldr	r3, [r7, #8]
 8011f4a:	69db      	ldr	r3, [r3, #28]
 8011f4c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f50:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f52:	04d9      	lsls	r1, r3, #19
 8011f54:	4ba3      	ldr	r3, [pc, #652]	@ (80121e4 <USB_HC_StartXfer+0x440>)
 8011f56:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f58:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8011f5a:	68bb      	ldr	r3, [r7, #8]
 8011f5c:	7d9b      	ldrb	r3, [r3, #22]
 8011f5e:	075b      	lsls	r3, r3, #29
 8011f60:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f64:	69f9      	ldr	r1, [r7, #28]
 8011f66:	0148      	lsls	r0, r1, #5
 8011f68:	6a39      	ldr	r1, [r7, #32]
 8011f6a:	4401      	add	r1, r0
 8011f6c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f70:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f72:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8011f74:	79fb      	ldrb	r3, [r7, #7]
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d009      	beq.n	8011f8e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8011f7a:	68bb      	ldr	r3, [r7, #8]
 8011f7c:	6999      	ldr	r1, [r3, #24]
 8011f7e:	69fb      	ldr	r3, [r7, #28]
 8011f80:	015a      	lsls	r2, r3, #5
 8011f82:	6a3b      	ldr	r3, [r7, #32]
 8011f84:	4413      	add	r3, r2
 8011f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f8a:	460a      	mov	r2, r1
 8011f8c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8011f8e:	6a3b      	ldr	r3, [r7, #32]
 8011f90:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011f94:	689b      	ldr	r3, [r3, #8]
 8011f96:	f003 0301 	and.w	r3, r3, #1
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	bf0c      	ite	eq
 8011f9e:	2301      	moveq	r3, #1
 8011fa0:	2300      	movne	r3, #0
 8011fa2:	b2db      	uxtb	r3, r3
 8011fa4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8011fa6:	69fb      	ldr	r3, [r7, #28]
 8011fa8:	015a      	lsls	r2, r3, #5
 8011faa:	6a3b      	ldr	r3, [r7, #32]
 8011fac:	4413      	add	r3, r2
 8011fae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	69fa      	ldr	r2, [r7, #28]
 8011fb6:	0151      	lsls	r1, r2, #5
 8011fb8:	6a3a      	ldr	r2, [r7, #32]
 8011fba:	440a      	add	r2, r1
 8011fbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011fc0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011fc4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011fc6:	69fb      	ldr	r3, [r7, #28]
 8011fc8:	015a      	lsls	r2, r3, #5
 8011fca:	6a3b      	ldr	r3, [r7, #32]
 8011fcc:	4413      	add	r3, r2
 8011fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fd2:	681a      	ldr	r2, [r3, #0]
 8011fd4:	7e7b      	ldrb	r3, [r7, #25]
 8011fd6:	075b      	lsls	r3, r3, #29
 8011fd8:	69f9      	ldr	r1, [r7, #28]
 8011fda:	0148      	lsls	r0, r1, #5
 8011fdc:	6a39      	ldr	r1, [r7, #32]
 8011fde:	4401      	add	r1, r0
 8011fe0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8011fe4:	4313      	orrs	r3, r2
 8011fe6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	799b      	ldrb	r3, [r3, #6]
 8011fec:	2b01      	cmp	r3, #1
 8011fee:	f040 80c3 	bne.w	8012178 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011ff2:	68bb      	ldr	r3, [r7, #8]
 8011ff4:	7c5b      	ldrb	r3, [r3, #17]
 8011ff6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011ff8:	68ba      	ldr	r2, [r7, #8]
 8011ffa:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011ffc:	4313      	orrs	r3, r2
 8011ffe:	69fa      	ldr	r2, [r7, #28]
 8012000:	0151      	lsls	r1, r2, #5
 8012002:	6a3a      	ldr	r2, [r7, #32]
 8012004:	440a      	add	r2, r1
 8012006:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801200a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 801200e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8012010:	69fb      	ldr	r3, [r7, #28]
 8012012:	015a      	lsls	r2, r3, #5
 8012014:	6a3b      	ldr	r3, [r7, #32]
 8012016:	4413      	add	r3, r2
 8012018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801201c:	68db      	ldr	r3, [r3, #12]
 801201e:	69fa      	ldr	r2, [r7, #28]
 8012020:	0151      	lsls	r1, r2, #5
 8012022:	6a3a      	ldr	r2, [r7, #32]
 8012024:	440a      	add	r2, r1
 8012026:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801202a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801202e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8012030:	68bb      	ldr	r3, [r7, #8]
 8012032:	79db      	ldrb	r3, [r3, #7]
 8012034:	2b01      	cmp	r3, #1
 8012036:	d123      	bne.n	8012080 <USB_HC_StartXfer+0x2dc>
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	78db      	ldrb	r3, [r3, #3]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d11f      	bne.n	8012080 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012040:	69fb      	ldr	r3, [r7, #28]
 8012042:	015a      	lsls	r2, r3, #5
 8012044:	6a3b      	ldr	r3, [r7, #32]
 8012046:	4413      	add	r3, r2
 8012048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801204c:	685b      	ldr	r3, [r3, #4]
 801204e:	69fa      	ldr	r2, [r7, #28]
 8012050:	0151      	lsls	r1, r2, #5
 8012052:	6a3a      	ldr	r2, [r7, #32]
 8012054:	440a      	add	r2, r1
 8012056:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801205a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801205e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8012060:	69fb      	ldr	r3, [r7, #28]
 8012062:	015a      	lsls	r2, r3, #5
 8012064:	6a3b      	ldr	r3, [r7, #32]
 8012066:	4413      	add	r3, r2
 8012068:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801206c:	68db      	ldr	r3, [r3, #12]
 801206e:	69fa      	ldr	r2, [r7, #28]
 8012070:	0151      	lsls	r1, r2, #5
 8012072:	6a3a      	ldr	r2, [r7, #32]
 8012074:	440a      	add	r2, r1
 8012076:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801207a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801207e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012080:	68bb      	ldr	r3, [r7, #8]
 8012082:	7c9b      	ldrb	r3, [r3, #18]
 8012084:	2b01      	cmp	r3, #1
 8012086:	d003      	beq.n	8012090 <USB_HC_StartXfer+0x2ec>
 8012088:	68bb      	ldr	r3, [r7, #8]
 801208a:	7c9b      	ldrb	r3, [r3, #18]
 801208c:	2b03      	cmp	r3, #3
 801208e:	d117      	bne.n	80120c0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8012090:	68bb      	ldr	r3, [r7, #8]
 8012092:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012094:	2b01      	cmp	r3, #1
 8012096:	d113      	bne.n	80120c0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8012098:	68bb      	ldr	r3, [r7, #8]
 801209a:	78db      	ldrb	r3, [r3, #3]
 801209c:	2b01      	cmp	r3, #1
 801209e:	d10f      	bne.n	80120c0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80120a0:	69fb      	ldr	r3, [r7, #28]
 80120a2:	015a      	lsls	r2, r3, #5
 80120a4:	6a3b      	ldr	r3, [r7, #32]
 80120a6:	4413      	add	r3, r2
 80120a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120ac:	685b      	ldr	r3, [r3, #4]
 80120ae:	69fa      	ldr	r2, [r7, #28]
 80120b0:	0151      	lsls	r1, r2, #5
 80120b2:	6a3a      	ldr	r2, [r7, #32]
 80120b4:	440a      	add	r2, r1
 80120b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80120be:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80120c0:	68bb      	ldr	r3, [r7, #8]
 80120c2:	7c9b      	ldrb	r3, [r3, #18]
 80120c4:	2b01      	cmp	r3, #1
 80120c6:	d162      	bne.n	801218e <USB_HC_StartXfer+0x3ea>
 80120c8:	68bb      	ldr	r3, [r7, #8]
 80120ca:	78db      	ldrb	r3, [r3, #3]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d15e      	bne.n	801218e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80120d0:	68bb      	ldr	r3, [r7, #8]
 80120d2:	68db      	ldr	r3, [r3, #12]
 80120d4:	3b01      	subs	r3, #1
 80120d6:	2b03      	cmp	r3, #3
 80120d8:	d858      	bhi.n	801218c <USB_HC_StartXfer+0x3e8>
 80120da:	a201      	add	r2, pc, #4	@ (adr r2, 80120e0 <USB_HC_StartXfer+0x33c>)
 80120dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120e0:	080120f1 	.word	0x080120f1
 80120e4:	08012113 	.word	0x08012113
 80120e8:	08012135 	.word	0x08012135
 80120ec:	08012157 	.word	0x08012157
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80120f0:	69fb      	ldr	r3, [r7, #28]
 80120f2:	015a      	lsls	r2, r3, #5
 80120f4:	6a3b      	ldr	r3, [r7, #32]
 80120f6:	4413      	add	r3, r2
 80120f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120fc:	685b      	ldr	r3, [r3, #4]
 80120fe:	69fa      	ldr	r2, [r7, #28]
 8012100:	0151      	lsls	r1, r2, #5
 8012102:	6a3a      	ldr	r2, [r7, #32]
 8012104:	440a      	add	r2, r1
 8012106:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801210a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801210e:	6053      	str	r3, [r2, #4]
          break;
 8012110:	e03d      	b.n	801218e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8012112:	69fb      	ldr	r3, [r7, #28]
 8012114:	015a      	lsls	r2, r3, #5
 8012116:	6a3b      	ldr	r3, [r7, #32]
 8012118:	4413      	add	r3, r2
 801211a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801211e:	685b      	ldr	r3, [r3, #4]
 8012120:	69fa      	ldr	r2, [r7, #28]
 8012122:	0151      	lsls	r1, r2, #5
 8012124:	6a3a      	ldr	r2, [r7, #32]
 8012126:	440a      	add	r2, r1
 8012128:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801212c:	f043 030e 	orr.w	r3, r3, #14
 8012130:	6053      	str	r3, [r2, #4]
          break;
 8012132:	e02c      	b.n	801218e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8012134:	69fb      	ldr	r3, [r7, #28]
 8012136:	015a      	lsls	r2, r3, #5
 8012138:	6a3b      	ldr	r3, [r7, #32]
 801213a:	4413      	add	r3, r2
 801213c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012140:	685b      	ldr	r3, [r3, #4]
 8012142:	69fa      	ldr	r2, [r7, #28]
 8012144:	0151      	lsls	r1, r2, #5
 8012146:	6a3a      	ldr	r2, [r7, #32]
 8012148:	440a      	add	r2, r1
 801214a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801214e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012152:	6053      	str	r3, [r2, #4]
          break;
 8012154:	e01b      	b.n	801218e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8012156:	69fb      	ldr	r3, [r7, #28]
 8012158:	015a      	lsls	r2, r3, #5
 801215a:	6a3b      	ldr	r3, [r7, #32]
 801215c:	4413      	add	r3, r2
 801215e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012162:	685b      	ldr	r3, [r3, #4]
 8012164:	69fa      	ldr	r2, [r7, #28]
 8012166:	0151      	lsls	r1, r2, #5
 8012168:	6a3a      	ldr	r2, [r7, #32]
 801216a:	440a      	add	r2, r1
 801216c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012170:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012174:	6053      	str	r3, [r2, #4]
          break;
 8012176:	e00a      	b.n	801218e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8012178:	69fb      	ldr	r3, [r7, #28]
 801217a:	015a      	lsls	r2, r3, #5
 801217c:	6a3b      	ldr	r3, [r7, #32]
 801217e:	4413      	add	r3, r2
 8012180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012184:	461a      	mov	r2, r3
 8012186:	2300      	movs	r3, #0
 8012188:	6053      	str	r3, [r2, #4]
 801218a:	e000      	b.n	801218e <USB_HC_StartXfer+0x3ea>
          break;
 801218c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 801218e:	69fb      	ldr	r3, [r7, #28]
 8012190:	015a      	lsls	r2, r3, #5
 8012192:	6a3b      	ldr	r3, [r7, #32]
 8012194:	4413      	add	r3, r2
 8012196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80121a4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80121a6:	68bb      	ldr	r3, [r7, #8]
 80121a8:	78db      	ldrb	r3, [r3, #3]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d004      	beq.n	80121b8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121b4:	613b      	str	r3, [r7, #16]
 80121b6:	e003      	b.n	80121c0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80121be:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80121c0:	693b      	ldr	r3, [r7, #16]
 80121c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80121c6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80121c8:	69fb      	ldr	r3, [r7, #28]
 80121ca:	015a      	lsls	r2, r3, #5
 80121cc:	6a3b      	ldr	r3, [r7, #32]
 80121ce:	4413      	add	r3, r2
 80121d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121d4:	461a      	mov	r2, r3
 80121d6:	693b      	ldr	r3, [r7, #16]
 80121d8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80121da:	79fb      	ldrb	r3, [r7, #7]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d003      	beq.n	80121e8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80121e0:	2300      	movs	r3, #0
 80121e2:	e055      	b.n	8012290 <USB_HC_StartXfer+0x4ec>
 80121e4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80121e8:	68bb      	ldr	r3, [r7, #8]
 80121ea:	78db      	ldrb	r3, [r3, #3]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d14e      	bne.n	801228e <USB_HC_StartXfer+0x4ea>
 80121f0:	68bb      	ldr	r3, [r7, #8]
 80121f2:	6a1b      	ldr	r3, [r3, #32]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d04a      	beq.n	801228e <USB_HC_StartXfer+0x4ea>
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	79db      	ldrb	r3, [r3, #7]
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d146      	bne.n	801228e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	7c9b      	ldrb	r3, [r3, #18]
 8012204:	2b03      	cmp	r3, #3
 8012206:	d831      	bhi.n	801226c <USB_HC_StartXfer+0x4c8>
 8012208:	a201      	add	r2, pc, #4	@ (adr r2, 8012210 <USB_HC_StartXfer+0x46c>)
 801220a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801220e:	bf00      	nop
 8012210:	08012221 	.word	0x08012221
 8012214:	08012245 	.word	0x08012245
 8012218:	08012221 	.word	0x08012221
 801221c:	08012245 	.word	0x08012245
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012220:	68bb      	ldr	r3, [r7, #8]
 8012222:	6a1b      	ldr	r3, [r3, #32]
 8012224:	3303      	adds	r3, #3
 8012226:	089b      	lsrs	r3, r3, #2
 8012228:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 801222a:	8afa      	ldrh	r2, [r7, #22]
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012230:	b29b      	uxth	r3, r3
 8012232:	429a      	cmp	r2, r3
 8012234:	d91c      	bls.n	8012270 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	699b      	ldr	r3, [r3, #24]
 801223a:	f043 0220 	orr.w	r2, r3, #32
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	619a      	str	r2, [r3, #24]
        }
        break;
 8012242:	e015      	b.n	8012270 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	6a1b      	ldr	r3, [r3, #32]
 8012248:	3303      	adds	r3, #3
 801224a:	089b      	lsrs	r3, r3, #2
 801224c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 801224e:	8afa      	ldrh	r2, [r7, #22]
 8012250:	6a3b      	ldr	r3, [r7, #32]
 8012252:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012256:	691b      	ldr	r3, [r3, #16]
 8012258:	b29b      	uxth	r3, r3
 801225a:	429a      	cmp	r2, r3
 801225c:	d90a      	bls.n	8012274 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	699b      	ldr	r3, [r3, #24]
 8012262:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	619a      	str	r2, [r3, #24]
        }
        break;
 801226a:	e003      	b.n	8012274 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 801226c:	bf00      	nop
 801226e:	e002      	b.n	8012276 <USB_HC_StartXfer+0x4d2>
        break;
 8012270:	bf00      	nop
 8012272:	e000      	b.n	8012276 <USB_HC_StartXfer+0x4d2>
        break;
 8012274:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8012276:	68bb      	ldr	r3, [r7, #8]
 8012278:	6999      	ldr	r1, [r3, #24]
 801227a:	68bb      	ldr	r3, [r7, #8]
 801227c:	785a      	ldrb	r2, [r3, #1]
 801227e:	68bb      	ldr	r3, [r7, #8]
 8012280:	6a1b      	ldr	r3, [r3, #32]
 8012282:	b29b      	uxth	r3, r3
 8012284:	2000      	movs	r0, #0
 8012286:	9000      	str	r0, [sp, #0]
 8012288:	68f8      	ldr	r0, [r7, #12]
 801228a:	f7ff f9cf 	bl	801162c <USB_WritePacket>
  }

  return HAL_OK;
 801228e:	2300      	movs	r3, #0
}
 8012290:	4618      	mov	r0, r3
 8012292:	3728      	adds	r7, #40	@ 0x28
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}

08012298 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012298:	b480      	push	{r7}
 801229a:	b085      	sub	sp, #20
 801229c:	af00      	add	r7, sp, #0
 801229e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80122aa:	695b      	ldr	r3, [r3, #20]
 80122ac:	b29b      	uxth	r3, r3
}
 80122ae:	4618      	mov	r0, r3
 80122b0:	3714      	adds	r7, #20
 80122b2:	46bd      	mov	sp, r7
 80122b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b8:	4770      	bx	lr

080122ba <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80122ba:	b480      	push	{r7}
 80122bc:	b089      	sub	sp, #36	@ 0x24
 80122be:	af00      	add	r7, sp, #0
 80122c0:	6078      	str	r0, [r7, #4]
 80122c2:	460b      	mov	r3, r1
 80122c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80122ca:	78fb      	ldrb	r3, [r7, #3]
 80122cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80122ce:	2300      	movs	r3, #0
 80122d0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80122d2:	69bb      	ldr	r3, [r7, #24]
 80122d4:	015a      	lsls	r2, r3, #5
 80122d6:	69fb      	ldr	r3, [r7, #28]
 80122d8:	4413      	add	r3, r2
 80122da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	0c9b      	lsrs	r3, r3, #18
 80122e2:	f003 0303 	and.w	r3, r3, #3
 80122e6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80122e8:	69bb      	ldr	r3, [r7, #24]
 80122ea:	015a      	lsls	r2, r3, #5
 80122ec:	69fb      	ldr	r3, [r7, #28]
 80122ee:	4413      	add	r3, r2
 80122f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	0fdb      	lsrs	r3, r3, #31
 80122f8:	f003 0301 	and.w	r3, r3, #1
 80122fc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80122fe:	69bb      	ldr	r3, [r7, #24]
 8012300:	015a      	lsls	r2, r3, #5
 8012302:	69fb      	ldr	r3, [r7, #28]
 8012304:	4413      	add	r3, r2
 8012306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801230a:	685b      	ldr	r3, [r3, #4]
 801230c:	0fdb      	lsrs	r3, r3, #31
 801230e:	f003 0301 	and.w	r3, r3, #1
 8012312:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	689b      	ldr	r3, [r3, #8]
 8012318:	f003 0320 	and.w	r3, r3, #32
 801231c:	2b20      	cmp	r3, #32
 801231e:	d10d      	bne.n	801233c <USB_HC_Halt+0x82>
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d10a      	bne.n	801233c <USB_HC_Halt+0x82>
 8012326:	693b      	ldr	r3, [r7, #16]
 8012328:	2b00      	cmp	r3, #0
 801232a:	d005      	beq.n	8012338 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801232c:	697b      	ldr	r3, [r7, #20]
 801232e:	2b01      	cmp	r3, #1
 8012330:	d002      	beq.n	8012338 <USB_HC_Halt+0x7e>
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	2b03      	cmp	r3, #3
 8012336:	d101      	bne.n	801233c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8012338:	2300      	movs	r3, #0
 801233a:	e0d8      	b.n	80124ee <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801233c:	697b      	ldr	r3, [r7, #20]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d002      	beq.n	8012348 <USB_HC_Halt+0x8e>
 8012342:	697b      	ldr	r3, [r7, #20]
 8012344:	2b02      	cmp	r3, #2
 8012346:	d173      	bne.n	8012430 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012348:	69bb      	ldr	r3, [r7, #24]
 801234a:	015a      	lsls	r2, r3, #5
 801234c:	69fb      	ldr	r3, [r7, #28]
 801234e:	4413      	add	r3, r2
 8012350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	69ba      	ldr	r2, [r7, #24]
 8012358:	0151      	lsls	r1, r2, #5
 801235a:	69fa      	ldr	r2, [r7, #28]
 801235c:	440a      	add	r2, r1
 801235e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012362:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012366:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	689b      	ldr	r3, [r3, #8]
 801236c:	f003 0320 	and.w	r3, r3, #32
 8012370:	2b00      	cmp	r3, #0
 8012372:	d14a      	bne.n	801240a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012378:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801237c:	2b00      	cmp	r3, #0
 801237e:	d133      	bne.n	80123e8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012380:	69bb      	ldr	r3, [r7, #24]
 8012382:	015a      	lsls	r2, r3, #5
 8012384:	69fb      	ldr	r3, [r7, #28]
 8012386:	4413      	add	r3, r2
 8012388:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	69ba      	ldr	r2, [r7, #24]
 8012390:	0151      	lsls	r1, r2, #5
 8012392:	69fa      	ldr	r2, [r7, #28]
 8012394:	440a      	add	r2, r1
 8012396:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801239a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801239e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80123a0:	69bb      	ldr	r3, [r7, #24]
 80123a2:	015a      	lsls	r2, r3, #5
 80123a4:	69fb      	ldr	r3, [r7, #28]
 80123a6:	4413      	add	r3, r2
 80123a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	69ba      	ldr	r2, [r7, #24]
 80123b0:	0151      	lsls	r1, r2, #5
 80123b2:	69fa      	ldr	r2, [r7, #28]
 80123b4:	440a      	add	r2, r1
 80123b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80123be:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	3301      	adds	r3, #1
 80123c4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80123cc:	d82e      	bhi.n	801242c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80123ce:	69bb      	ldr	r3, [r7, #24]
 80123d0:	015a      	lsls	r2, r3, #5
 80123d2:	69fb      	ldr	r3, [r7, #28]
 80123d4:	4413      	add	r3, r2
 80123d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80123e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80123e4:	d0ec      	beq.n	80123c0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123e6:	e081      	b.n	80124ec <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80123e8:	69bb      	ldr	r3, [r7, #24]
 80123ea:	015a      	lsls	r2, r3, #5
 80123ec:	69fb      	ldr	r3, [r7, #28]
 80123ee:	4413      	add	r3, r2
 80123f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	69ba      	ldr	r2, [r7, #24]
 80123f8:	0151      	lsls	r1, r2, #5
 80123fa:	69fa      	ldr	r2, [r7, #28]
 80123fc:	440a      	add	r2, r1
 80123fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012402:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012406:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012408:	e070      	b.n	80124ec <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801240a:	69bb      	ldr	r3, [r7, #24]
 801240c:	015a      	lsls	r2, r3, #5
 801240e:	69fb      	ldr	r3, [r7, #28]
 8012410:	4413      	add	r3, r2
 8012412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	69ba      	ldr	r2, [r7, #24]
 801241a:	0151      	lsls	r1, r2, #5
 801241c:	69fa      	ldr	r2, [r7, #28]
 801241e:	440a      	add	r2, r1
 8012420:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012424:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012428:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801242a:	e05f      	b.n	80124ec <USB_HC_Halt+0x232>
            break;
 801242c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801242e:	e05d      	b.n	80124ec <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012430:	69bb      	ldr	r3, [r7, #24]
 8012432:	015a      	lsls	r2, r3, #5
 8012434:	69fb      	ldr	r3, [r7, #28]
 8012436:	4413      	add	r3, r2
 8012438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	69ba      	ldr	r2, [r7, #24]
 8012440:	0151      	lsls	r1, r2, #5
 8012442:	69fa      	ldr	r2, [r7, #28]
 8012444:	440a      	add	r2, r1
 8012446:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801244a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801244e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012450:	69fb      	ldr	r3, [r7, #28]
 8012452:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012456:	691b      	ldr	r3, [r3, #16]
 8012458:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801245c:	2b00      	cmp	r3, #0
 801245e:	d133      	bne.n	80124c8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012460:	69bb      	ldr	r3, [r7, #24]
 8012462:	015a      	lsls	r2, r3, #5
 8012464:	69fb      	ldr	r3, [r7, #28]
 8012466:	4413      	add	r3, r2
 8012468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	69ba      	ldr	r2, [r7, #24]
 8012470:	0151      	lsls	r1, r2, #5
 8012472:	69fa      	ldr	r2, [r7, #28]
 8012474:	440a      	add	r2, r1
 8012476:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801247a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801247e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012480:	69bb      	ldr	r3, [r7, #24]
 8012482:	015a      	lsls	r2, r3, #5
 8012484:	69fb      	ldr	r3, [r7, #28]
 8012486:	4413      	add	r3, r2
 8012488:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	69ba      	ldr	r2, [r7, #24]
 8012490:	0151      	lsls	r1, r2, #5
 8012492:	69fa      	ldr	r2, [r7, #28]
 8012494:	440a      	add	r2, r1
 8012496:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801249a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801249e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80124a0:	68bb      	ldr	r3, [r7, #8]
 80124a2:	3301      	adds	r3, #1
 80124a4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80124a6:	68bb      	ldr	r3, [r7, #8]
 80124a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80124ac:	d81d      	bhi.n	80124ea <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80124ae:	69bb      	ldr	r3, [r7, #24]
 80124b0:	015a      	lsls	r2, r3, #5
 80124b2:	69fb      	ldr	r3, [r7, #28]
 80124b4:	4413      	add	r3, r2
 80124b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80124c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80124c4:	d0ec      	beq.n	80124a0 <USB_HC_Halt+0x1e6>
 80124c6:	e011      	b.n	80124ec <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80124c8:	69bb      	ldr	r3, [r7, #24]
 80124ca:	015a      	lsls	r2, r3, #5
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	4413      	add	r3, r2
 80124d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	69ba      	ldr	r2, [r7, #24]
 80124d8:	0151      	lsls	r1, r2, #5
 80124da:	69fa      	ldr	r2, [r7, #28]
 80124dc:	440a      	add	r2, r1
 80124de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80124e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80124e6:	6013      	str	r3, [r2, #0]
 80124e8:	e000      	b.n	80124ec <USB_HC_Halt+0x232>
          break;
 80124ea:	bf00      	nop
    }
  }

  return HAL_OK;
 80124ec:	2300      	movs	r3, #0
}
 80124ee:	4618      	mov	r0, r3
 80124f0:	3724      	adds	r7, #36	@ 0x24
 80124f2:	46bd      	mov	sp, r7
 80124f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f8:	4770      	bx	lr
	...

080124fc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80124fc:	b480      	push	{r7}
 80124fe:	b087      	sub	sp, #28
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
 8012504:	460b      	mov	r3, r1
 8012506:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 801250c:	78fb      	ldrb	r3, [r7, #3]
 801250e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012510:	2301      	movs	r3, #1
 8012512:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	04da      	lsls	r2, r3, #19
 8012518:	4b15      	ldr	r3, [pc, #84]	@ (8012570 <USB_DoPing+0x74>)
 801251a:	4013      	ands	r3, r2
 801251c:	693a      	ldr	r2, [r7, #16]
 801251e:	0151      	lsls	r1, r2, #5
 8012520:	697a      	ldr	r2, [r7, #20]
 8012522:	440a      	add	r2, r1
 8012524:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012528:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801252c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 801252e:	693b      	ldr	r3, [r7, #16]
 8012530:	015a      	lsls	r2, r3, #5
 8012532:	697b      	ldr	r3, [r7, #20]
 8012534:	4413      	add	r3, r2
 8012536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 801253e:	68bb      	ldr	r3, [r7, #8]
 8012540:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012544:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801254c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 801254e:	693b      	ldr	r3, [r7, #16]
 8012550:	015a      	lsls	r2, r3, #5
 8012552:	697b      	ldr	r3, [r7, #20]
 8012554:	4413      	add	r3, r2
 8012556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801255a:	461a      	mov	r2, r3
 801255c:	68bb      	ldr	r3, [r7, #8]
 801255e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012560:	2300      	movs	r3, #0
}
 8012562:	4618      	mov	r0, r3
 8012564:	371c      	adds	r7, #28
 8012566:	46bd      	mov	sp, r7
 8012568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256c:	4770      	bx	lr
 801256e:	bf00      	nop
 8012570:	1ff80000 	.word	0x1ff80000

08012574 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b088      	sub	sp, #32
 8012578:	af00      	add	r7, sp, #0
 801257a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 801257c:	2300      	movs	r3, #0
 801257e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8012584:	2300      	movs	r3, #0
 8012586:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8012588:	6878      	ldr	r0, [r7, #4]
 801258a:	f7fe ff92 	bl	80114b2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801258e:	2110      	movs	r1, #16
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7fe ffeb 	bl	801156c <USB_FlushTxFifo>
 8012596:	4603      	mov	r3, r0
 8012598:	2b00      	cmp	r3, #0
 801259a:	d001      	beq.n	80125a0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 801259c:	2301      	movs	r3, #1
 801259e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f7ff f815 	bl	80115d0 <USB_FlushRxFifo>
 80125a6:	4603      	mov	r3, r0
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d001      	beq.n	80125b0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80125ac:	2301      	movs	r3, #1
 80125ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80125b0:	2300      	movs	r3, #0
 80125b2:	61bb      	str	r3, [r7, #24]
 80125b4:	e01f      	b.n	80125f6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80125b6:	69bb      	ldr	r3, [r7, #24]
 80125b8:	015a      	lsls	r2, r3, #5
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	4413      	add	r3, r2
 80125be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80125cc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80125ce:	693b      	ldr	r3, [r7, #16]
 80125d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80125d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80125d6:	693b      	ldr	r3, [r7, #16]
 80125d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80125dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80125de:	69bb      	ldr	r3, [r7, #24]
 80125e0:	015a      	lsls	r2, r3, #5
 80125e2:	697b      	ldr	r3, [r7, #20]
 80125e4:	4413      	add	r3, r2
 80125e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125ea:	461a      	mov	r2, r3
 80125ec:	693b      	ldr	r3, [r7, #16]
 80125ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80125f0:	69bb      	ldr	r3, [r7, #24]
 80125f2:	3301      	adds	r3, #1
 80125f4:	61bb      	str	r3, [r7, #24]
 80125f6:	69bb      	ldr	r3, [r7, #24]
 80125f8:	2b0f      	cmp	r3, #15
 80125fa:	d9dc      	bls.n	80125b6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80125fc:	2300      	movs	r3, #0
 80125fe:	61bb      	str	r3, [r7, #24]
 8012600:	e034      	b.n	801266c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8012602:	69bb      	ldr	r3, [r7, #24]
 8012604:	015a      	lsls	r2, r3, #5
 8012606:	697b      	ldr	r3, [r7, #20]
 8012608:	4413      	add	r3, r2
 801260a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012618:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 801261a:	693b      	ldr	r3, [r7, #16]
 801261c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012620:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012622:	693b      	ldr	r3, [r7, #16]
 8012624:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012628:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 801262a:	69bb      	ldr	r3, [r7, #24]
 801262c:	015a      	lsls	r2, r3, #5
 801262e:	697b      	ldr	r3, [r7, #20]
 8012630:	4413      	add	r3, r2
 8012632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012636:	461a      	mov	r2, r3
 8012638:	693b      	ldr	r3, [r7, #16]
 801263a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	3301      	adds	r3, #1
 8012640:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012648:	d80c      	bhi.n	8012664 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801264a:	69bb      	ldr	r3, [r7, #24]
 801264c:	015a      	lsls	r2, r3, #5
 801264e:	697b      	ldr	r3, [r7, #20]
 8012650:	4413      	add	r3, r2
 8012652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801265c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012660:	d0ec      	beq.n	801263c <USB_StopHost+0xc8>
 8012662:	e000      	b.n	8012666 <USB_StopHost+0xf2>
        break;
 8012664:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8012666:	69bb      	ldr	r3, [r7, #24]
 8012668:	3301      	adds	r3, #1
 801266a:	61bb      	str	r3, [r7, #24]
 801266c:	69bb      	ldr	r3, [r7, #24]
 801266e:	2b0f      	cmp	r3, #15
 8012670:	d9c7      	bls.n	8012602 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012672:	697b      	ldr	r3, [r7, #20]
 8012674:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012678:	461a      	mov	r2, r3
 801267a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801267e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012686:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012688:	6878      	ldr	r0, [r7, #4]
 801268a:	f7fe ff01 	bl	8011490 <USB_EnableGlobalInt>

  return ret;
 801268e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012690:	4618      	mov	r0, r3
 8012692:	3720      	adds	r7, #32
 8012694:	46bd      	mov	sp, r7
 8012696:	bd80      	pop	{r7, pc}

08012698 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012698:	b580      	push	{r7, lr}
 801269a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 801269c:	4904      	ldr	r1, [pc, #16]	@ (80126b0 <MX_FATFS_Init+0x18>)
 801269e:	4805      	ldr	r0, [pc, #20]	@ (80126b4 <MX_FATFS_Init+0x1c>)
 80126a0:	f002 fc64 	bl	8014f6c <FATFS_LinkDriver>
 80126a4:	4603      	mov	r3, r0
 80126a6:	461a      	mov	r2, r3
 80126a8:	4b03      	ldr	r3, [pc, #12]	@ (80126b8 <MX_FATFS_Init+0x20>)
 80126aa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80126ac:	bf00      	nop
 80126ae:	bd80      	pop	{r7, pc}
 80126b0:	200132a8 	.word	0x200132a8
 80126b4:	08017ff8 	.word	0x08017ff8
 80126b8:	200132a4 	.word	0x200132a4

080126bc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	b082      	sub	sp, #8
 80126c0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80126c2:	2300      	movs	r3, #0
 80126c4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80126c6:	f000 f87b 	bl	80127c0 <BSP_SD_IsDetected>
 80126ca:	4603      	mov	r3, r0
 80126cc:	2b01      	cmp	r3, #1
 80126ce:	d001      	beq.n	80126d4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80126d0:	2302      	movs	r3, #2
 80126d2:	e012      	b.n	80126fa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80126d4:	480b      	ldr	r0, [pc, #44]	@ (8012704 <BSP_SD_Init+0x48>)
 80126d6:	f7fb f908 	bl	800d8ea <HAL_SD_Init>
 80126da:	4603      	mov	r3, r0
 80126dc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80126de:	79fb      	ldrb	r3, [r7, #7]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d109      	bne.n	80126f8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80126e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80126e8:	4806      	ldr	r0, [pc, #24]	@ (8012704 <BSP_SD_Init+0x48>)
 80126ea:	f7fb fd51 	bl	800e190 <HAL_SD_ConfigWideBusOperation>
 80126ee:	4603      	mov	r3, r0
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d001      	beq.n	80126f8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80126f4:	2301      	movs	r3, #1
 80126f6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80126f8:	79fb      	ldrb	r3, [r7, #7]
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3708      	adds	r7, #8
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}
 8012702:	bf00      	nop
 8012704:	20012bd0 	.word	0x20012bd0

08012708 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b086      	sub	sp, #24
 801270c:	af00      	add	r7, sp, #0
 801270e:	60f8      	str	r0, [r7, #12]
 8012710:	60b9      	str	r1, [r7, #8]
 8012712:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012714:	2300      	movs	r3, #0
 8012716:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	68ba      	ldr	r2, [r7, #8]
 801271c:	68f9      	ldr	r1, [r7, #12]
 801271e:	4806      	ldr	r0, [pc, #24]	@ (8012738 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012720:	f7fb f994 	bl	800da4c <HAL_SD_ReadBlocks_DMA>
 8012724:	4603      	mov	r3, r0
 8012726:	2b00      	cmp	r3, #0
 8012728:	d001      	beq.n	801272e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801272a:	2301      	movs	r3, #1
 801272c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801272e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012730:	4618      	mov	r0, r3
 8012732:	3718      	adds	r7, #24
 8012734:	46bd      	mov	sp, r7
 8012736:	bd80      	pop	{r7, pc}
 8012738:	20012bd0 	.word	0x20012bd0

0801273c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b086      	sub	sp, #24
 8012740:	af00      	add	r7, sp, #0
 8012742:	60f8      	str	r0, [r7, #12]
 8012744:	60b9      	str	r1, [r7, #8]
 8012746:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012748:	2300      	movs	r3, #0
 801274a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	68ba      	ldr	r2, [r7, #8]
 8012750:	68f9      	ldr	r1, [r7, #12]
 8012752:	4806      	ldr	r0, [pc, #24]	@ (801276c <BSP_SD_WriteBlocks_DMA+0x30>)
 8012754:	f7fb fa5c 	bl	800dc10 <HAL_SD_WriteBlocks_DMA>
 8012758:	4603      	mov	r3, r0
 801275a:	2b00      	cmp	r3, #0
 801275c:	d001      	beq.n	8012762 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801275e:	2301      	movs	r3, #1
 8012760:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012762:	7dfb      	ldrb	r3, [r7, #23]
}
 8012764:	4618      	mov	r0, r3
 8012766:	3718      	adds	r7, #24
 8012768:	46bd      	mov	sp, r7
 801276a:	bd80      	pop	{r7, pc}
 801276c:	20012bd0 	.word	0x20012bd0

08012770 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012770:	b580      	push	{r7, lr}
 8012772:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012774:	4805      	ldr	r0, [pc, #20]	@ (801278c <BSP_SD_GetCardState+0x1c>)
 8012776:	f7fb fda5 	bl	800e2c4 <HAL_SD_GetCardState>
 801277a:	4603      	mov	r3, r0
 801277c:	2b04      	cmp	r3, #4
 801277e:	bf14      	ite	ne
 8012780:	2301      	movne	r3, #1
 8012782:	2300      	moveq	r3, #0
 8012784:	b2db      	uxtb	r3, r3
}
 8012786:	4618      	mov	r0, r3
 8012788:	bd80      	pop	{r7, pc}
 801278a:	bf00      	nop
 801278c:	20012bd0 	.word	0x20012bd0

08012790 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012790:	b580      	push	{r7, lr}
 8012792:	b082      	sub	sp, #8
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8012798:	6879      	ldr	r1, [r7, #4]
 801279a:	4803      	ldr	r0, [pc, #12]	@ (80127a8 <BSP_SD_GetCardInfo+0x18>)
 801279c:	f7fb fccc 	bl	800e138 <HAL_SD_GetCardInfo>
}
 80127a0:	bf00      	nop
 80127a2:	3708      	adds	r7, #8
 80127a4:	46bd      	mov	sp, r7
 80127a6:	bd80      	pop	{r7, pc}
 80127a8:	20012bd0 	.word	0x20012bd0

080127ac <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b082      	sub	sp, #8
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80127b4:	f000 f9b2 	bl	8012b1c <BSP_SD_ReadCpltCallback>
}
 80127b8:	bf00      	nop
 80127ba:	3708      	adds	r7, #8
 80127bc:	46bd      	mov	sp, r7
 80127be:	bd80      	pop	{r7, pc}

080127c0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b082      	sub	sp, #8
 80127c4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80127c6:	2301      	movs	r3, #1
 80127c8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80127ca:	f000 f80b 	bl	80127e4 <BSP_PlatformIsDetected>
 80127ce:	4603      	mov	r3, r0
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d101      	bne.n	80127d8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80127d4:	2300      	movs	r3, #0
 80127d6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80127d8:	79fb      	ldrb	r3, [r7, #7]
 80127da:	b2db      	uxtb	r3, r3
}
 80127dc:	4618      	mov	r0, r3
 80127de:	3708      	adds	r7, #8
 80127e0:	46bd      	mov	sp, r7
 80127e2:	bd80      	pop	{r7, pc}

080127e4 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b082      	sub	sp, #8
 80127e8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80127ea:	2301      	movs	r3, #1
 80127ec:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80127ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80127f2:	4806      	ldr	r0, [pc, #24]	@ (801280c <BSP_PlatformIsDetected+0x28>)
 80127f4:	f7f5 f858 	bl	80078a8 <HAL_GPIO_ReadPin>
 80127f8:	4603      	mov	r3, r0
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d001      	beq.n	8012802 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80127fe:	2300      	movs	r3, #0
 8012800:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8012802:	79fb      	ldrb	r3, [r7, #7]
}
 8012804:	4618      	mov	r0, r3
 8012806:	3708      	adds	r7, #8
 8012808:	46bd      	mov	sp, r7
 801280a:	bd80      	pop	{r7, pc}
 801280c:	40020800 	.word	0x40020800

08012810 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012810:	b580      	push	{r7, lr}
 8012812:	b084      	sub	sp, #16
 8012814:	af00      	add	r7, sp, #0
 8012816:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012818:	f002 fbf4 	bl	8015004 <osKernelSysTick>
 801281c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 801281e:	e006      	b.n	801282e <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012820:	f7ff ffa6 	bl	8012770 <BSP_SD_GetCardState>
 8012824:	4603      	mov	r3, r0
 8012826:	2b00      	cmp	r3, #0
 8012828:	d101      	bne.n	801282e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801282a:	2300      	movs	r3, #0
 801282c:	e009      	b.n	8012842 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 801282e:	f002 fbe9 	bl	8015004 <osKernelSysTick>
 8012832:	4602      	mov	r2, r0
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	1ad3      	subs	r3, r2, r3
 8012838:	687a      	ldr	r2, [r7, #4]
 801283a:	429a      	cmp	r2, r3
 801283c:	d8f0      	bhi.n	8012820 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801283e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8012842:	4618      	mov	r0, r3
 8012844:	3710      	adds	r7, #16
 8012846:	46bd      	mov	sp, r7
 8012848:	bd80      	pop	{r7, pc}
	...

0801284c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b082      	sub	sp, #8
 8012850:	af00      	add	r7, sp, #0
 8012852:	4603      	mov	r3, r0
 8012854:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012856:	4b0b      	ldr	r3, [pc, #44]	@ (8012884 <SD_CheckStatus+0x38>)
 8012858:	2201      	movs	r2, #1
 801285a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801285c:	f7ff ff88 	bl	8012770 <BSP_SD_GetCardState>
 8012860:	4603      	mov	r3, r0
 8012862:	2b00      	cmp	r3, #0
 8012864:	d107      	bne.n	8012876 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012866:	4b07      	ldr	r3, [pc, #28]	@ (8012884 <SD_CheckStatus+0x38>)
 8012868:	781b      	ldrb	r3, [r3, #0]
 801286a:	b2db      	uxtb	r3, r3
 801286c:	f023 0301 	bic.w	r3, r3, #1
 8012870:	b2da      	uxtb	r2, r3
 8012872:	4b04      	ldr	r3, [pc, #16]	@ (8012884 <SD_CheckStatus+0x38>)
 8012874:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8012876:	4b03      	ldr	r3, [pc, #12]	@ (8012884 <SD_CheckStatus+0x38>)
 8012878:	781b      	ldrb	r3, [r3, #0]
 801287a:	b2db      	uxtb	r3, r3
}
 801287c:	4618      	mov	r0, r3
 801287e:	3708      	adds	r7, #8
 8012880:	46bd      	mov	sp, r7
 8012882:	bd80      	pop	{r7, pc}
 8012884:	2001203d 	.word	0x2001203d

08012888 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012888:	b590      	push	{r4, r7, lr}
 801288a:	b087      	sub	sp, #28
 801288c:	af00      	add	r7, sp, #0
 801288e:	4603      	mov	r3, r0
 8012890:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012892:	4b20      	ldr	r3, [pc, #128]	@ (8012914 <SD_initialize+0x8c>)
 8012894:	2201      	movs	r2, #1
 8012896:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8012898:	f002 fba8 	bl	8014fec <osKernelRunning>
 801289c:	4603      	mov	r3, r0
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d030      	beq.n	8012904 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80128a2:	f7ff ff0b 	bl	80126bc <BSP_SD_Init>
 80128a6:	4603      	mov	r3, r0
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d107      	bne.n	80128bc <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80128ac:	79fb      	ldrb	r3, [r7, #7]
 80128ae:	4618      	mov	r0, r3
 80128b0:	f7ff ffcc 	bl	801284c <SD_CheckStatus>
 80128b4:	4603      	mov	r3, r0
 80128b6:	461a      	mov	r2, r3
 80128b8:	4b16      	ldr	r3, [pc, #88]	@ (8012914 <SD_initialize+0x8c>)
 80128ba:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80128bc:	4b15      	ldr	r3, [pc, #84]	@ (8012914 <SD_initialize+0x8c>)
 80128be:	781b      	ldrb	r3, [r3, #0]
 80128c0:	b2db      	uxtb	r3, r3
 80128c2:	2b01      	cmp	r3, #1
 80128c4:	d01e      	beq.n	8012904 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 80128c6:	4b14      	ldr	r3, [pc, #80]	@ (8012918 <SD_initialize+0x90>)
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d10e      	bne.n	80128ec <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 80128ce:	4b13      	ldr	r3, [pc, #76]	@ (801291c <SD_initialize+0x94>)
 80128d0:	f107 0408 	add.w	r4, r7, #8
 80128d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80128d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 80128da:	f107 0308 	add.w	r3, r7, #8
 80128de:	2100      	movs	r1, #0
 80128e0:	4618      	mov	r0, r3
 80128e2:	f002 fbff 	bl	80150e4 <osMessageCreate>
 80128e6:	4603      	mov	r3, r0
 80128e8:	4a0b      	ldr	r2, [pc, #44]	@ (8012918 <SD_initialize+0x90>)
 80128ea:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80128ec:	4b0a      	ldr	r3, [pc, #40]	@ (8012918 <SD_initialize+0x90>)
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d107      	bne.n	8012904 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80128f4:	4b07      	ldr	r3, [pc, #28]	@ (8012914 <SD_initialize+0x8c>)
 80128f6:	781b      	ldrb	r3, [r3, #0]
 80128f8:	b2db      	uxtb	r3, r3
 80128fa:	f043 0301 	orr.w	r3, r3, #1
 80128fe:	b2da      	uxtb	r2, r3
 8012900:	4b04      	ldr	r3, [pc, #16]	@ (8012914 <SD_initialize+0x8c>)
 8012902:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8012904:	4b03      	ldr	r3, [pc, #12]	@ (8012914 <SD_initialize+0x8c>)
 8012906:	781b      	ldrb	r3, [r3, #0]
 8012908:	b2db      	uxtb	r3, r3
}
 801290a:	4618      	mov	r0, r3
 801290c:	371c      	adds	r7, #28
 801290e:	46bd      	mov	sp, r7
 8012910:	bd90      	pop	{r4, r7, pc}
 8012912:	bf00      	nop
 8012914:	2001203d 	.word	0x2001203d
 8012918:	200132ac 	.word	0x200132ac
 801291c:	08017f84 	.word	0x08017f84

08012920 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b082      	sub	sp, #8
 8012924:	af00      	add	r7, sp, #0
 8012926:	4603      	mov	r3, r0
 8012928:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801292a:	79fb      	ldrb	r3, [r7, #7]
 801292c:	4618      	mov	r0, r3
 801292e:	f7ff ff8d 	bl	801284c <SD_CheckStatus>
 8012932:	4603      	mov	r3, r0
}
 8012934:	4618      	mov	r0, r3
 8012936:	3708      	adds	r7, #8
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}

0801293c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b08a      	sub	sp, #40	@ 0x28
 8012940:	af00      	add	r7, sp, #0
 8012942:	60b9      	str	r1, [r7, #8]
 8012944:	607a      	str	r2, [r7, #4]
 8012946:	603b      	str	r3, [r7, #0]
 8012948:	4603      	mov	r3, r0
 801294a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 801294c:	2301      	movs	r3, #1
 801294e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012952:	f247 5030 	movw	r0, #30000	@ 0x7530
 8012956:	f7ff ff5b 	bl	8012810 <SD_CheckStatusWithTimeout>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	da02      	bge.n	8012966 <SD_read+0x2a>
  {
    return res;
 8012960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012964:	e032      	b.n	80129cc <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8012966:	683a      	ldr	r2, [r7, #0]
 8012968:	6879      	ldr	r1, [r7, #4]
 801296a:	68b8      	ldr	r0, [r7, #8]
 801296c:	f7ff fecc 	bl	8012708 <BSP_SD_ReadBlocks_DMA>
 8012970:	4603      	mov	r3, r0
 8012972:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8012976:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801297a:	2b00      	cmp	r3, #0
 801297c:	d124      	bne.n	80129c8 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801297e:	4b15      	ldr	r3, [pc, #84]	@ (80129d4 <SD_read+0x98>)
 8012980:	6819      	ldr	r1, [r3, #0]
 8012982:	f107 0314 	add.w	r3, r7, #20
 8012986:	f247 5230 	movw	r2, #30000	@ 0x7530
 801298a:	4618      	mov	r0, r3
 801298c:	f002 fc12 	bl	80151b4 <osMessageGet>

    if (event.status == osEventMessage)
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	2b10      	cmp	r3, #16
 8012994:	d118      	bne.n	80129c8 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8012996:	69bb      	ldr	r3, [r7, #24]
 8012998:	2b01      	cmp	r3, #1
 801299a:	d115      	bne.n	80129c8 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 801299c:	f002 fb32 	bl	8015004 <osKernelSysTick>
 80129a0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80129a2:	e008      	b.n	80129b6 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80129a4:	f7ff fee4 	bl	8012770 <BSP_SD_GetCardState>
 80129a8:	4603      	mov	r3, r0
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d103      	bne.n	80129b6 <SD_read+0x7a>
              {
                res = RES_OK;
 80129ae:	2300      	movs	r3, #0
 80129b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80129b4:	e008      	b.n	80129c8 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80129b6:	f002 fb25 	bl	8015004 <osKernelSysTick>
 80129ba:	4602      	mov	r2, r0
 80129bc:	6a3b      	ldr	r3, [r7, #32]
 80129be:	1ad3      	subs	r3, r2, r3
 80129c0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80129c4:	4293      	cmp	r3, r2
 80129c6:	d9ed      	bls.n	80129a4 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80129c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80129cc:	4618      	mov	r0, r3
 80129ce:	3728      	adds	r7, #40	@ 0x28
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bd80      	pop	{r7, pc}
 80129d4:	200132ac 	.word	0x200132ac

080129d8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b08a      	sub	sp, #40	@ 0x28
 80129dc:	af00      	add	r7, sp, #0
 80129de:	60b9      	str	r1, [r7, #8]
 80129e0:	607a      	str	r2, [r7, #4]
 80129e2:	603b      	str	r3, [r7, #0]
 80129e4:	4603      	mov	r3, r0
 80129e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80129e8:	2301      	movs	r3, #1
 80129ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80129ee:	f247 5030 	movw	r0, #30000	@ 0x7530
 80129f2:	f7ff ff0d 	bl	8012810 <SD_CheckStatusWithTimeout>
 80129f6:	4603      	mov	r3, r0
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	da02      	bge.n	8012a02 <SD_write+0x2a>
  {
    return res;
 80129fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012a00:	e02e      	b.n	8012a60 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8012a02:	683a      	ldr	r2, [r7, #0]
 8012a04:	6879      	ldr	r1, [r7, #4]
 8012a06:	68b8      	ldr	r0, [r7, #8]
 8012a08:	f7ff fe98 	bl	801273c <BSP_SD_WriteBlocks_DMA>
 8012a0c:	4603      	mov	r3, r0
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d124      	bne.n	8012a5c <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012a12:	4b15      	ldr	r3, [pc, #84]	@ (8012a68 <SD_write+0x90>)
 8012a14:	6819      	ldr	r1, [r3, #0]
 8012a16:	f107 0314 	add.w	r3, r7, #20
 8012a1a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012a1e:	4618      	mov	r0, r3
 8012a20:	f002 fbc8 	bl	80151b4 <osMessageGet>

    if (event.status == osEventMessage)
 8012a24:	697b      	ldr	r3, [r7, #20]
 8012a26:	2b10      	cmp	r3, #16
 8012a28:	d118      	bne.n	8012a5c <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8012a2a:	69bb      	ldr	r3, [r7, #24]
 8012a2c:	2b02      	cmp	r3, #2
 8012a2e:	d115      	bne.n	8012a5c <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8012a30:	f002 fae8 	bl	8015004 <osKernelSysTick>
 8012a34:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012a36:	e008      	b.n	8012a4a <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012a38:	f7ff fe9a 	bl	8012770 <BSP_SD_GetCardState>
 8012a3c:	4603      	mov	r3, r0
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d103      	bne.n	8012a4a <SD_write+0x72>
          {
            res = RES_OK;
 8012a42:	2300      	movs	r3, #0
 8012a44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012a48:	e008      	b.n	8012a5c <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012a4a:	f002 fadb 	bl	8015004 <osKernelSysTick>
 8012a4e:	4602      	mov	r2, r0
 8012a50:	6a3b      	ldr	r3, [r7, #32]
 8012a52:	1ad3      	subs	r3, r2, r3
 8012a54:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012a58:	4293      	cmp	r3, r2
 8012a5a:	d9ed      	bls.n	8012a38 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8012a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012a60:	4618      	mov	r0, r3
 8012a62:	3728      	adds	r7, #40	@ 0x28
 8012a64:	46bd      	mov	sp, r7
 8012a66:	bd80      	pop	{r7, pc}
 8012a68:	200132ac 	.word	0x200132ac

08012a6c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b08c      	sub	sp, #48	@ 0x30
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	4603      	mov	r3, r0
 8012a74:	603a      	str	r2, [r7, #0]
 8012a76:	71fb      	strb	r3, [r7, #7]
 8012a78:	460b      	mov	r3, r1
 8012a7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012a82:	4b25      	ldr	r3, [pc, #148]	@ (8012b18 <SD_ioctl+0xac>)
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	b2db      	uxtb	r3, r3
 8012a88:	f003 0301 	and.w	r3, r3, #1
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d001      	beq.n	8012a94 <SD_ioctl+0x28>
 8012a90:	2303      	movs	r3, #3
 8012a92:	e03c      	b.n	8012b0e <SD_ioctl+0xa2>

  switch (cmd)
 8012a94:	79bb      	ldrb	r3, [r7, #6]
 8012a96:	2b03      	cmp	r3, #3
 8012a98:	d834      	bhi.n	8012b04 <SD_ioctl+0x98>
 8012a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8012aa0 <SD_ioctl+0x34>)
 8012a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012aa0:	08012ab1 	.word	0x08012ab1
 8012aa4:	08012ab9 	.word	0x08012ab9
 8012aa8:	08012ad1 	.word	0x08012ad1
 8012aac:	08012aeb 	.word	0x08012aeb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012ab6:	e028      	b.n	8012b0a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012ab8:	f107 030c 	add.w	r3, r7, #12
 8012abc:	4618      	mov	r0, r3
 8012abe:	f7ff fe67 	bl	8012790 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ac4:	683b      	ldr	r3, [r7, #0]
 8012ac6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012ac8:	2300      	movs	r3, #0
 8012aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012ace:	e01c      	b.n	8012b0a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012ad0:	f107 030c 	add.w	r3, r7, #12
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	f7ff fe5b 	bl	8012790 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012adc:	b29a      	uxth	r2, r3
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012ae8:	e00f      	b.n	8012b0a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012aea:	f107 030c 	add.w	r3, r7, #12
 8012aee:	4618      	mov	r0, r3
 8012af0:	f7ff fe4e 	bl	8012790 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af6:	0a5a      	lsrs	r2, r3, #9
 8012af8:	683b      	ldr	r3, [r7, #0]
 8012afa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012afc:	2300      	movs	r3, #0
 8012afe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012b02:	e002      	b.n	8012b0a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012b04:	2304      	movs	r3, #4
 8012b06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012b0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012b0e:	4618      	mov	r0, r3
 8012b10:	3730      	adds	r7, #48	@ 0x30
 8012b12:	46bd      	mov	sp, r7
 8012b14:	bd80      	pop	{r7, pc}
 8012b16:	bf00      	nop
 8012b18:	2001203d 	.word	0x2001203d

08012b1c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012b20:	4b04      	ldr	r3, [pc, #16]	@ (8012b34 <BSP_SD_ReadCpltCallback+0x18>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	2200      	movs	r2, #0
 8012b26:	2101      	movs	r1, #1
 8012b28:	4618      	mov	r0, r3
 8012b2a:	f002 fb03 	bl	8015134 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012b2e:	bf00      	nop
 8012b30:	bd80      	pop	{r7, pc}
 8012b32:	bf00      	nop
 8012b34:	200132ac 	.word	0x200132ac

08012b38 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012b38:	b590      	push	{r4, r7, lr}
 8012b3a:	b089      	sub	sp, #36	@ 0x24
 8012b3c:	af04      	add	r7, sp, #16
 8012b3e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8012b40:	2301      	movs	r3, #1
 8012b42:	2202      	movs	r2, #2
 8012b44:	2102      	movs	r1, #2
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f000 fcbd 	bl	80134c6 <USBH_FindInterface>
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012b50:	7bfb      	ldrb	r3, [r7, #15]
 8012b52:	2bff      	cmp	r3, #255	@ 0xff
 8012b54:	d002      	beq.n	8012b5c <USBH_CDC_InterfaceInit+0x24>
 8012b56:	7bfb      	ldrb	r3, [r7, #15]
 8012b58:	2b01      	cmp	r3, #1
 8012b5a:	d901      	bls.n	8012b60 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012b5c:	2302      	movs	r3, #2
 8012b5e:	e13d      	b.n	8012ddc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8012b60:	7bfb      	ldrb	r3, [r7, #15]
 8012b62:	4619      	mov	r1, r3
 8012b64:	6878      	ldr	r0, [r7, #4]
 8012b66:	f000 fc92 	bl	801348e <USBH_SelectInterface>
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8012b6e:	7bbb      	ldrb	r3, [r7, #14]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d001      	beq.n	8012b78 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8012b74:	2302      	movs	r3, #2
 8012b76:	e131      	b.n	8012ddc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8012b7e:	2050      	movs	r0, #80	@ 0x50
 8012b80:	f005 f886 	bl	8017c90 <malloc>
 8012b84:	4603      	mov	r3, r0
 8012b86:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012b8e:	69db      	ldr	r3, [r3, #28]
 8012b90:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8012b92:	68bb      	ldr	r3, [r7, #8]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d101      	bne.n	8012b9c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8012b98:	2302      	movs	r3, #2
 8012b9a:	e11f      	b.n	8012ddc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8012b9c:	2250      	movs	r2, #80	@ 0x50
 8012b9e:	2100      	movs	r1, #0
 8012ba0:	68b8      	ldr	r0, [r7, #8]
 8012ba2:	f005 f933 	bl	8017e0c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012ba6:	7bfb      	ldrb	r3, [r7, #15]
 8012ba8:	687a      	ldr	r2, [r7, #4]
 8012baa:	211a      	movs	r1, #26
 8012bac:	fb01 f303 	mul.w	r3, r1, r3
 8012bb0:	4413      	add	r3, r2
 8012bb2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012bb6:	781b      	ldrb	r3, [r3, #0]
 8012bb8:	b25b      	sxtb	r3, r3
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	da15      	bge.n	8012bea <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012bbe:	7bfb      	ldrb	r3, [r7, #15]
 8012bc0:	687a      	ldr	r2, [r7, #4]
 8012bc2:	211a      	movs	r1, #26
 8012bc4:	fb01 f303 	mul.w	r3, r1, r3
 8012bc8:	4413      	add	r3, r2
 8012bca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012bce:	781a      	ldrb	r2, [r3, #0]
 8012bd0:	68bb      	ldr	r3, [r7, #8]
 8012bd2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012bd4:	7bfb      	ldrb	r3, [r7, #15]
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	211a      	movs	r1, #26
 8012bda:	fb01 f303 	mul.w	r3, r1, r3
 8012bde:	4413      	add	r3, r2
 8012be0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012be4:	881a      	ldrh	r2, [r3, #0]
 8012be6:	68bb      	ldr	r3, [r7, #8]
 8012be8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8012bea:	68bb      	ldr	r3, [r7, #8]
 8012bec:	785b      	ldrb	r3, [r3, #1]
 8012bee:	4619      	mov	r1, r3
 8012bf0:	6878      	ldr	r0, [r7, #4]
 8012bf2:	f002 f90c 	bl	8014e0e <USBH_AllocPipe>
 8012bf6:	4603      	mov	r3, r0
 8012bf8:	461a      	mov	r2, r3
 8012bfa:	68bb      	ldr	r3, [r7, #8]
 8012bfc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8012bfe:	68bb      	ldr	r3, [r7, #8]
 8012c00:	7819      	ldrb	r1, [r3, #0]
 8012c02:	68bb      	ldr	r3, [r7, #8]
 8012c04:	7858      	ldrb	r0, [r3, #1]
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012c12:	68ba      	ldr	r2, [r7, #8]
 8012c14:	8952      	ldrh	r2, [r2, #10]
 8012c16:	9202      	str	r2, [sp, #8]
 8012c18:	2203      	movs	r2, #3
 8012c1a:	9201      	str	r2, [sp, #4]
 8012c1c:	9300      	str	r3, [sp, #0]
 8012c1e:	4623      	mov	r3, r4
 8012c20:	4602      	mov	r2, r0
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f002 f8c4 	bl	8014db0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8012c28:	68bb      	ldr	r3, [r7, #8]
 8012c2a:	781b      	ldrb	r3, [r3, #0]
 8012c2c:	2200      	movs	r2, #0
 8012c2e:	4619      	mov	r1, r3
 8012c30:	6878      	ldr	r0, [r7, #4]
 8012c32:	f004 ffa7 	bl	8017b84 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8012c36:	2300      	movs	r3, #0
 8012c38:	2200      	movs	r2, #0
 8012c3a:	210a      	movs	r1, #10
 8012c3c:	6878      	ldr	r0, [r7, #4]
 8012c3e:	f000 fc42 	bl	80134c6 <USBH_FindInterface>
 8012c42:	4603      	mov	r3, r0
 8012c44:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012c46:	7bfb      	ldrb	r3, [r7, #15]
 8012c48:	2bff      	cmp	r3, #255	@ 0xff
 8012c4a:	d002      	beq.n	8012c52 <USBH_CDC_InterfaceInit+0x11a>
 8012c4c:	7bfb      	ldrb	r3, [r7, #15]
 8012c4e:	2b01      	cmp	r3, #1
 8012c50:	d901      	bls.n	8012c56 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012c52:	2302      	movs	r3, #2
 8012c54:	e0c2      	b.n	8012ddc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012c56:	7bfb      	ldrb	r3, [r7, #15]
 8012c58:	687a      	ldr	r2, [r7, #4]
 8012c5a:	211a      	movs	r1, #26
 8012c5c:	fb01 f303 	mul.w	r3, r1, r3
 8012c60:	4413      	add	r3, r2
 8012c62:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c66:	781b      	ldrb	r3, [r3, #0]
 8012c68:	b25b      	sxtb	r3, r3
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	da16      	bge.n	8012c9c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c6e:	7bfb      	ldrb	r3, [r7, #15]
 8012c70:	687a      	ldr	r2, [r7, #4]
 8012c72:	211a      	movs	r1, #26
 8012c74:	fb01 f303 	mul.w	r3, r1, r3
 8012c78:	4413      	add	r3, r2
 8012c7a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c7e:	781a      	ldrb	r2, [r3, #0]
 8012c80:	68bb      	ldr	r3, [r7, #8]
 8012c82:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012c84:	7bfb      	ldrb	r3, [r7, #15]
 8012c86:	687a      	ldr	r2, [r7, #4]
 8012c88:	211a      	movs	r1, #26
 8012c8a:	fb01 f303 	mul.w	r3, r1, r3
 8012c8e:	4413      	add	r3, r2
 8012c90:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012c94:	881a      	ldrh	r2, [r3, #0]
 8012c96:	68bb      	ldr	r3, [r7, #8]
 8012c98:	835a      	strh	r2, [r3, #26]
 8012c9a:	e015      	b.n	8012cc8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c9c:	7bfb      	ldrb	r3, [r7, #15]
 8012c9e:	687a      	ldr	r2, [r7, #4]
 8012ca0:	211a      	movs	r1, #26
 8012ca2:	fb01 f303 	mul.w	r3, r1, r3
 8012ca6:	4413      	add	r3, r2
 8012ca8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012cac:	781a      	ldrb	r2, [r3, #0]
 8012cae:	68bb      	ldr	r3, [r7, #8]
 8012cb0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012cb2:	7bfb      	ldrb	r3, [r7, #15]
 8012cb4:	687a      	ldr	r2, [r7, #4]
 8012cb6:	211a      	movs	r1, #26
 8012cb8:	fb01 f303 	mul.w	r3, r1, r3
 8012cbc:	4413      	add	r3, r2
 8012cbe:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012cc2:	881a      	ldrh	r2, [r3, #0]
 8012cc4:	68bb      	ldr	r3, [r7, #8]
 8012cc6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8012cc8:	7bfb      	ldrb	r3, [r7, #15]
 8012cca:	687a      	ldr	r2, [r7, #4]
 8012ccc:	211a      	movs	r1, #26
 8012cce:	fb01 f303 	mul.w	r3, r1, r3
 8012cd2:	4413      	add	r3, r2
 8012cd4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012cd8:	781b      	ldrb	r3, [r3, #0]
 8012cda:	b25b      	sxtb	r3, r3
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	da16      	bge.n	8012d0e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012ce0:	7bfb      	ldrb	r3, [r7, #15]
 8012ce2:	687a      	ldr	r2, [r7, #4]
 8012ce4:	211a      	movs	r1, #26
 8012ce6:	fb01 f303 	mul.w	r3, r1, r3
 8012cea:	4413      	add	r3, r2
 8012cec:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012cf0:	781a      	ldrb	r2, [r3, #0]
 8012cf2:	68bb      	ldr	r3, [r7, #8]
 8012cf4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012cf6:	7bfb      	ldrb	r3, [r7, #15]
 8012cf8:	687a      	ldr	r2, [r7, #4]
 8012cfa:	211a      	movs	r1, #26
 8012cfc:	fb01 f303 	mul.w	r3, r1, r3
 8012d00:	4413      	add	r3, r2
 8012d02:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012d06:	881a      	ldrh	r2, [r3, #0]
 8012d08:	68bb      	ldr	r3, [r7, #8]
 8012d0a:	835a      	strh	r2, [r3, #26]
 8012d0c:	e015      	b.n	8012d3a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012d0e:	7bfb      	ldrb	r3, [r7, #15]
 8012d10:	687a      	ldr	r2, [r7, #4]
 8012d12:	211a      	movs	r1, #26
 8012d14:	fb01 f303 	mul.w	r3, r1, r3
 8012d18:	4413      	add	r3, r2
 8012d1a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012d1e:	781a      	ldrb	r2, [r3, #0]
 8012d20:	68bb      	ldr	r3, [r7, #8]
 8012d22:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012d24:	7bfb      	ldrb	r3, [r7, #15]
 8012d26:	687a      	ldr	r2, [r7, #4]
 8012d28:	211a      	movs	r1, #26
 8012d2a:	fb01 f303 	mul.w	r3, r1, r3
 8012d2e:	4413      	add	r3, r2
 8012d30:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012d34:	881a      	ldrh	r2, [r3, #0]
 8012d36:	68bb      	ldr	r3, [r7, #8]
 8012d38:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8012d3a:	68bb      	ldr	r3, [r7, #8]
 8012d3c:	7b9b      	ldrb	r3, [r3, #14]
 8012d3e:	4619      	mov	r1, r3
 8012d40:	6878      	ldr	r0, [r7, #4]
 8012d42:	f002 f864 	bl	8014e0e <USBH_AllocPipe>
 8012d46:	4603      	mov	r3, r0
 8012d48:	461a      	mov	r2, r3
 8012d4a:	68bb      	ldr	r3, [r7, #8]
 8012d4c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8012d4e:	68bb      	ldr	r3, [r7, #8]
 8012d50:	7bdb      	ldrb	r3, [r3, #15]
 8012d52:	4619      	mov	r1, r3
 8012d54:	6878      	ldr	r0, [r7, #4]
 8012d56:	f002 f85a 	bl	8014e0e <USBH_AllocPipe>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	461a      	mov	r2, r3
 8012d5e:	68bb      	ldr	r3, [r7, #8]
 8012d60:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8012d62:	68bb      	ldr	r3, [r7, #8]
 8012d64:	7b59      	ldrb	r1, [r3, #13]
 8012d66:	68bb      	ldr	r3, [r7, #8]
 8012d68:	7b98      	ldrb	r0, [r3, #14]
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012d76:	68ba      	ldr	r2, [r7, #8]
 8012d78:	8b12      	ldrh	r2, [r2, #24]
 8012d7a:	9202      	str	r2, [sp, #8]
 8012d7c:	2202      	movs	r2, #2
 8012d7e:	9201      	str	r2, [sp, #4]
 8012d80:	9300      	str	r3, [sp, #0]
 8012d82:	4623      	mov	r3, r4
 8012d84:	4602      	mov	r2, r0
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f002 f812 	bl	8014db0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8012d8c:	68bb      	ldr	r3, [r7, #8]
 8012d8e:	7b19      	ldrb	r1, [r3, #12]
 8012d90:	68bb      	ldr	r3, [r7, #8]
 8012d92:	7bd8      	ldrb	r0, [r3, #15]
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012da0:	68ba      	ldr	r2, [r7, #8]
 8012da2:	8b52      	ldrh	r2, [r2, #26]
 8012da4:	9202      	str	r2, [sp, #8]
 8012da6:	2202      	movs	r2, #2
 8012da8:	9201      	str	r2, [sp, #4]
 8012daa:	9300      	str	r3, [sp, #0]
 8012dac:	4623      	mov	r3, r4
 8012dae:	4602      	mov	r2, r0
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	f001 fffd 	bl	8014db0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8012db6:	68bb      	ldr	r3, [r7, #8]
 8012db8:	2200      	movs	r2, #0
 8012dba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8012dbe:	68bb      	ldr	r3, [r7, #8]
 8012dc0:	7b5b      	ldrb	r3, [r3, #13]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	4619      	mov	r1, r3
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f004 fedc 	bl	8017b84 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8012dcc:	68bb      	ldr	r3, [r7, #8]
 8012dce:	7b1b      	ldrb	r3, [r3, #12]
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	4619      	mov	r1, r3
 8012dd4:	6878      	ldr	r0, [r7, #4]
 8012dd6:	f004 fed5 	bl	8017b84 <USBH_LL_SetToggle>

  return USBH_OK;
 8012dda:	2300      	movs	r3, #0
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	3714      	adds	r7, #20
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd90      	pop	{r4, r7, pc}

08012de4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012df2:	69db      	ldr	r3, [r3, #28]
 8012df4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	781b      	ldrb	r3, [r3, #0]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d00e      	beq.n	8012e1c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	781b      	ldrb	r3, [r3, #0]
 8012e02:	4619      	mov	r1, r3
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f001 fff2 	bl	8014dee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	781b      	ldrb	r3, [r3, #0]
 8012e0e:	4619      	mov	r1, r3
 8012e10:	6878      	ldr	r0, [r7, #4]
 8012e12:	f002 f81d 	bl	8014e50 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	2200      	movs	r2, #0
 8012e1a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	7b1b      	ldrb	r3, [r3, #12]
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d00e      	beq.n	8012e42 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	7b1b      	ldrb	r3, [r3, #12]
 8012e28:	4619      	mov	r1, r3
 8012e2a:	6878      	ldr	r0, [r7, #4]
 8012e2c:	f001 ffdf 	bl	8014dee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	7b1b      	ldrb	r3, [r3, #12]
 8012e34:	4619      	mov	r1, r3
 8012e36:	6878      	ldr	r0, [r7, #4]
 8012e38:	f002 f80a 	bl	8014e50 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	2200      	movs	r2, #0
 8012e40:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	7b5b      	ldrb	r3, [r3, #13]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d00e      	beq.n	8012e68 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	7b5b      	ldrb	r3, [r3, #13]
 8012e4e:	4619      	mov	r1, r3
 8012e50:	6878      	ldr	r0, [r7, #4]
 8012e52:	f001 ffcc 	bl	8014dee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	7b5b      	ldrb	r3, [r3, #13]
 8012e5a:	4619      	mov	r1, r3
 8012e5c:	6878      	ldr	r0, [r7, #4]
 8012e5e:	f001 fff7 	bl	8014e50 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	2200      	movs	r2, #0
 8012e66:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e6e:	69db      	ldr	r3, [r3, #28]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d00b      	beq.n	8012e8c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e7a:	69db      	ldr	r3, [r3, #28]
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	f004 ff0f 	bl	8017ca0 <free>
    phost->pActiveClass->pData = 0U;
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e88:	2200      	movs	r2, #0
 8012e8a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8012e8c:	2300      	movs	r3, #0
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3710      	adds	r7, #16
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b084      	sub	sp, #16
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012ea4:	69db      	ldr	r3, [r3, #28]
 8012ea6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	3340      	adds	r3, #64	@ 0x40
 8012eac:	4619      	mov	r1, r3
 8012eae:	6878      	ldr	r0, [r7, #4]
 8012eb0:	f000 f8b1 	bl	8013016 <GetLineCoding>
 8012eb4:	4603      	mov	r3, r0
 8012eb6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8012eb8:	7afb      	ldrb	r3, [r7, #11]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d105      	bne.n	8012eca <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8012ec4:	2102      	movs	r1, #2
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8012eca:	7afb      	ldrb	r3, [r7, #11]
}
 8012ecc:	4618      	mov	r0, r3
 8012ece:	3710      	adds	r7, #16
 8012ed0:	46bd      	mov	sp, r7
 8012ed2:	bd80      	pop	{r7, pc}

08012ed4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b084      	sub	sp, #16
 8012ed8:	af00      	add	r7, sp, #0
 8012eda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8012edc:	2301      	movs	r3, #1
 8012ede:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012eea:	69db      	ldr	r3, [r3, #28]
 8012eec:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8012eee:	68bb      	ldr	r3, [r7, #8]
 8012ef0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8012ef4:	2b04      	cmp	r3, #4
 8012ef6:	d877      	bhi.n	8012fe8 <USBH_CDC_Process+0x114>
 8012ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8012f00 <USBH_CDC_Process+0x2c>)
 8012efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012efe:	bf00      	nop
 8012f00:	08012f15 	.word	0x08012f15
 8012f04:	08012f1b 	.word	0x08012f1b
 8012f08:	08012f4b 	.word	0x08012f4b
 8012f0c:	08012fbf 	.word	0x08012fbf
 8012f10:	08012fcd 	.word	0x08012fcd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8012f14:	2300      	movs	r3, #0
 8012f16:	73fb      	strb	r3, [r7, #15]
      break;
 8012f18:	e06d      	b.n	8012ff6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8012f1a:	68bb      	ldr	r3, [r7, #8]
 8012f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f1e:	4619      	mov	r1, r3
 8012f20:	6878      	ldr	r0, [r7, #4]
 8012f22:	f000 f897 	bl	8013054 <SetLineCoding>
 8012f26:	4603      	mov	r3, r0
 8012f28:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f2a:	7bbb      	ldrb	r3, [r7, #14]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d104      	bne.n	8012f3a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8012f30:	68bb      	ldr	r3, [r7, #8]
 8012f32:	2202      	movs	r2, #2
 8012f34:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012f38:	e058      	b.n	8012fec <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8012f3a:	7bbb      	ldrb	r3, [r7, #14]
 8012f3c:	2b01      	cmp	r3, #1
 8012f3e:	d055      	beq.n	8012fec <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012f40:	68bb      	ldr	r3, [r7, #8]
 8012f42:	2204      	movs	r2, #4
 8012f44:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012f48:	e050      	b.n	8012fec <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8012f4a:	68bb      	ldr	r3, [r7, #8]
 8012f4c:	3340      	adds	r3, #64	@ 0x40
 8012f4e:	4619      	mov	r1, r3
 8012f50:	6878      	ldr	r0, [r7, #4]
 8012f52:	f000 f860 	bl	8013016 <GetLineCoding>
 8012f56:	4603      	mov	r3, r0
 8012f58:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f5a:	7bbb      	ldrb	r3, [r7, #14]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d126      	bne.n	8012fae <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8012f60:	68bb      	ldr	r3, [r7, #8]
 8012f62:	2200      	movs	r2, #0
 8012f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f72:	791b      	ldrb	r3, [r3, #4]
 8012f74:	429a      	cmp	r2, r3
 8012f76:	d13b      	bne.n	8012ff0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8012f7e:	68bb      	ldr	r3, [r7, #8]
 8012f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f82:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f84:	429a      	cmp	r2, r3
 8012f86:	d133      	bne.n	8012ff0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012f88:	68bb      	ldr	r3, [r7, #8]
 8012f8a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f92:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f94:	429a      	cmp	r2, r3
 8012f96:	d12b      	bne.n	8012ff0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012f9c:	68bb      	ldr	r3, [r7, #8]
 8012f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012fa0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012fa2:	429a      	cmp	r2, r3
 8012fa4:	d124      	bne.n	8012ff0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8012fa6:	6878      	ldr	r0, [r7, #4]
 8012fa8:	f000 f96a 	bl	8013280 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012fac:	e020      	b.n	8012ff0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8012fae:	7bbb      	ldrb	r3, [r7, #14]
 8012fb0:	2b01      	cmp	r3, #1
 8012fb2:	d01d      	beq.n	8012ff0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012fb4:	68bb      	ldr	r3, [r7, #8]
 8012fb6:	2204      	movs	r2, #4
 8012fb8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012fbc:	e018      	b.n	8012ff0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f000 f867 	bl	8013092 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8012fc4:	6878      	ldr	r0, [r7, #4]
 8012fc6:	f000 f8e6 	bl	8013196 <CDC_ProcessReception>
      break;
 8012fca:	e014      	b.n	8012ff6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8012fcc:	2100      	movs	r1, #0
 8012fce:	6878      	ldr	r0, [r7, #4]
 8012fd0:	f001 f8ff 	bl	80141d2 <USBH_ClrFeature>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012fd8:	7bbb      	ldrb	r3, [r7, #14]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d10a      	bne.n	8012ff4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8012fde:	68bb      	ldr	r3, [r7, #8]
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8012fe6:	e005      	b.n	8012ff4 <USBH_CDC_Process+0x120>

    default:
      break;
 8012fe8:	bf00      	nop
 8012fea:	e004      	b.n	8012ff6 <USBH_CDC_Process+0x122>
      break;
 8012fec:	bf00      	nop
 8012fee:	e002      	b.n	8012ff6 <USBH_CDC_Process+0x122>
      break;
 8012ff0:	bf00      	nop
 8012ff2:	e000      	b.n	8012ff6 <USBH_CDC_Process+0x122>
      break;
 8012ff4:	bf00      	nop

  }

  return status;
 8012ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	3710      	adds	r7, #16
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}

08013000 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8013000:	b480      	push	{r7}
 8013002:	b083      	sub	sp, #12
 8013004:	af00      	add	r7, sp, #0
 8013006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8013008:	2300      	movs	r3, #0
}
 801300a:	4618      	mov	r0, r3
 801300c:	370c      	adds	r7, #12
 801300e:	46bd      	mov	sp, r7
 8013010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013014:	4770      	bx	lr

08013016 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8013016:	b580      	push	{r7, lr}
 8013018:	b082      	sub	sp, #8
 801301a:	af00      	add	r7, sp, #0
 801301c:	6078      	str	r0, [r7, #4]
 801301e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	22a1      	movs	r2, #161	@ 0xa1
 8013024:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	2221      	movs	r2, #33	@ 0x21
 801302a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	2200      	movs	r2, #0
 8013030:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	2200      	movs	r2, #0
 8013036:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	2207      	movs	r2, #7
 801303c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801303e:	683b      	ldr	r3, [r7, #0]
 8013040:	2207      	movs	r2, #7
 8013042:	4619      	mov	r1, r3
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f001 fbf9 	bl	801483c <USBH_CtlReq>
 801304a:	4603      	mov	r3, r0
}
 801304c:	4618      	mov	r0, r3
 801304e:	3708      	adds	r7, #8
 8013050:	46bd      	mov	sp, r7
 8013052:	bd80      	pop	{r7, pc}

08013054 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b082      	sub	sp, #8
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
 801305c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	2221      	movs	r2, #33	@ 0x21
 8013062:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	2220      	movs	r2, #32
 8013068:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	2200      	movs	r2, #0
 801306e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	2200      	movs	r2, #0
 8013074:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	2207      	movs	r2, #7
 801307a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801307c:	683b      	ldr	r3, [r7, #0]
 801307e:	2207      	movs	r2, #7
 8013080:	4619      	mov	r1, r3
 8013082:	6878      	ldr	r0, [r7, #4]
 8013084:	f001 fbda 	bl	801483c <USBH_CtlReq>
 8013088:	4603      	mov	r3, r0
}
 801308a:	4618      	mov	r0, r3
 801308c:	3708      	adds	r7, #8
 801308e:	46bd      	mov	sp, r7
 8013090:	bd80      	pop	{r7, pc}

08013092 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8013092:	b580      	push	{r7, lr}
 8013094:	b086      	sub	sp, #24
 8013096:	af02      	add	r7, sp, #8
 8013098:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80130a0:	69db      	ldr	r3, [r3, #28]
 80130a2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80130a4:	2300      	movs	r3, #0
 80130a6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80130ae:	2b01      	cmp	r3, #1
 80130b0:	d002      	beq.n	80130b8 <CDC_ProcessTransmission+0x26>
 80130b2:	2b02      	cmp	r3, #2
 80130b4:	d023      	beq.n	80130fe <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80130b6:	e06a      	b.n	801318e <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130bc:	68fa      	ldr	r2, [r7, #12]
 80130be:	8b12      	ldrh	r2, [r2, #24]
 80130c0:	4293      	cmp	r3, r2
 80130c2:	d90b      	bls.n	80130dc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	69d9      	ldr	r1, [r3, #28]
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	8b1a      	ldrh	r2, [r3, #24]
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	7b5b      	ldrb	r3, [r3, #13]
 80130d0:	2001      	movs	r0, #1
 80130d2:	9000      	str	r0, [sp, #0]
 80130d4:	6878      	ldr	r0, [r7, #4]
 80130d6:	f001 fe28 	bl	8014d2a <USBH_BulkSendData>
 80130da:	e00b      	b.n	80130f4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80130e4:	b29a      	uxth	r2, r3
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	7b5b      	ldrb	r3, [r3, #13]
 80130ea:	2001      	movs	r0, #1
 80130ec:	9000      	str	r0, [sp, #0]
 80130ee:	6878      	ldr	r0, [r7, #4]
 80130f0:	f001 fe1b 	bl	8014d2a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	2202      	movs	r2, #2
 80130f8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80130fc:	e047      	b.n	801318e <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	7b5b      	ldrb	r3, [r3, #13]
 8013102:	4619      	mov	r1, r3
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f004 fd13 	bl	8017b30 <USBH_LL_GetURBState>
 801310a:	4603      	mov	r3, r0
 801310c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 801310e:	7afb      	ldrb	r3, [r7, #11]
 8013110:	2b01      	cmp	r3, #1
 8013112:	d12e      	bne.n	8013172 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013118:	68fa      	ldr	r2, [r7, #12]
 801311a:	8b12      	ldrh	r2, [r2, #24]
 801311c:	4293      	cmp	r3, r2
 801311e:	d90e      	bls.n	801313e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013124:	68fa      	ldr	r2, [r7, #12]
 8013126:	8b12      	ldrh	r2, [r2, #24]
 8013128:	1a9a      	subs	r2, r3, r2
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	69db      	ldr	r3, [r3, #28]
 8013132:	68fa      	ldr	r2, [r7, #12]
 8013134:	8b12      	ldrh	r2, [r2, #24]
 8013136:	441a      	add	r2, r3
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	61da      	str	r2, [r3, #28]
 801313c:	e002      	b.n	8013144 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	2200      	movs	r2, #0
 8013142:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013148:	2b00      	cmp	r3, #0
 801314a:	d004      	beq.n	8013156 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	2201      	movs	r2, #1
 8013150:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8013154:	e006      	b.n	8013164 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	2200      	movs	r2, #0
 801315a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 801315e:	6878      	ldr	r0, [r7, #4]
 8013160:	f000 f87a 	bl	8013258 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013164:	2300      	movs	r3, #0
 8013166:	2200      	movs	r2, #0
 8013168:	2104      	movs	r1, #4
 801316a:	6878      	ldr	r0, [r7, #4]
 801316c:	f000 febc 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8013170:	e00c      	b.n	801318c <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8013172:	7afb      	ldrb	r3, [r7, #11]
 8013174:	2b02      	cmp	r3, #2
 8013176:	d109      	bne.n	801318c <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	2201      	movs	r2, #1
 801317c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013180:	2300      	movs	r3, #0
 8013182:	2200      	movs	r2, #0
 8013184:	2104      	movs	r1, #4
 8013186:	6878      	ldr	r0, [r7, #4]
 8013188:	f000 feae 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 801318c:	bf00      	nop
  }
}
 801318e:	bf00      	nop
 8013190:	3710      	adds	r7, #16
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}

08013196 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b086      	sub	sp, #24
 801319a:	af00      	add	r7, sp, #0
 801319c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80131a4:	69db      	ldr	r3, [r3, #28]
 80131a6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80131a8:	2300      	movs	r3, #0
 80131aa:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80131b2:	2b03      	cmp	r3, #3
 80131b4:	d002      	beq.n	80131bc <CDC_ProcessReception+0x26>
 80131b6:	2b04      	cmp	r3, #4
 80131b8:	d00e      	beq.n	80131d8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80131ba:	e049      	b.n	8013250 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 80131bc:	697b      	ldr	r3, [r7, #20]
 80131be:	6a19      	ldr	r1, [r3, #32]
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	8b5a      	ldrh	r2, [r3, #26]
 80131c4:	697b      	ldr	r3, [r7, #20]
 80131c6:	7b1b      	ldrb	r3, [r3, #12]
 80131c8:	6878      	ldr	r0, [r7, #4]
 80131ca:	f001 fdd3 	bl	8014d74 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	2204      	movs	r2, #4
 80131d2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80131d6:	e03b      	b.n	8013250 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80131d8:	697b      	ldr	r3, [r7, #20]
 80131da:	7b1b      	ldrb	r3, [r3, #12]
 80131dc:	4619      	mov	r1, r3
 80131de:	6878      	ldr	r0, [r7, #4]
 80131e0:	f004 fca6 	bl	8017b30 <USBH_LL_GetURBState>
 80131e4:	4603      	mov	r3, r0
 80131e6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80131e8:	7cfb      	ldrb	r3, [r7, #19]
 80131ea:	2b01      	cmp	r3, #1
 80131ec:	d12f      	bne.n	801324e <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80131ee:	697b      	ldr	r3, [r7, #20]
 80131f0:	7b1b      	ldrb	r3, [r3, #12]
 80131f2:	4619      	mov	r1, r3
 80131f4:	6878      	ldr	r0, [r7, #4]
 80131f6:	f004 fc1b 	bl	8017a30 <USBH_LL_GetLastXferSize>
 80131fa:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80131fc:	697b      	ldr	r3, [r7, #20]
 80131fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013200:	68fa      	ldr	r2, [r7, #12]
 8013202:	429a      	cmp	r2, r3
 8013204:	d016      	beq.n	8013234 <CDC_ProcessReception+0x9e>
 8013206:	697b      	ldr	r3, [r7, #20]
 8013208:	8b5b      	ldrh	r3, [r3, #26]
 801320a:	461a      	mov	r2, r3
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	4293      	cmp	r3, r2
 8013210:	d110      	bne.n	8013234 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8013212:	697b      	ldr	r3, [r7, #20]
 8013214:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	1ad2      	subs	r2, r2, r3
 801321a:	697b      	ldr	r3, [r7, #20]
 801321c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 801321e:	697b      	ldr	r3, [r7, #20]
 8013220:	6a1a      	ldr	r2, [r3, #32]
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	441a      	add	r2, r3
 8013226:	697b      	ldr	r3, [r7, #20]
 8013228:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	2203      	movs	r2, #3
 801322e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8013232:	e006      	b.n	8013242 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8013234:	697b      	ldr	r3, [r7, #20]
 8013236:	2200      	movs	r2, #0
 8013238:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f000 f815 	bl	801326c <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013242:	2300      	movs	r3, #0
 8013244:	2200      	movs	r2, #0
 8013246:	2104      	movs	r1, #4
 8013248:	6878      	ldr	r0, [r7, #4]
 801324a:	f000 fe4d 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 801324e:	bf00      	nop
  }
}
 8013250:	bf00      	nop
 8013252:	3718      	adds	r7, #24
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}

08013258 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8013258:	b480      	push	{r7}
 801325a:	b083      	sub	sp, #12
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013260:	bf00      	nop
 8013262:	370c      	adds	r7, #12
 8013264:	46bd      	mov	sp, r7
 8013266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326a:	4770      	bx	lr

0801326c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013274:	bf00      	nop
 8013276:	370c      	adds	r7, #12
 8013278:	46bd      	mov	sp, r7
 801327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801327e:	4770      	bx	lr

08013280 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8013280:	b480      	push	{r7}
 8013282:	b083      	sub	sp, #12
 8013284:	af00      	add	r7, sp, #0
 8013286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013288:	bf00      	nop
 801328a:	370c      	adds	r7, #12
 801328c:	46bd      	mov	sp, r7
 801328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013292:	4770      	bx	lr

08013294 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8013294:	b5b0      	push	{r4, r5, r7, lr}
 8013296:	b090      	sub	sp, #64	@ 0x40
 8013298:	af00      	add	r7, sp, #0
 801329a:	60f8      	str	r0, [r7, #12]
 801329c:	60b9      	str	r1, [r7, #8]
 801329e:	4613      	mov	r3, r2
 80132a0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d101      	bne.n	80132ac <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80132a8:	2302      	movs	r3, #2
 80132aa:	e04d      	b.n	8013348 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80132ac:	68fb      	ldr	r3, [r7, #12]
 80132ae:	79fa      	ldrb	r2, [r7, #7]
 80132b0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	2200      	movs	r2, #0
 80132b8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	2200      	movs	r2, #0
 80132c0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80132c4:	68f8      	ldr	r0, [r7, #12]
 80132c6:	f000 f847 	bl	8013358 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	2200      	movs	r2, #0
 80132ce:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	2200      	movs	r2, #0
 80132d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	2200      	movs	r2, #0
 80132de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	2200      	movs	r2, #0
 80132e6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80132ea:	68bb      	ldr	r3, [r7, #8]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d003      	beq.n	80132f8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	68ba      	ldr	r2, [r7, #8]
 80132f4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 80132f8:	4b15      	ldr	r3, [pc, #84]	@ (8013350 <USBH_Init+0xbc>)
 80132fa:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80132fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013300:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8013304:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8013308:	2100      	movs	r1, #0
 801330a:	4618      	mov	r0, r3
 801330c:	f001 feea 	bl	80150e4 <osMessageCreate>
 8013310:	4602      	mov	r2, r0
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8013318:	4b0e      	ldr	r3, [pc, #56]	@ (8013354 <USBH_Init+0xc0>)
 801331a:	f107 0414 	add.w	r4, r7, #20
 801331e:	461d      	mov	r5, r3
 8013320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013324:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8013328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 801332c:	f107 0314 	add.w	r3, r7, #20
 8013330:	68f9      	ldr	r1, [r7, #12]
 8013332:	4618      	mov	r0, r3
 8013334:	f001 fe76 	bl	8015024 <osThreadCreate>
 8013338:	4602      	mov	r2, r0
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8013340:	68f8      	ldr	r0, [r7, #12]
 8013342:	f004 fac1 	bl	80178c8 <USBH_LL_Init>

  return USBH_OK;
 8013346:	2300      	movs	r3, #0
}
 8013348:	4618      	mov	r0, r3
 801334a:	3740      	adds	r7, #64	@ 0x40
 801334c:	46bd      	mov	sp, r7
 801334e:	bdb0      	pop	{r4, r5, r7, pc}
 8013350:	08017f98 	.word	0x08017f98
 8013354:	08017fb4 	.word	0x08017fb4

08013358 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	b084      	sub	sp, #16
 801335c:	af00      	add	r7, sp, #0
 801335e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013360:	2300      	movs	r3, #0
 8013362:	60fb      	str	r3, [r7, #12]
 8013364:	e009      	b.n	801337a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8013366:	687a      	ldr	r2, [r7, #4]
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	33e0      	adds	r3, #224	@ 0xe0
 801336c:	009b      	lsls	r3, r3, #2
 801336e:	4413      	add	r3, r2
 8013370:	2200      	movs	r2, #0
 8013372:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	3301      	adds	r3, #1
 8013378:	60fb      	str	r3, [r7, #12]
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	2b0f      	cmp	r3, #15
 801337e:	d9f2      	bls.n	8013366 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013380:	2300      	movs	r3, #0
 8013382:	60fb      	str	r3, [r7, #12]
 8013384:	e009      	b.n	801339a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8013386:	687a      	ldr	r2, [r7, #4]
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	4413      	add	r3, r2
 801338c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013390:	2200      	movs	r2, #0
 8013392:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	3301      	adds	r3, #1
 8013398:	60fb      	str	r3, [r7, #12]
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80133a0:	d3f1      	bcc.n	8013386 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2200      	movs	r2, #0
 80133a6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	2200      	movs	r2, #0
 80133ac:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	2201      	movs	r2, #1
 80133b2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	2200      	movs	r2, #0
 80133b8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	2201      	movs	r2, #1
 80133c0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	2240      	movs	r2, #64	@ 0x40
 80133c6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2200      	movs	r2, #0
 80133cc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2200      	movs	r2, #0
 80133d2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	2201      	movs	r2, #1
 80133da:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	2200      	movs	r2, #0
 80133e2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	2200      	movs	r2, #0
 80133ea:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	331c      	adds	r3, #28
 80133f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80133f6:	2100      	movs	r1, #0
 80133f8:	4618      	mov	r0, r3
 80133fa:	f004 fd07 	bl	8017e0c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013408:	2100      	movs	r1, #0
 801340a:	4618      	mov	r0, r3
 801340c:	f004 fcfe 	bl	8017e0c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8013416:	2212      	movs	r2, #18
 8013418:	2100      	movs	r1, #0
 801341a:	4618      	mov	r0, r3
 801341c:	f004 fcf6 	bl	8017e0c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013426:	223e      	movs	r2, #62	@ 0x3e
 8013428:	2100      	movs	r1, #0
 801342a:	4618      	mov	r0, r3
 801342c:	f004 fcee 	bl	8017e0c <memset>

  return USBH_OK;
 8013430:	2300      	movs	r3, #0
}
 8013432:	4618      	mov	r0, r3
 8013434:	3710      	adds	r7, #16
 8013436:	46bd      	mov	sp, r7
 8013438:	bd80      	pop	{r7, pc}

0801343a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 801343a:	b480      	push	{r7}
 801343c:	b085      	sub	sp, #20
 801343e:	af00      	add	r7, sp, #0
 8013440:	6078      	str	r0, [r7, #4]
 8013442:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8013444:	2300      	movs	r3, #0
 8013446:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8013448:	683b      	ldr	r3, [r7, #0]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d016      	beq.n	801347c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013454:	2b00      	cmp	r3, #0
 8013456:	d10e      	bne.n	8013476 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801345e:	1c59      	adds	r1, r3, #1
 8013460:	687a      	ldr	r2, [r7, #4]
 8013462:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8013466:	687a      	ldr	r2, [r7, #4]
 8013468:	33de      	adds	r3, #222	@ 0xde
 801346a:	6839      	ldr	r1, [r7, #0]
 801346c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013470:	2300      	movs	r3, #0
 8013472:	73fb      	strb	r3, [r7, #15]
 8013474:	e004      	b.n	8013480 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8013476:	2302      	movs	r3, #2
 8013478:	73fb      	strb	r3, [r7, #15]
 801347a:	e001      	b.n	8013480 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 801347c:	2302      	movs	r3, #2
 801347e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013480:	7bfb      	ldrb	r3, [r7, #15]
}
 8013482:	4618      	mov	r0, r3
 8013484:	3714      	adds	r7, #20
 8013486:	46bd      	mov	sp, r7
 8013488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801348c:	4770      	bx	lr

0801348e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 801348e:	b480      	push	{r7}
 8013490:	b085      	sub	sp, #20
 8013492:	af00      	add	r7, sp, #0
 8013494:	6078      	str	r0, [r7, #4]
 8013496:	460b      	mov	r3, r1
 8013498:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801349a:	2300      	movs	r3, #0
 801349c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80134a4:	78fa      	ldrb	r2, [r7, #3]
 80134a6:	429a      	cmp	r2, r3
 80134a8:	d204      	bcs.n	80134b4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	78fa      	ldrb	r2, [r7, #3]
 80134ae:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80134b2:	e001      	b.n	80134b8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80134b4:	2302      	movs	r3, #2
 80134b6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80134b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80134ba:	4618      	mov	r0, r3
 80134bc:	3714      	adds	r7, #20
 80134be:	46bd      	mov	sp, r7
 80134c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c4:	4770      	bx	lr

080134c6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80134c6:	b480      	push	{r7}
 80134c8:	b087      	sub	sp, #28
 80134ca:	af00      	add	r7, sp, #0
 80134cc:	6078      	str	r0, [r7, #4]
 80134ce:	4608      	mov	r0, r1
 80134d0:	4611      	mov	r1, r2
 80134d2:	461a      	mov	r2, r3
 80134d4:	4603      	mov	r3, r0
 80134d6:	70fb      	strb	r3, [r7, #3]
 80134d8:	460b      	mov	r3, r1
 80134da:	70bb      	strb	r3, [r7, #2]
 80134dc:	4613      	mov	r3, r2
 80134de:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80134e0:	2300      	movs	r3, #0
 80134e2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80134e4:	2300      	movs	r3, #0
 80134e6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80134ee:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80134f0:	e025      	b.n	801353e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80134f2:	7dfb      	ldrb	r3, [r7, #23]
 80134f4:	221a      	movs	r2, #26
 80134f6:	fb02 f303 	mul.w	r3, r2, r3
 80134fa:	3308      	adds	r3, #8
 80134fc:	68fa      	ldr	r2, [r7, #12]
 80134fe:	4413      	add	r3, r2
 8013500:	3302      	adds	r3, #2
 8013502:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013504:	693b      	ldr	r3, [r7, #16]
 8013506:	795b      	ldrb	r3, [r3, #5]
 8013508:	78fa      	ldrb	r2, [r7, #3]
 801350a:	429a      	cmp	r2, r3
 801350c:	d002      	beq.n	8013514 <USBH_FindInterface+0x4e>
 801350e:	78fb      	ldrb	r3, [r7, #3]
 8013510:	2bff      	cmp	r3, #255	@ 0xff
 8013512:	d111      	bne.n	8013538 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013514:	693b      	ldr	r3, [r7, #16]
 8013516:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013518:	78ba      	ldrb	r2, [r7, #2]
 801351a:	429a      	cmp	r2, r3
 801351c:	d002      	beq.n	8013524 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801351e:	78bb      	ldrb	r3, [r7, #2]
 8013520:	2bff      	cmp	r3, #255	@ 0xff
 8013522:	d109      	bne.n	8013538 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013524:	693b      	ldr	r3, [r7, #16]
 8013526:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013528:	787a      	ldrb	r2, [r7, #1]
 801352a:	429a      	cmp	r2, r3
 801352c:	d002      	beq.n	8013534 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801352e:	787b      	ldrb	r3, [r7, #1]
 8013530:	2bff      	cmp	r3, #255	@ 0xff
 8013532:	d101      	bne.n	8013538 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8013534:	7dfb      	ldrb	r3, [r7, #23]
 8013536:	e006      	b.n	8013546 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8013538:	7dfb      	ldrb	r3, [r7, #23]
 801353a:	3301      	adds	r3, #1
 801353c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 801353e:	7dfb      	ldrb	r3, [r7, #23]
 8013540:	2b01      	cmp	r3, #1
 8013542:	d9d6      	bls.n	80134f2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8013544:	23ff      	movs	r3, #255	@ 0xff
}
 8013546:	4618      	mov	r0, r3
 8013548:	371c      	adds	r7, #28
 801354a:	46bd      	mov	sp, r7
 801354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013550:	4770      	bx	lr

08013552 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8013552:	b580      	push	{r7, lr}
 8013554:	b082      	sub	sp, #8
 8013556:	af00      	add	r7, sp, #0
 8013558:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 801355a:	6878      	ldr	r0, [r7, #4]
 801355c:	f004 f9f0 	bl	8017940 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013560:	2101      	movs	r1, #1
 8013562:	6878      	ldr	r0, [r7, #4]
 8013564:	f004 faf7 	bl	8017b56 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8013568:	2300      	movs	r3, #0
}
 801356a:	4618      	mov	r0, r3
 801356c:	3708      	adds	r7, #8
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}
	...

08013574 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8013574:	b580      	push	{r7, lr}
 8013576:	b088      	sub	sp, #32
 8013578:	af04      	add	r7, sp, #16
 801357a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 801357c:	2302      	movs	r3, #2
 801357e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013580:	2300      	movs	r3, #0
 8013582:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 801358a:	b2db      	uxtb	r3, r3
 801358c:	2b01      	cmp	r3, #1
 801358e:	d102      	bne.n	8013596 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	2203      	movs	r2, #3
 8013594:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	781b      	ldrb	r3, [r3, #0]
 801359a:	b2db      	uxtb	r3, r3
 801359c:	2b0b      	cmp	r3, #11
 801359e:	f200 81f5 	bhi.w	801398c <USBH_Process+0x418>
 80135a2:	a201      	add	r2, pc, #4	@ (adr r2, 80135a8 <USBH_Process+0x34>)
 80135a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135a8:	080135d9 	.word	0x080135d9
 80135ac:	08013617 	.word	0x08013617
 80135b0:	0801368d 	.word	0x0801368d
 80135b4:	0801391b 	.word	0x0801391b
 80135b8:	0801398d 	.word	0x0801398d
 80135bc:	08013739 	.word	0x08013739
 80135c0:	080138b5 	.word	0x080138b5
 80135c4:	0801377b 	.word	0x0801377b
 80135c8:	080137a7 	.word	0x080137a7
 80135cc:	080137cf 	.word	0x080137cf
 80135d0:	0801381d 	.word	0x0801381d
 80135d4:	08013903 	.word	0x08013903
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80135de:	b2db      	uxtb	r3, r3
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	f000 81d5 	beq.w	8013990 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	2201      	movs	r2, #1
 80135ea:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80135ec:	20c8      	movs	r0, #200	@ 0xc8
 80135ee:	f004 fafc 	bl	8017bea <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	f004 fa01 	bl	80179fa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	2200      	movs	r2, #0
 80135fc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	2200      	movs	r2, #0
 8013604:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013608:	2300      	movs	r3, #0
 801360a:	2200      	movs	r2, #0
 801360c:	2101      	movs	r1, #1
 801360e:	6878      	ldr	r0, [r7, #4]
 8013610:	f000 fc6a 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013614:	e1bc      	b.n	8013990 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 801361c:	b2db      	uxtb	r3, r3
 801361e:	2b01      	cmp	r3, #1
 8013620:	d107      	bne.n	8013632 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	2200      	movs	r2, #0
 8013626:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	2202      	movs	r2, #2
 801362e:	701a      	strb	r2, [r3, #0]
 8013630:	e025      	b.n	801367e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013638:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801363c:	d914      	bls.n	8013668 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013644:	3301      	adds	r3, #1
 8013646:	b2da      	uxtb	r2, r3
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013654:	2b03      	cmp	r3, #3
 8013656:	d903      	bls.n	8013660 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	220d      	movs	r2, #13
 801365c:	701a      	strb	r2, [r3, #0]
 801365e:	e00e      	b.n	801367e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	2200      	movs	r2, #0
 8013664:	701a      	strb	r2, [r3, #0]
 8013666:	e00a      	b.n	801367e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 801366e:	f103 020a 	add.w	r2, r3, #10
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013678:	200a      	movs	r0, #10
 801367a:	f004 fab6 	bl	8017bea <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801367e:	2300      	movs	r3, #0
 8013680:	2200      	movs	r2, #0
 8013682:	2101      	movs	r1, #1
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	f000 fc2f 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801368a:	e188      	b.n	801399e <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013692:	2b00      	cmp	r3, #0
 8013694:	d005      	beq.n	80136a2 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801369c:	2104      	movs	r1, #4
 801369e:	6878      	ldr	r0, [r7, #4]
 80136a0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80136a2:	2064      	movs	r0, #100	@ 0x64
 80136a4:	f004 faa1 	bl	8017bea <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80136a8:	6878      	ldr	r0, [r7, #4]
 80136aa:	f004 f97f 	bl	80179ac <USBH_LL_GetSpeed>
 80136ae:	4603      	mov	r3, r0
 80136b0:	461a      	mov	r2, r3
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	2205      	movs	r2, #5
 80136bc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80136be:	2100      	movs	r1, #0
 80136c0:	6878      	ldr	r0, [r7, #4]
 80136c2:	f001 fba4 	bl	8014e0e <USBH_AllocPipe>
 80136c6:	4603      	mov	r3, r0
 80136c8:	461a      	mov	r2, r3
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80136ce:	2180      	movs	r1, #128	@ 0x80
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f001 fb9c 	bl	8014e0e <USBH_AllocPipe>
 80136d6:	4603      	mov	r3, r0
 80136d8:	461a      	mov	r2, r3
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	7919      	ldrb	r1, [r3, #4]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80136ee:	687a      	ldr	r2, [r7, #4]
 80136f0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80136f2:	9202      	str	r2, [sp, #8]
 80136f4:	2200      	movs	r2, #0
 80136f6:	9201      	str	r2, [sp, #4]
 80136f8:	9300      	str	r3, [sp, #0]
 80136fa:	4603      	mov	r3, r0
 80136fc:	2280      	movs	r2, #128	@ 0x80
 80136fe:	6878      	ldr	r0, [r7, #4]
 8013700:	f001 fb56 	bl	8014db0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	7959      	ldrb	r1, [r3, #5]
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013714:	687a      	ldr	r2, [r7, #4]
 8013716:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013718:	9202      	str	r2, [sp, #8]
 801371a:	2200      	movs	r2, #0
 801371c:	9201      	str	r2, [sp, #4]
 801371e:	9300      	str	r3, [sp, #0]
 8013720:	4603      	mov	r3, r0
 8013722:	2200      	movs	r2, #0
 8013724:	6878      	ldr	r0, [r7, #4]
 8013726:	f001 fb43 	bl	8014db0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801372a:	2300      	movs	r3, #0
 801372c:	2200      	movs	r2, #0
 801372e:	2101      	movs	r1, #1
 8013730:	6878      	ldr	r0, [r7, #4]
 8013732:	f000 fbd9 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013736:	e132      	b.n	801399e <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013738:	6878      	ldr	r0, [r7, #4]
 801373a:	f000 f935 	bl	80139a8 <USBH_HandleEnum>
 801373e:	4603      	mov	r3, r0
 8013740:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8013742:	7bbb      	ldrb	r3, [r7, #14]
 8013744:	b2db      	uxtb	r3, r3
 8013746:	2b00      	cmp	r3, #0
 8013748:	f040 8124 	bne.w	8013994 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	2200      	movs	r2, #0
 8013750:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 801375a:	2b01      	cmp	r3, #1
 801375c:	d103      	bne.n	8013766 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	2208      	movs	r2, #8
 8013762:	701a      	strb	r2, [r3, #0]
 8013764:	e002      	b.n	801376c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	2207      	movs	r2, #7
 801376a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801376c:	2300      	movs	r3, #0
 801376e:	2200      	movs	r2, #0
 8013770:	2105      	movs	r1, #5
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f000 fbb8 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013778:	e10c      	b.n	8013994 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013780:	2b00      	cmp	r3, #0
 8013782:	f000 8109 	beq.w	8013998 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801378c:	2101      	movs	r1, #1
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	2208      	movs	r2, #8
 8013796:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013798:	2300      	movs	r3, #0
 801379a:	2200      	movs	r2, #0
 801379c:	2105      	movs	r1, #5
 801379e:	6878      	ldr	r0, [r7, #4]
 80137a0:	f000 fba2 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80137a4:	e0f8      	b.n	8013998 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80137ac:	4619      	mov	r1, r3
 80137ae:	6878      	ldr	r0, [r7, #4]
 80137b0:	f000 fcc8 	bl	8014144 <USBH_SetCfg>
 80137b4:	4603      	mov	r3, r0
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d102      	bne.n	80137c0 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2209      	movs	r2, #9
 80137be:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80137c0:	2300      	movs	r3, #0
 80137c2:	2200      	movs	r2, #0
 80137c4:	2101      	movs	r1, #1
 80137c6:	6878      	ldr	r0, [r7, #4]
 80137c8:	f000 fb8e 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80137cc:	e0e7      	b.n	801399e <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80137d4:	f003 0320 	and.w	r3, r3, #32
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d015      	beq.n	8013808 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80137dc:	2101      	movs	r1, #1
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f000 fcd3 	bl	801418a <USBH_SetFeature>
 80137e4:	4603      	mov	r3, r0
 80137e6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80137e8:	7bbb      	ldrb	r3, [r7, #14]
 80137ea:	b2db      	uxtb	r3, r3
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d103      	bne.n	80137f8 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	220a      	movs	r2, #10
 80137f4:	701a      	strb	r2, [r3, #0]
 80137f6:	e00a      	b.n	801380e <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80137f8:	7bbb      	ldrb	r3, [r7, #14]
 80137fa:	b2db      	uxtb	r3, r3
 80137fc:	2b03      	cmp	r3, #3
 80137fe:	d106      	bne.n	801380e <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	220a      	movs	r2, #10
 8013804:	701a      	strb	r2, [r3, #0]
 8013806:	e002      	b.n	801380e <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	220a      	movs	r2, #10
 801380c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801380e:	2300      	movs	r3, #0
 8013810:	2200      	movs	r2, #0
 8013812:	2101      	movs	r1, #1
 8013814:	6878      	ldr	r0, [r7, #4]
 8013816:	f000 fb67 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801381a:	e0c0      	b.n	801399e <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013822:	2b00      	cmp	r3, #0
 8013824:	d03f      	beq.n	80138a6 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	2200      	movs	r2, #0
 801382a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801382e:	2300      	movs	r3, #0
 8013830:	73fb      	strb	r3, [r7, #15]
 8013832:	e016      	b.n	8013862 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8013834:	7bfa      	ldrb	r2, [r7, #15]
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	32de      	adds	r2, #222	@ 0xde
 801383a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801383e:	791a      	ldrb	r2, [r3, #4]
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8013846:	429a      	cmp	r2, r3
 8013848:	d108      	bne.n	801385c <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 801384a:	7bfa      	ldrb	r2, [r7, #15]
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	32de      	adds	r2, #222	@ 0xde
 8013850:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 801385a:	e005      	b.n	8013868 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 801385c:	7bfb      	ldrb	r3, [r7, #15]
 801385e:	3301      	adds	r3, #1
 8013860:	73fb      	strb	r3, [r7, #15]
 8013862:	7bfb      	ldrb	r3, [r7, #15]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d0e5      	beq.n	8013834 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801386e:	2b00      	cmp	r3, #0
 8013870:	d016      	beq.n	80138a0 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013878:	689b      	ldr	r3, [r3, #8]
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	4798      	blx	r3
 801387e:	4603      	mov	r3, r0
 8013880:	2b00      	cmp	r3, #0
 8013882:	d109      	bne.n	8013898 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	2206      	movs	r2, #6
 8013888:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013890:	2103      	movs	r1, #3
 8013892:	6878      	ldr	r0, [r7, #4]
 8013894:	4798      	blx	r3
 8013896:	e006      	b.n	80138a6 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	220d      	movs	r2, #13
 801389c:	701a      	strb	r2, [r3, #0]
 801389e:	e002      	b.n	80138a6 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	220d      	movs	r2, #13
 80138a4:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80138a6:	2300      	movs	r3, #0
 80138a8:	2200      	movs	r2, #0
 80138aa:	2105      	movs	r1, #5
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f000 fb1b 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80138b2:	e074      	b.n	801399e <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d017      	beq.n	80138ee <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138c4:	691b      	ldr	r3, [r3, #16]
 80138c6:	6878      	ldr	r0, [r7, #4]
 80138c8:	4798      	blx	r3
 80138ca:	4603      	mov	r3, r0
 80138cc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80138ce:	7bbb      	ldrb	r3, [r7, #14]
 80138d0:	b2db      	uxtb	r3, r3
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d103      	bne.n	80138de <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	220b      	movs	r2, #11
 80138da:	701a      	strb	r2, [r3, #0]
 80138dc:	e00a      	b.n	80138f4 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80138de:	7bbb      	ldrb	r3, [r7, #14]
 80138e0:	b2db      	uxtb	r3, r3
 80138e2:	2b02      	cmp	r3, #2
 80138e4:	d106      	bne.n	80138f4 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	220d      	movs	r2, #13
 80138ea:	701a      	strb	r2, [r3, #0]
 80138ec:	e002      	b.n	80138f4 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	220d      	movs	r2, #13
 80138f2:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80138f4:	2300      	movs	r3, #0
 80138f6:	2200      	movs	r2, #0
 80138f8:	2105      	movs	r1, #5
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f000 faf4 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013900:	e04d      	b.n	801399e <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013908:	2b00      	cmp	r3, #0
 801390a:	d047      	beq.n	801399c <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013912:	695b      	ldr	r3, [r3, #20]
 8013914:	6878      	ldr	r0, [r7, #4]
 8013916:	4798      	blx	r3
      }
      break;
 8013918:	e040      	b.n	801399c <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	2200      	movs	r2, #0
 801391e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8013922:	6878      	ldr	r0, [r7, #4]
 8013924:	f7ff fd18 	bl	8013358 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801392e:	2b00      	cmp	r3, #0
 8013930:	d009      	beq.n	8013946 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013938:	68db      	ldr	r3, [r3, #12]
 801393a:	6878      	ldr	r0, [r7, #4]
 801393c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	2200      	movs	r2, #0
 8013942:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801394c:	2b00      	cmp	r3, #0
 801394e:	d005      	beq.n	801395c <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013956:	2105      	movs	r1, #5
 8013958:	6878      	ldr	r0, [r7, #4]
 801395a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8013962:	b2db      	uxtb	r3, r3
 8013964:	2b01      	cmp	r3, #1
 8013966:	d107      	bne.n	8013978 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	2200      	movs	r2, #0
 801396c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013970:	6878      	ldr	r0, [r7, #4]
 8013972:	f7ff fdee 	bl	8013552 <USBH_Start>
 8013976:	e002      	b.n	801397e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8013978:	6878      	ldr	r0, [r7, #4]
 801397a:	f003 ffe1 	bl	8017940 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801397e:	2300      	movs	r3, #0
 8013980:	2200      	movs	r2, #0
 8013982:	2101      	movs	r1, #1
 8013984:	6878      	ldr	r0, [r7, #4]
 8013986:	f000 faaf 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801398a:	e008      	b.n	801399e <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 801398c:	bf00      	nop
 801398e:	e006      	b.n	801399e <USBH_Process+0x42a>
      break;
 8013990:	bf00      	nop
 8013992:	e004      	b.n	801399e <USBH_Process+0x42a>
      break;
 8013994:	bf00      	nop
 8013996:	e002      	b.n	801399e <USBH_Process+0x42a>
    break;
 8013998:	bf00      	nop
 801399a:	e000      	b.n	801399e <USBH_Process+0x42a>
      break;
 801399c:	bf00      	nop
  }
  return USBH_OK;
 801399e:	2300      	movs	r3, #0
}
 80139a0:	4618      	mov	r0, r3
 80139a2:	3710      	adds	r7, #16
 80139a4:	46bd      	mov	sp, r7
 80139a6:	bd80      	pop	{r7, pc}

080139a8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b088      	sub	sp, #32
 80139ac:	af04      	add	r7, sp, #16
 80139ae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80139b0:	2301      	movs	r3, #1
 80139b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80139b4:	2301      	movs	r3, #1
 80139b6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	785b      	ldrb	r3, [r3, #1]
 80139bc:	2b07      	cmp	r3, #7
 80139be:	f200 81db 	bhi.w	8013d78 <USBH_HandleEnum+0x3d0>
 80139c2:	a201      	add	r2, pc, #4	@ (adr r2, 80139c8 <USBH_HandleEnum+0x20>)
 80139c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139c8:	080139e9 	.word	0x080139e9
 80139cc:	08013aa3 	.word	0x08013aa3
 80139d0:	08013b0d 	.word	0x08013b0d
 80139d4:	08013b97 	.word	0x08013b97
 80139d8:	08013c01 	.word	0x08013c01
 80139dc:	08013c71 	.word	0x08013c71
 80139e0:	08013cdb 	.word	0x08013cdb
 80139e4:	08013d39 	.word	0x08013d39
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80139e8:	2108      	movs	r1, #8
 80139ea:	6878      	ldr	r0, [r7, #4]
 80139ec:	f000 fac7 	bl	8013f7e <USBH_Get_DevDesc>
 80139f0:	4603      	mov	r3, r0
 80139f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80139f4:	7bbb      	ldrb	r3, [r7, #14]
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d12e      	bne.n	8013a58 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	2201      	movs	r2, #1
 8013a08:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	7919      	ldrb	r1, [r3, #4]
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013a1a:	687a      	ldr	r2, [r7, #4]
 8013a1c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013a1e:	9202      	str	r2, [sp, #8]
 8013a20:	2200      	movs	r2, #0
 8013a22:	9201      	str	r2, [sp, #4]
 8013a24:	9300      	str	r3, [sp, #0]
 8013a26:	4603      	mov	r3, r0
 8013a28:	2280      	movs	r2, #128	@ 0x80
 8013a2a:	6878      	ldr	r0, [r7, #4]
 8013a2c:	f001 f9c0 	bl	8014db0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	7959      	ldrb	r1, [r3, #5]
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013a40:	687a      	ldr	r2, [r7, #4]
 8013a42:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013a44:	9202      	str	r2, [sp, #8]
 8013a46:	2200      	movs	r2, #0
 8013a48:	9201      	str	r2, [sp, #4]
 8013a4a:	9300      	str	r3, [sp, #0]
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	2200      	movs	r2, #0
 8013a50:	6878      	ldr	r0, [r7, #4]
 8013a52:	f001 f9ad 	bl	8014db0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013a56:	e191      	b.n	8013d7c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013a58:	7bbb      	ldrb	r3, [r7, #14]
 8013a5a:	2b03      	cmp	r3, #3
 8013a5c:	f040 818e 	bne.w	8013d7c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a66:	3301      	adds	r3, #1
 8013a68:	b2da      	uxtb	r2, r3
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a76:	2b03      	cmp	r3, #3
 8013a78:	d903      	bls.n	8013a82 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	220d      	movs	r2, #13
 8013a7e:	701a      	strb	r2, [r3, #0]
      break;
 8013a80:	e17c      	b.n	8013d7c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	795b      	ldrb	r3, [r3, #5]
 8013a86:	4619      	mov	r1, r3
 8013a88:	6878      	ldr	r0, [r7, #4]
 8013a8a:	f001 f9e1 	bl	8014e50 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	791b      	ldrb	r3, [r3, #4]
 8013a92:	4619      	mov	r1, r3
 8013a94:	6878      	ldr	r0, [r7, #4]
 8013a96:	f001 f9db 	bl	8014e50 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	701a      	strb	r2, [r3, #0]
      break;
 8013aa0:	e16c      	b.n	8013d7c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8013aa2:	2112      	movs	r1, #18
 8013aa4:	6878      	ldr	r0, [r7, #4]
 8013aa6:	f000 fa6a 	bl	8013f7e <USBH_Get_DevDesc>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013aae:	7bbb      	ldrb	r3, [r7, #14]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d103      	bne.n	8013abc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	2202      	movs	r2, #2
 8013ab8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013aba:	e161      	b.n	8013d80 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013abc:	7bbb      	ldrb	r3, [r7, #14]
 8013abe:	2b03      	cmp	r3, #3
 8013ac0:	f040 815e 	bne.w	8013d80 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013aca:	3301      	adds	r3, #1
 8013acc:	b2da      	uxtb	r2, r3
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013ada:	2b03      	cmp	r3, #3
 8013adc:	d903      	bls.n	8013ae6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	220d      	movs	r2, #13
 8013ae2:	701a      	strb	r2, [r3, #0]
      break;
 8013ae4:	e14c      	b.n	8013d80 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	795b      	ldrb	r3, [r3, #5]
 8013aea:	4619      	mov	r1, r3
 8013aec:	6878      	ldr	r0, [r7, #4]
 8013aee:	f001 f9af 	bl	8014e50 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	791b      	ldrb	r3, [r3, #4]
 8013af6:	4619      	mov	r1, r3
 8013af8:	6878      	ldr	r0, [r7, #4]
 8013afa:	f001 f9a9 	bl	8014e50 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	2200      	movs	r2, #0
 8013b02:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	2200      	movs	r2, #0
 8013b08:	701a      	strb	r2, [r3, #0]
      break;
 8013b0a:	e139      	b.n	8013d80 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013b0c:	2101      	movs	r1, #1
 8013b0e:	6878      	ldr	r0, [r7, #4]
 8013b10:	f000 faf4 	bl	80140fc <USBH_SetAddress>
 8013b14:	4603      	mov	r3, r0
 8013b16:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013b18:	7bbb      	ldrb	r3, [r7, #14]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d130      	bne.n	8013b80 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8013b1e:	2002      	movs	r0, #2
 8013b20:	f004 f863 	bl	8017bea <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	2201      	movs	r2, #1
 8013b28:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	2203      	movs	r2, #3
 8013b30:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	7919      	ldrb	r1, [r3, #4]
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013b42:	687a      	ldr	r2, [r7, #4]
 8013b44:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013b46:	9202      	str	r2, [sp, #8]
 8013b48:	2200      	movs	r2, #0
 8013b4a:	9201      	str	r2, [sp, #4]
 8013b4c:	9300      	str	r3, [sp, #0]
 8013b4e:	4603      	mov	r3, r0
 8013b50:	2280      	movs	r2, #128	@ 0x80
 8013b52:	6878      	ldr	r0, [r7, #4]
 8013b54:	f001 f92c 	bl	8014db0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	7959      	ldrb	r1, [r3, #5]
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013b68:	687a      	ldr	r2, [r7, #4]
 8013b6a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b6c:	9202      	str	r2, [sp, #8]
 8013b6e:	2200      	movs	r2, #0
 8013b70:	9201      	str	r2, [sp, #4]
 8013b72:	9300      	str	r3, [sp, #0]
 8013b74:	4603      	mov	r3, r0
 8013b76:	2200      	movs	r2, #0
 8013b78:	6878      	ldr	r0, [r7, #4]
 8013b7a:	f001 f919 	bl	8014db0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013b7e:	e101      	b.n	8013d84 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b80:	7bbb      	ldrb	r3, [r7, #14]
 8013b82:	2b03      	cmp	r3, #3
 8013b84:	f040 80fe 	bne.w	8013d84 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	220d      	movs	r2, #13
 8013b8c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	2200      	movs	r2, #0
 8013b92:	705a      	strb	r2, [r3, #1]
      break;
 8013b94:	e0f6      	b.n	8013d84 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8013b96:	2109      	movs	r1, #9
 8013b98:	6878      	ldr	r0, [r7, #4]
 8013b9a:	f000 fa1c 	bl	8013fd6 <USBH_Get_CfgDesc>
 8013b9e:	4603      	mov	r3, r0
 8013ba0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013ba2:	7bbb      	ldrb	r3, [r7, #14]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d103      	bne.n	8013bb0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	2204      	movs	r2, #4
 8013bac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013bae:	e0eb      	b.n	8013d88 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013bb0:	7bbb      	ldrb	r3, [r7, #14]
 8013bb2:	2b03      	cmp	r3, #3
 8013bb4:	f040 80e8 	bne.w	8013d88 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013bbe:	3301      	adds	r3, #1
 8013bc0:	b2da      	uxtb	r2, r3
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013bce:	2b03      	cmp	r3, #3
 8013bd0:	d903      	bls.n	8013bda <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	220d      	movs	r2, #13
 8013bd6:	701a      	strb	r2, [r3, #0]
      break;
 8013bd8:	e0d6      	b.n	8013d88 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	795b      	ldrb	r3, [r3, #5]
 8013bde:	4619      	mov	r1, r3
 8013be0:	6878      	ldr	r0, [r7, #4]
 8013be2:	f001 f935 	bl	8014e50 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	791b      	ldrb	r3, [r3, #4]
 8013bea:	4619      	mov	r1, r3
 8013bec:	6878      	ldr	r0, [r7, #4]
 8013bee:	f001 f92f 	bl	8014e50 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	2200      	movs	r2, #0
 8013bf6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	2200      	movs	r2, #0
 8013bfc:	701a      	strb	r2, [r3, #0]
      break;
 8013bfe:	e0c3      	b.n	8013d88 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8013c06:	4619      	mov	r1, r3
 8013c08:	6878      	ldr	r0, [r7, #4]
 8013c0a:	f000 f9e4 	bl	8013fd6 <USBH_Get_CfgDesc>
 8013c0e:	4603      	mov	r3, r0
 8013c10:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013c12:	7bbb      	ldrb	r3, [r7, #14]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d103      	bne.n	8013c20 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2205      	movs	r2, #5
 8013c1c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013c1e:	e0b5      	b.n	8013d8c <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013c20:	7bbb      	ldrb	r3, [r7, #14]
 8013c22:	2b03      	cmp	r3, #3
 8013c24:	f040 80b2 	bne.w	8013d8c <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013c2e:	3301      	adds	r3, #1
 8013c30:	b2da      	uxtb	r2, r3
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013c3e:	2b03      	cmp	r3, #3
 8013c40:	d903      	bls.n	8013c4a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	220d      	movs	r2, #13
 8013c46:	701a      	strb	r2, [r3, #0]
      break;
 8013c48:	e0a0      	b.n	8013d8c <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	795b      	ldrb	r3, [r3, #5]
 8013c4e:	4619      	mov	r1, r3
 8013c50:	6878      	ldr	r0, [r7, #4]
 8013c52:	f001 f8fd 	bl	8014e50 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	791b      	ldrb	r3, [r3, #4]
 8013c5a:	4619      	mov	r1, r3
 8013c5c:	6878      	ldr	r0, [r7, #4]
 8013c5e:	f001 f8f7 	bl	8014e50 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	2200      	movs	r2, #0
 8013c66:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	2200      	movs	r2, #0
 8013c6c:	701a      	strb	r2, [r3, #0]
      break;
 8013c6e:	e08d      	b.n	8013d8c <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d025      	beq.n	8013cc6 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c86:	23ff      	movs	r3, #255	@ 0xff
 8013c88:	6878      	ldr	r0, [r7, #4]
 8013c8a:	f000 f9ce 	bl	801402a <USBH_Get_StringDesc>
 8013c8e:	4603      	mov	r3, r0
 8013c90:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013c92:	7bbb      	ldrb	r3, [r7, #14]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d109      	bne.n	8013cac <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	2206      	movs	r2, #6
 8013c9c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013c9e:	2300      	movs	r3, #0
 8013ca0:	2200      	movs	r2, #0
 8013ca2:	2105      	movs	r1, #5
 8013ca4:	6878      	ldr	r0, [r7, #4]
 8013ca6:	f000 f91f 	bl	8013ee8 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013caa:	e071      	b.n	8013d90 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013cac:	7bbb      	ldrb	r3, [r7, #14]
 8013cae:	2b03      	cmp	r3, #3
 8013cb0:	d16e      	bne.n	8013d90 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	2206      	movs	r2, #6
 8013cb6:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013cb8:	2300      	movs	r3, #0
 8013cba:	2200      	movs	r2, #0
 8013cbc:	2105      	movs	r1, #5
 8013cbe:	6878      	ldr	r0, [r7, #4]
 8013cc0:	f000 f912 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8013cc4:	e064      	b.n	8013d90 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2206      	movs	r2, #6
 8013cca:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013ccc:	2300      	movs	r3, #0
 8013cce:	2200      	movs	r2, #0
 8013cd0:	2105      	movs	r1, #5
 8013cd2:	6878      	ldr	r0, [r7, #4]
 8013cd4:	f000 f908 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8013cd8:	e05a      	b.n	8013d90 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d01f      	beq.n	8013d24 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013cf0:	23ff      	movs	r3, #255	@ 0xff
 8013cf2:	6878      	ldr	r0, [r7, #4]
 8013cf4:	f000 f999 	bl	801402a <USBH_Get_StringDesc>
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013cfc:	7bbb      	ldrb	r3, [r7, #14]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d103      	bne.n	8013d0a <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	2207      	movs	r2, #7
 8013d06:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013d08:	e044      	b.n	8013d94 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013d0a:	7bbb      	ldrb	r3, [r7, #14]
 8013d0c:	2b03      	cmp	r3, #3
 8013d0e:	d141      	bne.n	8013d94 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	2207      	movs	r2, #7
 8013d14:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d16:	2300      	movs	r3, #0
 8013d18:	2200      	movs	r2, #0
 8013d1a:	2105      	movs	r1, #5
 8013d1c:	6878      	ldr	r0, [r7, #4]
 8013d1e:	f000 f8e3 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8013d22:	e037      	b.n	8013d94 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	2207      	movs	r2, #7
 8013d28:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	2200      	movs	r2, #0
 8013d2e:	2105      	movs	r1, #5
 8013d30:	6878      	ldr	r0, [r7, #4]
 8013d32:	f000 f8d9 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8013d36:	e02d      	b.n	8013d94 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d017      	beq.n	8013d72 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013d4e:	23ff      	movs	r3, #255	@ 0xff
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	f000 f96a 	bl	801402a <USBH_Get_StringDesc>
 8013d56:	4603      	mov	r3, r0
 8013d58:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013d5a:	7bbb      	ldrb	r3, [r7, #14]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d102      	bne.n	8013d66 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8013d60:	2300      	movs	r3, #0
 8013d62:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8013d64:	e018      	b.n	8013d98 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013d66:	7bbb      	ldrb	r3, [r7, #14]
 8013d68:	2b03      	cmp	r3, #3
 8013d6a:	d115      	bne.n	8013d98 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8013d70:	e012      	b.n	8013d98 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8013d72:	2300      	movs	r3, #0
 8013d74:	73fb      	strb	r3, [r7, #15]
      break;
 8013d76:	e00f      	b.n	8013d98 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8013d78:	bf00      	nop
 8013d7a:	e00e      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d7c:	bf00      	nop
 8013d7e:	e00c      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d80:	bf00      	nop
 8013d82:	e00a      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d84:	bf00      	nop
 8013d86:	e008      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d88:	bf00      	nop
 8013d8a:	e006      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d8c:	bf00      	nop
 8013d8e:	e004      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d90:	bf00      	nop
 8013d92:	e002      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d94:	bf00      	nop
 8013d96:	e000      	b.n	8013d9a <USBH_HandleEnum+0x3f2>
      break;
 8013d98:	bf00      	nop
  }
  return Status;
 8013d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	3710      	adds	r7, #16
 8013da0:	46bd      	mov	sp, r7
 8013da2:	bd80      	pop	{r7, pc}

08013da4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8013da4:	b480      	push	{r7}
 8013da6:	b083      	sub	sp, #12
 8013da8:	af00      	add	r7, sp, #0
 8013daa:	6078      	str	r0, [r7, #4]
 8013dac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	683a      	ldr	r2, [r7, #0]
 8013db2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8013db6:	bf00      	nop
 8013db8:	370c      	adds	r7, #12
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc0:	4770      	bx	lr

08013dc2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8013dc2:	b580      	push	{r7, lr}
 8013dc4:	b082      	sub	sp, #8
 8013dc6:	af00      	add	r7, sp, #0
 8013dc8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8013dd0:	1c5a      	adds	r2, r3, #1
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8013dd8:	6878      	ldr	r0, [r7, #4]
 8013dda:	f000 f804 	bl	8013de6 <USBH_HandleSof>
}
 8013dde:	bf00      	nop
 8013de0:	3708      	adds	r7, #8
 8013de2:	46bd      	mov	sp, r7
 8013de4:	bd80      	pop	{r7, pc}

08013de6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8013de6:	b580      	push	{r7, lr}
 8013de8:	b082      	sub	sp, #8
 8013dea:	af00      	add	r7, sp, #0
 8013dec:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	781b      	ldrb	r3, [r3, #0]
 8013df2:	b2db      	uxtb	r3, r3
 8013df4:	2b0b      	cmp	r3, #11
 8013df6:	d10a      	bne.n	8013e0e <USBH_HandleSof+0x28>
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d005      	beq.n	8013e0e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013e08:	699b      	ldr	r3, [r3, #24]
 8013e0a:	6878      	ldr	r0, [r7, #4]
 8013e0c:	4798      	blx	r3
  }
}
 8013e0e:	bf00      	nop
 8013e10:	3708      	adds	r7, #8
 8013e12:	46bd      	mov	sp, r7
 8013e14:	bd80      	pop	{r7, pc}

08013e16 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8013e16:	b580      	push	{r7, lr}
 8013e18:	b082      	sub	sp, #8
 8013e1a:	af00      	add	r7, sp, #0
 8013e1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	2201      	movs	r2, #1
 8013e22:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e26:	2300      	movs	r3, #0
 8013e28:	2200      	movs	r2, #0
 8013e2a:	2101      	movs	r1, #1
 8013e2c:	6878      	ldr	r0, [r7, #4]
 8013e2e:	f000 f85b 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8013e32:	bf00      	nop
}
 8013e34:	3708      	adds	r7, #8
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bd80      	pop	{r7, pc}

08013e3a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8013e3a:	b480      	push	{r7}
 8013e3c:	b083      	sub	sp, #12
 8013e3e:	af00      	add	r7, sp, #0
 8013e40:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	2200      	movs	r2, #0
 8013e46:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	2201      	movs	r2, #1
 8013e4e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8013e52:	bf00      	nop
}
 8013e54:	370c      	adds	r7, #12
 8013e56:	46bd      	mov	sp, r7
 8013e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e5c:	4770      	bx	lr

08013e5e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8013e5e:	b580      	push	{r7, lr}
 8013e60:	b082      	sub	sp, #8
 8013e62:	af00      	add	r7, sp, #0
 8013e64:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	2201      	movs	r2, #1
 8013e6a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	2200      	movs	r2, #0
 8013e72:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	2200      	movs	r2, #0
 8013e7a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e7e:	2300      	movs	r3, #0
 8013e80:	2200      	movs	r2, #0
 8013e82:	2101      	movs	r1, #1
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	f000 f82f 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013e8a:	2300      	movs	r3, #0
}
 8013e8c:	4618      	mov	r0, r3
 8013e8e:	3708      	adds	r7, #8
 8013e90:	46bd      	mov	sp, r7
 8013e92:	bd80      	pop	{r7, pc}

08013e94 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	b082      	sub	sp, #8
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	2201      	movs	r2, #1
 8013ea0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2200      	movs	r2, #0
 8013eb0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8013eb4:	6878      	ldr	r0, [r7, #4]
 8013eb6:	f003 fd5e 	bl	8017976 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	791b      	ldrb	r3, [r3, #4]
 8013ebe:	4619      	mov	r1, r3
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f000 ffc5 	bl	8014e50 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	795b      	ldrb	r3, [r3, #5]
 8013eca:	4619      	mov	r1, r3
 8013ecc:	6878      	ldr	r0, [r7, #4]
 8013ece:	f000 ffbf 	bl	8014e50 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	2200      	movs	r2, #0
 8013ed6:	2101      	movs	r1, #1
 8013ed8:	6878      	ldr	r0, [r7, #4]
 8013eda:	f000 f805 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013ede:	2300      	movs	r3, #0
}
 8013ee0:	4618      	mov	r0, r3
 8013ee2:	3708      	adds	r7, #8
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	bd80      	pop	{r7, pc}

08013ee8 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b086      	sub	sp, #24
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	60f8      	str	r0, [r7, #12]
 8013ef0:	607a      	str	r2, [r7, #4]
 8013ef2:	603b      	str	r3, [r7, #0]
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8013ef8:	7afa      	ldrb	r2, [r7, #11]
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8013f06:	4618      	mov	r0, r3
 8013f08:	f001 f9c8 	bl	801529c <osMessageWaiting>
 8013f0c:	4603      	mov	r3, r0
 8013f0e:	f1c3 0310 	rsb	r3, r3, #16
 8013f12:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8013f14:	697b      	ldr	r3, [r7, #20]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d009      	beq.n	8013f2e <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8013f26:	687a      	ldr	r2, [r7, #4]
 8013f28:	4619      	mov	r1, r3
 8013f2a:	f001 f903 	bl	8015134 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8013f2e:	bf00      	nop
 8013f30:	3718      	adds	r7, #24
 8013f32:	46bd      	mov	sp, r7
 8013f34:	bd80      	pop	{r7, pc}

08013f36 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8013f36:	b580      	push	{r7, lr}
 8013f38:	b086      	sub	sp, #24
 8013f3a:	af00      	add	r7, sp, #0
 8013f3c:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8013f44:	f107 030c 	add.w	r3, r7, #12
 8013f48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	f001 f931 	bl	80151b4 <osMessageGet>
    if (event.status == osEventMessage)
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	2b10      	cmp	r3, #16
 8013f56:	d1f2      	bne.n	8013f3e <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8013f58:	6878      	ldr	r0, [r7, #4]
 8013f5a:	f7ff fb0b 	bl	8013574 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013f5e:	e7ee      	b.n	8013f3e <USBH_Process_OS+0x8>

08013f60 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b082      	sub	sp, #8
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013f68:	2300      	movs	r3, #0
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	2101      	movs	r1, #1
 8013f6e:	6878      	ldr	r0, [r7, #4]
 8013f70:	f7ff ffba 	bl	8013ee8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013f74:	2300      	movs	r3, #0
}
 8013f76:	4618      	mov	r0, r3
 8013f78:	3708      	adds	r7, #8
 8013f7a:	46bd      	mov	sp, r7
 8013f7c:	bd80      	pop	{r7, pc}

08013f7e <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013f7e:	b580      	push	{r7, lr}
 8013f80:	b086      	sub	sp, #24
 8013f82:	af02      	add	r7, sp, #8
 8013f84:	6078      	str	r0, [r7, #4]
 8013f86:	460b      	mov	r3, r1
 8013f88:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8013f8a:	887b      	ldrh	r3, [r7, #2]
 8013f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013f90:	d901      	bls.n	8013f96 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013f92:	2303      	movs	r3, #3
 8013f94:	e01b      	b.n	8013fce <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013f9c:	887b      	ldrh	r3, [r7, #2]
 8013f9e:	9300      	str	r3, [sp, #0]
 8013fa0:	4613      	mov	r3, r2
 8013fa2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013fa6:	2100      	movs	r1, #0
 8013fa8:	6878      	ldr	r0, [r7, #4]
 8013faa:	f000 f872 	bl	8014092 <USBH_GetDescriptor>
 8013fae:	4603      	mov	r3, r0
 8013fb0:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8013fb2:	7bfb      	ldrb	r3, [r7, #15]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d109      	bne.n	8013fcc <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013fbe:	887a      	ldrh	r2, [r7, #2]
 8013fc0:	4619      	mov	r1, r3
 8013fc2:	6878      	ldr	r0, [r7, #4]
 8013fc4:	f000 f92a 	bl	801421c <USBH_ParseDevDesc>
 8013fc8:	4603      	mov	r3, r0
 8013fca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fce:	4618      	mov	r0, r3
 8013fd0:	3710      	adds	r7, #16
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bd80      	pop	{r7, pc}

08013fd6 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013fd6:	b580      	push	{r7, lr}
 8013fd8:	b086      	sub	sp, #24
 8013fda:	af02      	add	r7, sp, #8
 8013fdc:	6078      	str	r0, [r7, #4]
 8013fde:	460b      	mov	r3, r1
 8013fe0:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	331c      	adds	r3, #28
 8013fe6:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8013fe8:	887b      	ldrh	r3, [r7, #2]
 8013fea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013fee:	d901      	bls.n	8013ff4 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013ff0:	2303      	movs	r3, #3
 8013ff2:	e016      	b.n	8014022 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8013ff4:	887b      	ldrh	r3, [r7, #2]
 8013ff6:	9300      	str	r3, [sp, #0]
 8013ff8:	68bb      	ldr	r3, [r7, #8]
 8013ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013ffe:	2100      	movs	r1, #0
 8014000:	6878      	ldr	r0, [r7, #4]
 8014002:	f000 f846 	bl	8014092 <USBH_GetDescriptor>
 8014006:	4603      	mov	r3, r0
 8014008:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 801400a:	7bfb      	ldrb	r3, [r7, #15]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d107      	bne.n	8014020 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8014010:	887b      	ldrh	r3, [r7, #2]
 8014012:	461a      	mov	r2, r3
 8014014:	68b9      	ldr	r1, [r7, #8]
 8014016:	6878      	ldr	r0, [r7, #4]
 8014018:	f000 f9b0 	bl	801437c <USBH_ParseCfgDesc>
 801401c:	4603      	mov	r3, r0
 801401e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014020:	7bfb      	ldrb	r3, [r7, #15]
}
 8014022:	4618      	mov	r0, r3
 8014024:	3710      	adds	r7, #16
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}

0801402a <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 801402a:	b580      	push	{r7, lr}
 801402c:	b088      	sub	sp, #32
 801402e:	af02      	add	r7, sp, #8
 8014030:	60f8      	str	r0, [r7, #12]
 8014032:	607a      	str	r2, [r7, #4]
 8014034:	461a      	mov	r2, r3
 8014036:	460b      	mov	r3, r1
 8014038:	72fb      	strb	r3, [r7, #11]
 801403a:	4613      	mov	r3, r2
 801403c:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 801403e:	893b      	ldrh	r3, [r7, #8]
 8014040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014044:	d802      	bhi.n	801404c <USBH_Get_StringDesc+0x22>
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d101      	bne.n	8014050 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801404c:	2303      	movs	r3, #3
 801404e:	e01c      	b.n	801408a <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8014050:	7afb      	ldrb	r3, [r7, #11]
 8014052:	b29b      	uxth	r3, r3
 8014054:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8014058:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8014060:	893b      	ldrh	r3, [r7, #8]
 8014062:	9300      	str	r3, [sp, #0]
 8014064:	460b      	mov	r3, r1
 8014066:	2100      	movs	r1, #0
 8014068:	68f8      	ldr	r0, [r7, #12]
 801406a:	f000 f812 	bl	8014092 <USBH_GetDescriptor>
 801406e:	4603      	mov	r3, r0
 8014070:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8014072:	7dfb      	ldrb	r3, [r7, #23]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d107      	bne.n	8014088 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801407e:	893a      	ldrh	r2, [r7, #8]
 8014080:	6879      	ldr	r1, [r7, #4]
 8014082:	4618      	mov	r0, r3
 8014084:	f000 fb8d 	bl	80147a2 <USBH_ParseStringDesc>
  }

  return status;
 8014088:	7dfb      	ldrb	r3, [r7, #23]
}
 801408a:	4618      	mov	r0, r3
 801408c:	3718      	adds	r7, #24
 801408e:	46bd      	mov	sp, r7
 8014090:	bd80      	pop	{r7, pc}

08014092 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8014092:	b580      	push	{r7, lr}
 8014094:	b084      	sub	sp, #16
 8014096:	af00      	add	r7, sp, #0
 8014098:	60f8      	str	r0, [r7, #12]
 801409a:	607b      	str	r3, [r7, #4]
 801409c:	460b      	mov	r3, r1
 801409e:	72fb      	strb	r3, [r7, #11]
 80140a0:	4613      	mov	r3, r2
 80140a2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	789b      	ldrb	r3, [r3, #2]
 80140a8:	2b01      	cmp	r3, #1
 80140aa:	d11c      	bne.n	80140e6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80140ac:	7afb      	ldrb	r3, [r7, #11]
 80140ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80140b2:	b2da      	uxtb	r2, r3
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	2206      	movs	r2, #6
 80140bc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	893a      	ldrh	r2, [r7, #8]
 80140c2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80140c4:	893b      	ldrh	r3, [r7, #8]
 80140c6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80140ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80140ce:	d104      	bne.n	80140da <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	f240 4209 	movw	r2, #1033	@ 0x409
 80140d6:	829a      	strh	r2, [r3, #20]
 80140d8:	e002      	b.n	80140e0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	2200      	movs	r2, #0
 80140de:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	8b3a      	ldrh	r2, [r7, #24]
 80140e4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80140e6:	8b3b      	ldrh	r3, [r7, #24]
 80140e8:	461a      	mov	r2, r3
 80140ea:	6879      	ldr	r1, [r7, #4]
 80140ec:	68f8      	ldr	r0, [r7, #12]
 80140ee:	f000 fba5 	bl	801483c <USBH_CtlReq>
 80140f2:	4603      	mov	r3, r0
}
 80140f4:	4618      	mov	r0, r3
 80140f6:	3710      	adds	r7, #16
 80140f8:	46bd      	mov	sp, r7
 80140fa:	bd80      	pop	{r7, pc}

080140fc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b082      	sub	sp, #8
 8014100:	af00      	add	r7, sp, #0
 8014102:	6078      	str	r0, [r7, #4]
 8014104:	460b      	mov	r3, r1
 8014106:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	789b      	ldrb	r3, [r3, #2]
 801410c:	2b01      	cmp	r3, #1
 801410e:	d10f      	bne.n	8014130 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	2200      	movs	r2, #0
 8014114:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	2205      	movs	r2, #5
 801411a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 801411c:	78fb      	ldrb	r3, [r7, #3]
 801411e:	b29a      	uxth	r2, r3
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2200      	movs	r2, #0
 8014128:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	2200      	movs	r2, #0
 801412e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014130:	2200      	movs	r2, #0
 8014132:	2100      	movs	r1, #0
 8014134:	6878      	ldr	r0, [r7, #4]
 8014136:	f000 fb81 	bl	801483c <USBH_CtlReq>
 801413a:	4603      	mov	r3, r0
}
 801413c:	4618      	mov	r0, r3
 801413e:	3708      	adds	r7, #8
 8014140:	46bd      	mov	sp, r7
 8014142:	bd80      	pop	{r7, pc}

08014144 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8014144:	b580      	push	{r7, lr}
 8014146:	b082      	sub	sp, #8
 8014148:	af00      	add	r7, sp, #0
 801414a:	6078      	str	r0, [r7, #4]
 801414c:	460b      	mov	r3, r1
 801414e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	789b      	ldrb	r3, [r3, #2]
 8014154:	2b01      	cmp	r3, #1
 8014156:	d10e      	bne.n	8014176 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	2200      	movs	r2, #0
 801415c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2209      	movs	r2, #9
 8014162:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	887a      	ldrh	r2, [r7, #2]
 8014168:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	2200      	movs	r2, #0
 801416e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	2200      	movs	r2, #0
 8014174:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014176:	2200      	movs	r2, #0
 8014178:	2100      	movs	r1, #0
 801417a:	6878      	ldr	r0, [r7, #4]
 801417c:	f000 fb5e 	bl	801483c <USBH_CtlReq>
 8014180:	4603      	mov	r3, r0
}
 8014182:	4618      	mov	r0, r3
 8014184:	3708      	adds	r7, #8
 8014186:	46bd      	mov	sp, r7
 8014188:	bd80      	pop	{r7, pc}

0801418a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801418a:	b580      	push	{r7, lr}
 801418c:	b082      	sub	sp, #8
 801418e:	af00      	add	r7, sp, #0
 8014190:	6078      	str	r0, [r7, #4]
 8014192:	460b      	mov	r3, r1
 8014194:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	789b      	ldrb	r3, [r3, #2]
 801419a:	2b01      	cmp	r3, #1
 801419c:	d10f      	bne.n	80141be <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	2200      	movs	r2, #0
 80141a2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	2203      	movs	r2, #3
 80141a8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80141aa:	78fb      	ldrb	r3, [r7, #3]
 80141ac:	b29a      	uxth	r2, r3
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	2200      	movs	r2, #0
 80141b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	2200      	movs	r2, #0
 80141bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80141be:	2200      	movs	r2, #0
 80141c0:	2100      	movs	r1, #0
 80141c2:	6878      	ldr	r0, [r7, #4]
 80141c4:	f000 fb3a 	bl	801483c <USBH_CtlReq>
 80141c8:	4603      	mov	r3, r0
}
 80141ca:	4618      	mov	r0, r3
 80141cc:	3708      	adds	r7, #8
 80141ce:	46bd      	mov	sp, r7
 80141d0:	bd80      	pop	{r7, pc}

080141d2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80141d2:	b580      	push	{r7, lr}
 80141d4:	b082      	sub	sp, #8
 80141d6:	af00      	add	r7, sp, #0
 80141d8:	6078      	str	r0, [r7, #4]
 80141da:	460b      	mov	r3, r1
 80141dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	789b      	ldrb	r3, [r3, #2]
 80141e2:	2b01      	cmp	r3, #1
 80141e4:	d10f      	bne.n	8014206 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2202      	movs	r2, #2
 80141ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	2201      	movs	r2, #1
 80141f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	2200      	movs	r2, #0
 80141f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80141f8:	78fb      	ldrb	r3, [r7, #3]
 80141fa:	b29a      	uxth	r2, r3
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	2200      	movs	r2, #0
 8014204:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014206:	2200      	movs	r2, #0
 8014208:	2100      	movs	r1, #0
 801420a:	6878      	ldr	r0, [r7, #4]
 801420c:	f000 fb16 	bl	801483c <USBH_CtlReq>
 8014210:	4603      	mov	r3, r0
}
 8014212:	4618      	mov	r0, r3
 8014214:	3708      	adds	r7, #8
 8014216:	46bd      	mov	sp, r7
 8014218:	bd80      	pop	{r7, pc}
	...

0801421c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801421c:	b480      	push	{r7}
 801421e:	b087      	sub	sp, #28
 8014220:	af00      	add	r7, sp, #0
 8014222:	60f8      	str	r0, [r7, #12]
 8014224:	60b9      	str	r1, [r7, #8]
 8014226:	4613      	mov	r3, r2
 8014228:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014230:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8014232:	2300      	movs	r3, #0
 8014234:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d101      	bne.n	8014240 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 801423c:	2302      	movs	r3, #2
 801423e:	e094      	b.n	801436a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	781a      	ldrb	r2, [r3, #0]
 8014244:	693b      	ldr	r3, [r7, #16]
 8014246:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	785a      	ldrb	r2, [r3, #1]
 801424c:	693b      	ldr	r3, [r7, #16]
 801424e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014250:	68bb      	ldr	r3, [r7, #8]
 8014252:	3302      	adds	r3, #2
 8014254:	781b      	ldrb	r3, [r3, #0]
 8014256:	461a      	mov	r2, r3
 8014258:	68bb      	ldr	r3, [r7, #8]
 801425a:	3303      	adds	r3, #3
 801425c:	781b      	ldrb	r3, [r3, #0]
 801425e:	021b      	lsls	r3, r3, #8
 8014260:	b29b      	uxth	r3, r3
 8014262:	4313      	orrs	r3, r2
 8014264:	b29a      	uxth	r2, r3
 8014266:	693b      	ldr	r3, [r7, #16]
 8014268:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 801426a:	68bb      	ldr	r3, [r7, #8]
 801426c:	791a      	ldrb	r2, [r3, #4]
 801426e:	693b      	ldr	r3, [r7, #16]
 8014270:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	795a      	ldrb	r2, [r3, #5]
 8014276:	693b      	ldr	r3, [r7, #16]
 8014278:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801427a:	68bb      	ldr	r3, [r7, #8]
 801427c:	799a      	ldrb	r2, [r3, #6]
 801427e:	693b      	ldr	r3, [r7, #16]
 8014280:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8014282:	68bb      	ldr	r3, [r7, #8]
 8014284:	79da      	ldrb	r2, [r3, #7]
 8014286:	693b      	ldr	r3, [r7, #16]
 8014288:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014290:	2b00      	cmp	r3, #0
 8014292:	d004      	beq.n	801429e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8014294:	68fb      	ldr	r3, [r7, #12]
 8014296:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801429a:	2b01      	cmp	r3, #1
 801429c:	d11b      	bne.n	80142d6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 801429e:	693b      	ldr	r3, [r7, #16]
 80142a0:	79db      	ldrb	r3, [r3, #7]
 80142a2:	2b20      	cmp	r3, #32
 80142a4:	dc0f      	bgt.n	80142c6 <USBH_ParseDevDesc+0xaa>
 80142a6:	2b08      	cmp	r3, #8
 80142a8:	db0f      	blt.n	80142ca <USBH_ParseDevDesc+0xae>
 80142aa:	3b08      	subs	r3, #8
 80142ac:	4a32      	ldr	r2, [pc, #200]	@ (8014378 <USBH_ParseDevDesc+0x15c>)
 80142ae:	fa22 f303 	lsr.w	r3, r2, r3
 80142b2:	f003 0301 	and.w	r3, r3, #1
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	bf14      	ite	ne
 80142ba:	2301      	movne	r3, #1
 80142bc:	2300      	moveq	r3, #0
 80142be:	b2db      	uxtb	r3, r3
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d106      	bne.n	80142d2 <USBH_ParseDevDesc+0xb6>
 80142c4:	e001      	b.n	80142ca <USBH_ParseDevDesc+0xae>
 80142c6:	2b40      	cmp	r3, #64	@ 0x40
 80142c8:	d003      	beq.n	80142d2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80142ca:	693b      	ldr	r3, [r7, #16]
 80142cc:	2208      	movs	r2, #8
 80142ce:	71da      	strb	r2, [r3, #7]
        break;
 80142d0:	e000      	b.n	80142d4 <USBH_ParseDevDesc+0xb8>
        break;
 80142d2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80142d4:	e00e      	b.n	80142f4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80142dc:	2b02      	cmp	r3, #2
 80142de:	d107      	bne.n	80142f0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80142e0:	693b      	ldr	r3, [r7, #16]
 80142e2:	79db      	ldrb	r3, [r3, #7]
 80142e4:	2b08      	cmp	r3, #8
 80142e6:	d005      	beq.n	80142f4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80142e8:	693b      	ldr	r3, [r7, #16]
 80142ea:	2208      	movs	r2, #8
 80142ec:	71da      	strb	r2, [r3, #7]
 80142ee:	e001      	b.n	80142f4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80142f0:	2303      	movs	r3, #3
 80142f2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80142f4:	88fb      	ldrh	r3, [r7, #6]
 80142f6:	2b08      	cmp	r3, #8
 80142f8:	d936      	bls.n	8014368 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	3308      	adds	r3, #8
 80142fe:	781b      	ldrb	r3, [r3, #0]
 8014300:	461a      	mov	r2, r3
 8014302:	68bb      	ldr	r3, [r7, #8]
 8014304:	3309      	adds	r3, #9
 8014306:	781b      	ldrb	r3, [r3, #0]
 8014308:	021b      	lsls	r3, r3, #8
 801430a:	b29b      	uxth	r3, r3
 801430c:	4313      	orrs	r3, r2
 801430e:	b29a      	uxth	r2, r3
 8014310:	693b      	ldr	r3, [r7, #16]
 8014312:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8014314:	68bb      	ldr	r3, [r7, #8]
 8014316:	330a      	adds	r3, #10
 8014318:	781b      	ldrb	r3, [r3, #0]
 801431a:	461a      	mov	r2, r3
 801431c:	68bb      	ldr	r3, [r7, #8]
 801431e:	330b      	adds	r3, #11
 8014320:	781b      	ldrb	r3, [r3, #0]
 8014322:	021b      	lsls	r3, r3, #8
 8014324:	b29b      	uxth	r3, r3
 8014326:	4313      	orrs	r3, r2
 8014328:	b29a      	uxth	r2, r3
 801432a:	693b      	ldr	r3, [r7, #16]
 801432c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	330c      	adds	r3, #12
 8014332:	781b      	ldrb	r3, [r3, #0]
 8014334:	461a      	mov	r2, r3
 8014336:	68bb      	ldr	r3, [r7, #8]
 8014338:	330d      	adds	r3, #13
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	021b      	lsls	r3, r3, #8
 801433e:	b29b      	uxth	r3, r3
 8014340:	4313      	orrs	r3, r2
 8014342:	b29a      	uxth	r2, r3
 8014344:	693b      	ldr	r3, [r7, #16]
 8014346:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8014348:	68bb      	ldr	r3, [r7, #8]
 801434a:	7b9a      	ldrb	r2, [r3, #14]
 801434c:	693b      	ldr	r3, [r7, #16]
 801434e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014350:	68bb      	ldr	r3, [r7, #8]
 8014352:	7bda      	ldrb	r2, [r3, #15]
 8014354:	693b      	ldr	r3, [r7, #16]
 8014356:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8014358:	68bb      	ldr	r3, [r7, #8]
 801435a:	7c1a      	ldrb	r2, [r3, #16]
 801435c:	693b      	ldr	r3, [r7, #16]
 801435e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014360:	68bb      	ldr	r3, [r7, #8]
 8014362:	7c5a      	ldrb	r2, [r3, #17]
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8014368:	7dfb      	ldrb	r3, [r7, #23]
}
 801436a:	4618      	mov	r0, r3
 801436c:	371c      	adds	r7, #28
 801436e:	46bd      	mov	sp, r7
 8014370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014374:	4770      	bx	lr
 8014376:	bf00      	nop
 8014378:	01000101 	.word	0x01000101

0801437c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b08c      	sub	sp, #48	@ 0x30
 8014380:	af00      	add	r7, sp, #0
 8014382:	60f8      	str	r0, [r7, #12]
 8014384:	60b9      	str	r1, [r7, #8]
 8014386:	4613      	mov	r3, r2
 8014388:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8014390:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8014392:	2300      	movs	r3, #0
 8014394:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8014398:	2300      	movs	r3, #0
 801439a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 801439e:	2300      	movs	r3, #0
 80143a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80143a4:	68bb      	ldr	r3, [r7, #8]
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	d101      	bne.n	80143ae <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80143aa:	2302      	movs	r3, #2
 80143ac:	e0de      	b.n	801456c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80143ae:	68bb      	ldr	r3, [r7, #8]
 80143b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80143b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	2b09      	cmp	r3, #9
 80143b8:	d002      	beq.n	80143c0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80143ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143bc:	2209      	movs	r2, #9
 80143be:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80143c0:	68bb      	ldr	r3, [r7, #8]
 80143c2:	781a      	ldrb	r2, [r3, #0]
 80143c4:	6a3b      	ldr	r3, [r7, #32]
 80143c6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80143c8:	68bb      	ldr	r3, [r7, #8]
 80143ca:	785a      	ldrb	r2, [r3, #1]
 80143cc:	6a3b      	ldr	r3, [r7, #32]
 80143ce:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80143d0:	68bb      	ldr	r3, [r7, #8]
 80143d2:	3302      	adds	r3, #2
 80143d4:	781b      	ldrb	r3, [r3, #0]
 80143d6:	461a      	mov	r2, r3
 80143d8:	68bb      	ldr	r3, [r7, #8]
 80143da:	3303      	adds	r3, #3
 80143dc:	781b      	ldrb	r3, [r3, #0]
 80143de:	021b      	lsls	r3, r3, #8
 80143e0:	b29b      	uxth	r3, r3
 80143e2:	4313      	orrs	r3, r2
 80143e4:	b29b      	uxth	r3, r3
 80143e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80143ea:	bf28      	it	cs
 80143ec:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80143f0:	b29a      	uxth	r2, r3
 80143f2:	6a3b      	ldr	r3, [r7, #32]
 80143f4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	791a      	ldrb	r2, [r3, #4]
 80143fa:	6a3b      	ldr	r3, [r7, #32]
 80143fc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	795a      	ldrb	r2, [r3, #5]
 8014402:	6a3b      	ldr	r3, [r7, #32]
 8014404:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	799a      	ldrb	r2, [r3, #6]
 801440a:	6a3b      	ldr	r3, [r7, #32]
 801440c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 801440e:	68bb      	ldr	r3, [r7, #8]
 8014410:	79da      	ldrb	r2, [r3, #7]
 8014412:	6a3b      	ldr	r3, [r7, #32]
 8014414:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8014416:	68bb      	ldr	r3, [r7, #8]
 8014418:	7a1a      	ldrb	r2, [r3, #8]
 801441a:	6a3b      	ldr	r3, [r7, #32]
 801441c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 801441e:	88fb      	ldrh	r3, [r7, #6]
 8014420:	2b09      	cmp	r3, #9
 8014422:	f240 80a1 	bls.w	8014568 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8014426:	2309      	movs	r3, #9
 8014428:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 801442a:	2300      	movs	r3, #0
 801442c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801442e:	e085      	b.n	801453c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014430:	f107 0316 	add.w	r3, r7, #22
 8014434:	4619      	mov	r1, r3
 8014436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014438:	f000 f9e6 	bl	8014808 <USBH_GetNextDesc>
 801443c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 801443e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014440:	785b      	ldrb	r3, [r3, #1]
 8014442:	2b04      	cmp	r3, #4
 8014444:	d17a      	bne.n	801453c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8014446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014448:	781b      	ldrb	r3, [r3, #0]
 801444a:	2b09      	cmp	r3, #9
 801444c:	d002      	beq.n	8014454 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 801444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014450:	2209      	movs	r2, #9
 8014452:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8014454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014458:	221a      	movs	r2, #26
 801445a:	fb02 f303 	mul.w	r3, r2, r3
 801445e:	3308      	adds	r3, #8
 8014460:	6a3a      	ldr	r2, [r7, #32]
 8014462:	4413      	add	r3, r2
 8014464:	3302      	adds	r3, #2
 8014466:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8014468:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801446a:	69f8      	ldr	r0, [r7, #28]
 801446c:	f000 f882 	bl	8014574 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014470:	2300      	movs	r3, #0
 8014472:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8014476:	2300      	movs	r3, #0
 8014478:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801447a:	e043      	b.n	8014504 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 801447c:	f107 0316 	add.w	r3, r7, #22
 8014480:	4619      	mov	r1, r3
 8014482:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014484:	f000 f9c0 	bl	8014808 <USBH_GetNextDesc>
 8014488:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801448c:	785b      	ldrb	r3, [r3, #1]
 801448e:	2b05      	cmp	r3, #5
 8014490:	d138      	bne.n	8014504 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8014492:	69fb      	ldr	r3, [r7, #28]
 8014494:	795b      	ldrb	r3, [r3, #5]
 8014496:	2b01      	cmp	r3, #1
 8014498:	d113      	bne.n	80144c2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 801449a:	69fb      	ldr	r3, [r7, #28]
 801449c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 801449e:	2b02      	cmp	r3, #2
 80144a0:	d003      	beq.n	80144aa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80144a2:	69fb      	ldr	r3, [r7, #28]
 80144a4:	799b      	ldrb	r3, [r3, #6]
 80144a6:	2b03      	cmp	r3, #3
 80144a8:	d10b      	bne.n	80144c2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80144aa:	69fb      	ldr	r3, [r7, #28]
 80144ac:	79db      	ldrb	r3, [r3, #7]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d10b      	bne.n	80144ca <USBH_ParseCfgDesc+0x14e>
 80144b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144b4:	781b      	ldrb	r3, [r3, #0]
 80144b6:	2b09      	cmp	r3, #9
 80144b8:	d007      	beq.n	80144ca <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80144ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144bc:	2209      	movs	r2, #9
 80144be:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80144c0:	e003      	b.n	80144ca <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80144c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144c4:	2207      	movs	r2, #7
 80144c6:	701a      	strb	r2, [r3, #0]
 80144c8:	e000      	b.n	80144cc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80144ca:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80144cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80144d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80144d4:	3201      	adds	r2, #1
 80144d6:	00d2      	lsls	r2, r2, #3
 80144d8:	211a      	movs	r1, #26
 80144da:	fb01 f303 	mul.w	r3, r1, r3
 80144de:	4413      	add	r3, r2
 80144e0:	3308      	adds	r3, #8
 80144e2:	6a3a      	ldr	r2, [r7, #32]
 80144e4:	4413      	add	r3, r2
 80144e6:	3304      	adds	r3, #4
 80144e8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80144ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80144ec:	69b9      	ldr	r1, [r7, #24]
 80144ee:	68f8      	ldr	r0, [r7, #12]
 80144f0:	f000 f86f 	bl	80145d2 <USBH_ParseEPDesc>
 80144f4:	4603      	mov	r3, r0
 80144f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80144fa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144fe:	3301      	adds	r3, #1
 8014500:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014504:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014508:	2b01      	cmp	r3, #1
 801450a:	d80a      	bhi.n	8014522 <USBH_ParseCfgDesc+0x1a6>
 801450c:	69fb      	ldr	r3, [r7, #28]
 801450e:	791b      	ldrb	r3, [r3, #4]
 8014510:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014514:	429a      	cmp	r2, r3
 8014516:	d204      	bcs.n	8014522 <USBH_ParseCfgDesc+0x1a6>
 8014518:	6a3b      	ldr	r3, [r7, #32]
 801451a:	885a      	ldrh	r2, [r3, #2]
 801451c:	8afb      	ldrh	r3, [r7, #22]
 801451e:	429a      	cmp	r2, r3
 8014520:	d8ac      	bhi.n	801447c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8014522:	69fb      	ldr	r3, [r7, #28]
 8014524:	791b      	ldrb	r3, [r3, #4]
 8014526:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801452a:	429a      	cmp	r2, r3
 801452c:	d201      	bcs.n	8014532 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 801452e:	2303      	movs	r3, #3
 8014530:	e01c      	b.n	801456c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8014532:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014536:	3301      	adds	r3, #1
 8014538:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801453c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014540:	2b01      	cmp	r3, #1
 8014542:	d805      	bhi.n	8014550 <USBH_ParseCfgDesc+0x1d4>
 8014544:	6a3b      	ldr	r3, [r7, #32]
 8014546:	885a      	ldrh	r2, [r3, #2]
 8014548:	8afb      	ldrh	r3, [r7, #22]
 801454a:	429a      	cmp	r2, r3
 801454c:	f63f af70 	bhi.w	8014430 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014550:	6a3b      	ldr	r3, [r7, #32]
 8014552:	791b      	ldrb	r3, [r3, #4]
 8014554:	2b02      	cmp	r3, #2
 8014556:	bf28      	it	cs
 8014558:	2302      	movcs	r3, #2
 801455a:	b2db      	uxtb	r3, r3
 801455c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014560:	429a      	cmp	r2, r3
 8014562:	d201      	bcs.n	8014568 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8014564:	2303      	movs	r3, #3
 8014566:	e001      	b.n	801456c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8014568:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801456c:	4618      	mov	r0, r3
 801456e:	3730      	adds	r7, #48	@ 0x30
 8014570:	46bd      	mov	sp, r7
 8014572:	bd80      	pop	{r7, pc}

08014574 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8014574:	b480      	push	{r7}
 8014576:	b083      	sub	sp, #12
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
 801457c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 801457e:	683b      	ldr	r3, [r7, #0]
 8014580:	781a      	ldrb	r2, [r3, #0]
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8014586:	683b      	ldr	r3, [r7, #0]
 8014588:	785a      	ldrb	r2, [r3, #1]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 801458e:	683b      	ldr	r3, [r7, #0]
 8014590:	789a      	ldrb	r2, [r3, #2]
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8014596:	683b      	ldr	r3, [r7, #0]
 8014598:	78da      	ldrb	r2, [r3, #3]
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	791a      	ldrb	r2, [r3, #4]
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80145a6:	683b      	ldr	r3, [r7, #0]
 80145a8:	795a      	ldrb	r2, [r3, #5]
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80145ae:	683b      	ldr	r3, [r7, #0]
 80145b0:	799a      	ldrb	r2, [r3, #6]
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80145b6:	683b      	ldr	r3, [r7, #0]
 80145b8:	79da      	ldrb	r2, [r3, #7]
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80145be:	683b      	ldr	r3, [r7, #0]
 80145c0:	7a1a      	ldrb	r2, [r3, #8]
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	721a      	strb	r2, [r3, #8]
}
 80145c6:	bf00      	nop
 80145c8:	370c      	adds	r7, #12
 80145ca:	46bd      	mov	sp, r7
 80145cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145d0:	4770      	bx	lr

080145d2 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80145d2:	b480      	push	{r7}
 80145d4:	b087      	sub	sp, #28
 80145d6:	af00      	add	r7, sp, #0
 80145d8:	60f8      	str	r0, [r7, #12]
 80145da:	60b9      	str	r1, [r7, #8]
 80145dc:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80145de:	2300      	movs	r3, #0
 80145e0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	781a      	ldrb	r2, [r3, #0]
 80145e6:	68bb      	ldr	r3, [r7, #8]
 80145e8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	785a      	ldrb	r2, [r3, #1]
 80145ee:	68bb      	ldr	r3, [r7, #8]
 80145f0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	789a      	ldrb	r2, [r3, #2]
 80145f6:	68bb      	ldr	r3, [r7, #8]
 80145f8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	78da      	ldrb	r2, [r3, #3]
 80145fe:	68bb      	ldr	r3, [r7, #8]
 8014600:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	3304      	adds	r3, #4
 8014606:	781b      	ldrb	r3, [r3, #0]
 8014608:	461a      	mov	r2, r3
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	3305      	adds	r3, #5
 801460e:	781b      	ldrb	r3, [r3, #0]
 8014610:	021b      	lsls	r3, r3, #8
 8014612:	b29b      	uxth	r3, r3
 8014614:	4313      	orrs	r3, r2
 8014616:	b29a      	uxth	r2, r3
 8014618:	68bb      	ldr	r3, [r7, #8]
 801461a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	799a      	ldrb	r2, [r3, #6]
 8014620:	68bb      	ldr	r3, [r7, #8]
 8014622:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014624:	68bb      	ldr	r3, [r7, #8]
 8014626:	889b      	ldrh	r3, [r3, #4]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d009      	beq.n	8014640 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 801462c:	68bb      	ldr	r3, [r7, #8]
 801462e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014634:	d804      	bhi.n	8014640 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014636:	68bb      	ldr	r3, [r7, #8]
 8014638:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 801463a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801463e:	d901      	bls.n	8014644 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014640:	2303      	movs	r3, #3
 8014642:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801464a:	2b00      	cmp	r3, #0
 801464c:	d136      	bne.n	80146bc <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 801464e:	68bb      	ldr	r3, [r7, #8]
 8014650:	78db      	ldrb	r3, [r3, #3]
 8014652:	f003 0303 	and.w	r3, r3, #3
 8014656:	2b02      	cmp	r3, #2
 8014658:	d108      	bne.n	801466c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 801465a:	68bb      	ldr	r3, [r7, #8]
 801465c:	889b      	ldrh	r3, [r3, #4]
 801465e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014662:	f240 8097 	bls.w	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014666:	2303      	movs	r3, #3
 8014668:	75fb      	strb	r3, [r7, #23]
 801466a:	e093      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 801466c:	68bb      	ldr	r3, [r7, #8]
 801466e:	78db      	ldrb	r3, [r3, #3]
 8014670:	f003 0303 	and.w	r3, r3, #3
 8014674:	2b00      	cmp	r3, #0
 8014676:	d107      	bne.n	8014688 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	889b      	ldrh	r3, [r3, #4]
 801467c:	2b40      	cmp	r3, #64	@ 0x40
 801467e:	f240 8089 	bls.w	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014682:	2303      	movs	r3, #3
 8014684:	75fb      	strb	r3, [r7, #23]
 8014686:	e085      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014688:	68bb      	ldr	r3, [r7, #8]
 801468a:	78db      	ldrb	r3, [r3, #3]
 801468c:	f003 0303 	and.w	r3, r3, #3
 8014690:	2b01      	cmp	r3, #1
 8014692:	d005      	beq.n	80146a0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	78db      	ldrb	r3, [r3, #3]
 8014698:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 801469c:	2b03      	cmp	r3, #3
 801469e:	d10a      	bne.n	80146b6 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80146a0:	68bb      	ldr	r3, [r7, #8]
 80146a2:	799b      	ldrb	r3, [r3, #6]
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d003      	beq.n	80146b0 <USBH_ParseEPDesc+0xde>
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	799b      	ldrb	r3, [r3, #6]
 80146ac:	2b10      	cmp	r3, #16
 80146ae:	d970      	bls.n	8014792 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80146b0:	2303      	movs	r3, #3
 80146b2:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80146b4:	e06d      	b.n	8014792 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80146b6:	2303      	movs	r3, #3
 80146b8:	75fb      	strb	r3, [r7, #23]
 80146ba:	e06b      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80146bc:	68fb      	ldr	r3, [r7, #12]
 80146be:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80146c2:	2b01      	cmp	r3, #1
 80146c4:	d13c      	bne.n	8014740 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80146c6:	68bb      	ldr	r3, [r7, #8]
 80146c8:	78db      	ldrb	r3, [r3, #3]
 80146ca:	f003 0303 	and.w	r3, r3, #3
 80146ce:	2b02      	cmp	r3, #2
 80146d0:	d005      	beq.n	80146de <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80146d2:	68bb      	ldr	r3, [r7, #8]
 80146d4:	78db      	ldrb	r3, [r3, #3]
 80146d6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d106      	bne.n	80146ec <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	889b      	ldrh	r3, [r3, #4]
 80146e2:	2b40      	cmp	r3, #64	@ 0x40
 80146e4:	d956      	bls.n	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80146e6:	2303      	movs	r3, #3
 80146e8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80146ea:	e053      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80146ec:	68bb      	ldr	r3, [r7, #8]
 80146ee:	78db      	ldrb	r3, [r3, #3]
 80146f0:	f003 0303 	and.w	r3, r3, #3
 80146f4:	2b01      	cmp	r3, #1
 80146f6:	d10e      	bne.n	8014716 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80146f8:	68bb      	ldr	r3, [r7, #8]
 80146fa:	799b      	ldrb	r3, [r3, #6]
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d007      	beq.n	8014710 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8014700:	68bb      	ldr	r3, [r7, #8]
 8014702:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8014704:	2b10      	cmp	r3, #16
 8014706:	d803      	bhi.n	8014710 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8014708:	68bb      	ldr	r3, [r7, #8]
 801470a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 801470c:	2b40      	cmp	r3, #64	@ 0x40
 801470e:	d941      	bls.n	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014710:	2303      	movs	r3, #3
 8014712:	75fb      	strb	r3, [r7, #23]
 8014714:	e03e      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014716:	68bb      	ldr	r3, [r7, #8]
 8014718:	78db      	ldrb	r3, [r3, #3]
 801471a:	f003 0303 	and.w	r3, r3, #3
 801471e:	2b03      	cmp	r3, #3
 8014720:	d10b      	bne.n	801473a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8014722:	68bb      	ldr	r3, [r7, #8]
 8014724:	799b      	ldrb	r3, [r3, #6]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d004      	beq.n	8014734 <USBH_ParseEPDesc+0x162>
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	889b      	ldrh	r3, [r3, #4]
 801472e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014732:	d32f      	bcc.n	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014734:	2303      	movs	r3, #3
 8014736:	75fb      	strb	r3, [r7, #23]
 8014738:	e02c      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801473a:	2303      	movs	r3, #3
 801473c:	75fb      	strb	r3, [r7, #23]
 801473e:	e029      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014740:	68fb      	ldr	r3, [r7, #12]
 8014742:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014746:	2b02      	cmp	r3, #2
 8014748:	d120      	bne.n	801478c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	78db      	ldrb	r3, [r3, #3]
 801474e:	f003 0303 	and.w	r3, r3, #3
 8014752:	2b00      	cmp	r3, #0
 8014754:	d106      	bne.n	8014764 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	889b      	ldrh	r3, [r3, #4]
 801475a:	2b08      	cmp	r3, #8
 801475c:	d01a      	beq.n	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801475e:	2303      	movs	r3, #3
 8014760:	75fb      	strb	r3, [r7, #23]
 8014762:	e017      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014764:	68bb      	ldr	r3, [r7, #8]
 8014766:	78db      	ldrb	r3, [r3, #3]
 8014768:	f003 0303 	and.w	r3, r3, #3
 801476c:	2b03      	cmp	r3, #3
 801476e:	d10a      	bne.n	8014786 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014770:	68bb      	ldr	r3, [r7, #8]
 8014772:	799b      	ldrb	r3, [r3, #6]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d003      	beq.n	8014780 <USBH_ParseEPDesc+0x1ae>
 8014778:	68bb      	ldr	r3, [r7, #8]
 801477a:	889b      	ldrh	r3, [r3, #4]
 801477c:	2b08      	cmp	r3, #8
 801477e:	d909      	bls.n	8014794 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014780:	2303      	movs	r3, #3
 8014782:	75fb      	strb	r3, [r7, #23]
 8014784:	e006      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014786:	2303      	movs	r3, #3
 8014788:	75fb      	strb	r3, [r7, #23]
 801478a:	e003      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 801478c:	2303      	movs	r3, #3
 801478e:	75fb      	strb	r3, [r7, #23]
 8014790:	e000      	b.n	8014794 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014792:	bf00      	nop
  }

  return status;
 8014794:	7dfb      	ldrb	r3, [r7, #23]
}
 8014796:	4618      	mov	r0, r3
 8014798:	371c      	adds	r7, #28
 801479a:	46bd      	mov	sp, r7
 801479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a0:	4770      	bx	lr

080147a2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80147a2:	b480      	push	{r7}
 80147a4:	b087      	sub	sp, #28
 80147a6:	af00      	add	r7, sp, #0
 80147a8:	60f8      	str	r0, [r7, #12]
 80147aa:	60b9      	str	r1, [r7, #8]
 80147ac:	4613      	mov	r3, r2
 80147ae:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	3301      	adds	r3, #1
 80147b4:	781b      	ldrb	r3, [r3, #0]
 80147b6:	2b03      	cmp	r3, #3
 80147b8:	d120      	bne.n	80147fc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	781b      	ldrb	r3, [r3, #0]
 80147be:	1e9a      	subs	r2, r3, #2
 80147c0:	88fb      	ldrh	r3, [r7, #6]
 80147c2:	4293      	cmp	r3, r2
 80147c4:	bf28      	it	cs
 80147c6:	4613      	movcs	r3, r2
 80147c8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80147ca:	68fb      	ldr	r3, [r7, #12]
 80147cc:	3302      	adds	r3, #2
 80147ce:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80147d0:	2300      	movs	r3, #0
 80147d2:	82fb      	strh	r3, [r7, #22]
 80147d4:	e00b      	b.n	80147ee <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80147d6:	8afb      	ldrh	r3, [r7, #22]
 80147d8:	68fa      	ldr	r2, [r7, #12]
 80147da:	4413      	add	r3, r2
 80147dc:	781a      	ldrb	r2, [r3, #0]
 80147de:	68bb      	ldr	r3, [r7, #8]
 80147e0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	3301      	adds	r3, #1
 80147e6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80147e8:	8afb      	ldrh	r3, [r7, #22]
 80147ea:	3302      	adds	r3, #2
 80147ec:	82fb      	strh	r3, [r7, #22]
 80147ee:	8afa      	ldrh	r2, [r7, #22]
 80147f0:	8abb      	ldrh	r3, [r7, #20]
 80147f2:	429a      	cmp	r2, r3
 80147f4:	d3ef      	bcc.n	80147d6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80147f6:	68bb      	ldr	r3, [r7, #8]
 80147f8:	2200      	movs	r2, #0
 80147fa:	701a      	strb	r2, [r3, #0]
  }
}
 80147fc:	bf00      	nop
 80147fe:	371c      	adds	r7, #28
 8014800:	46bd      	mov	sp, r7
 8014802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014806:	4770      	bx	lr

08014808 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014808:	b480      	push	{r7}
 801480a:	b085      	sub	sp, #20
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]
 8014810:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8014812:	683b      	ldr	r3, [r7, #0]
 8014814:	881b      	ldrh	r3, [r3, #0]
 8014816:	687a      	ldr	r2, [r7, #4]
 8014818:	7812      	ldrb	r2, [r2, #0]
 801481a:	4413      	add	r3, r2
 801481c:	b29a      	uxth	r2, r3
 801481e:	683b      	ldr	r3, [r7, #0]
 8014820:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	781b      	ldrb	r3, [r3, #0]
 8014826:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	4413      	add	r3, r2
 801482c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801482e:	68fb      	ldr	r3, [r7, #12]
}
 8014830:	4618      	mov	r0, r3
 8014832:	3714      	adds	r7, #20
 8014834:	46bd      	mov	sp, r7
 8014836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801483a:	4770      	bx	lr

0801483c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 801483c:	b580      	push	{r7, lr}
 801483e:	b086      	sub	sp, #24
 8014840:	af00      	add	r7, sp, #0
 8014842:	60f8      	str	r0, [r7, #12]
 8014844:	60b9      	str	r1, [r7, #8]
 8014846:	4613      	mov	r3, r2
 8014848:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 801484a:	2301      	movs	r3, #1
 801484c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	789b      	ldrb	r3, [r3, #2]
 8014852:	2b01      	cmp	r3, #1
 8014854:	d002      	beq.n	801485c <USBH_CtlReq+0x20>
 8014856:	2b02      	cmp	r3, #2
 8014858:	d015      	beq.n	8014886 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 801485a:	e033      	b.n	80148c4 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	68ba      	ldr	r2, [r7, #8]
 8014860:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	88fa      	ldrh	r2, [r7, #6]
 8014866:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	2201      	movs	r2, #1
 801486c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 801486e:	68fb      	ldr	r3, [r7, #12]
 8014870:	2202      	movs	r2, #2
 8014872:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8014874:	2301      	movs	r3, #1
 8014876:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014878:	2300      	movs	r3, #0
 801487a:	2200      	movs	r2, #0
 801487c:	2103      	movs	r1, #3
 801487e:	68f8      	ldr	r0, [r7, #12]
 8014880:	f7ff fb32 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014884:	e01e      	b.n	80148c4 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8014886:	68f8      	ldr	r0, [r7, #12]
 8014888:	f000 f822 	bl	80148d0 <USBH_HandleControl>
 801488c:	4603      	mov	r3, r0
 801488e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014890:	7dfb      	ldrb	r3, [r7, #23]
 8014892:	2b00      	cmp	r3, #0
 8014894:	d002      	beq.n	801489c <USBH_CtlReq+0x60>
 8014896:	7dfb      	ldrb	r3, [r7, #23]
 8014898:	2b03      	cmp	r3, #3
 801489a:	d106      	bne.n	80148aa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 801489c:	68fb      	ldr	r3, [r7, #12]
 801489e:	2201      	movs	r2, #1
 80148a0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80148a2:	68fb      	ldr	r3, [r7, #12]
 80148a4:	2200      	movs	r2, #0
 80148a6:	761a      	strb	r2, [r3, #24]
 80148a8:	e005      	b.n	80148b6 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80148aa:	7dfb      	ldrb	r3, [r7, #23]
 80148ac:	2b02      	cmp	r3, #2
 80148ae:	d102      	bne.n	80148b6 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	2201      	movs	r2, #1
 80148b4:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80148b6:	2300      	movs	r3, #0
 80148b8:	2200      	movs	r2, #0
 80148ba:	2103      	movs	r1, #3
 80148bc:	68f8      	ldr	r0, [r7, #12]
 80148be:	f7ff fb13 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 80148c2:	bf00      	nop
  }
  return status;
 80148c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80148c6:	4618      	mov	r0, r3
 80148c8:	3718      	adds	r7, #24
 80148ca:	46bd      	mov	sp, r7
 80148cc:	bd80      	pop	{r7, pc}
	...

080148d0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80148d0:	b580      	push	{r7, lr}
 80148d2:	b086      	sub	sp, #24
 80148d4:	af02      	add	r7, sp, #8
 80148d6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80148d8:	2301      	movs	r3, #1
 80148da:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80148dc:	2300      	movs	r3, #0
 80148de:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	7e1b      	ldrb	r3, [r3, #24]
 80148e4:	3b01      	subs	r3, #1
 80148e6:	2b0a      	cmp	r3, #10
 80148e8:	f200 81b2 	bhi.w	8014c50 <USBH_HandleControl+0x380>
 80148ec:	a201      	add	r2, pc, #4	@ (adr r2, 80148f4 <USBH_HandleControl+0x24>)
 80148ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148f2:	bf00      	nop
 80148f4:	08014921 	.word	0x08014921
 80148f8:	0801493b 	.word	0x0801493b
 80148fc:	080149bd 	.word	0x080149bd
 8014900:	080149e3 	.word	0x080149e3
 8014904:	08014a41 	.word	0x08014a41
 8014908:	08014a6b 	.word	0x08014a6b
 801490c:	08014aed 	.word	0x08014aed
 8014910:	08014b0f 	.word	0x08014b0f
 8014914:	08014b71 	.word	0x08014b71
 8014918:	08014b97 	.word	0x08014b97
 801491c:	08014bf9 	.word	0x08014bf9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	f103 0110 	add.w	r1, r3, #16
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	795b      	ldrb	r3, [r3, #5]
 801492a:	461a      	mov	r2, r3
 801492c:	6878      	ldr	r0, [r7, #4]
 801492e:	f000 f99f 	bl	8014c70 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	2202      	movs	r2, #2
 8014936:	761a      	strb	r2, [r3, #24]
      break;
 8014938:	e195      	b.n	8014c66 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	795b      	ldrb	r3, [r3, #5]
 801493e:	4619      	mov	r1, r3
 8014940:	6878      	ldr	r0, [r7, #4]
 8014942:	f003 f8f5 	bl	8017b30 <USBH_LL_GetURBState>
 8014946:	4603      	mov	r3, r0
 8014948:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801494a:	7bbb      	ldrb	r3, [r7, #14]
 801494c:	2b01      	cmp	r3, #1
 801494e:	d124      	bne.n	801499a <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	7c1b      	ldrb	r3, [r3, #16]
 8014954:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014958:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801495a:	687b      	ldr	r3, [r7, #4]
 801495c:	8adb      	ldrh	r3, [r3, #22]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d00a      	beq.n	8014978 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8014962:	7b7b      	ldrb	r3, [r7, #13]
 8014964:	2b80      	cmp	r3, #128	@ 0x80
 8014966:	d103      	bne.n	8014970 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	2203      	movs	r2, #3
 801496c:	761a      	strb	r2, [r3, #24]
 801496e:	e00d      	b.n	801498c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	2205      	movs	r2, #5
 8014974:	761a      	strb	r2, [r3, #24]
 8014976:	e009      	b.n	801498c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8014978:	7b7b      	ldrb	r3, [r7, #13]
 801497a:	2b80      	cmp	r3, #128	@ 0x80
 801497c:	d103      	bne.n	8014986 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	2209      	movs	r2, #9
 8014982:	761a      	strb	r2, [r3, #24]
 8014984:	e002      	b.n	801498c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	2207      	movs	r2, #7
 801498a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801498c:	2300      	movs	r3, #0
 801498e:	2200      	movs	r2, #0
 8014990:	2103      	movs	r1, #3
 8014992:	6878      	ldr	r0, [r7, #4]
 8014994:	f7ff faa8 	bl	8013ee8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014998:	e15c      	b.n	8014c54 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 801499a:	7bbb      	ldrb	r3, [r7, #14]
 801499c:	2b04      	cmp	r3, #4
 801499e:	d003      	beq.n	80149a8 <USBH_HandleControl+0xd8>
 80149a0:	7bbb      	ldrb	r3, [r7, #14]
 80149a2:	2b02      	cmp	r3, #2
 80149a4:	f040 8156 	bne.w	8014c54 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	220b      	movs	r2, #11
 80149ac:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149ae:	2300      	movs	r3, #0
 80149b0:	2200      	movs	r2, #0
 80149b2:	2103      	movs	r1, #3
 80149b4:	6878      	ldr	r0, [r7, #4]
 80149b6:	f7ff fa97 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 80149ba:	e14b      	b.n	8014c54 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80149c2:	b29a      	uxth	r2, r3
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	6899      	ldr	r1, [r3, #8]
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	899a      	ldrh	r2, [r3, #12]
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	791b      	ldrb	r3, [r3, #4]
 80149d4:	6878      	ldr	r0, [r7, #4]
 80149d6:	f000 f98a 	bl	8014cee <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	2204      	movs	r2, #4
 80149de:	761a      	strb	r2, [r3, #24]
      break;
 80149e0:	e141      	b.n	8014c66 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	791b      	ldrb	r3, [r3, #4]
 80149e6:	4619      	mov	r1, r3
 80149e8:	6878      	ldr	r0, [r7, #4]
 80149ea:	f003 f8a1 	bl	8017b30 <USBH_LL_GetURBState>
 80149ee:	4603      	mov	r3, r0
 80149f0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80149f2:	7bbb      	ldrb	r3, [r7, #14]
 80149f4:	2b01      	cmp	r3, #1
 80149f6:	d109      	bne.n	8014a0c <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	2209      	movs	r2, #9
 80149fc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149fe:	2300      	movs	r3, #0
 8014a00:	2200      	movs	r2, #0
 8014a02:	2103      	movs	r1, #3
 8014a04:	6878      	ldr	r0, [r7, #4]
 8014a06:	f7ff fa6f 	bl	8013ee8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014a0a:	e125      	b.n	8014c58 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8014a0c:	7bbb      	ldrb	r3, [r7, #14]
 8014a0e:	2b05      	cmp	r3, #5
 8014a10:	d108      	bne.n	8014a24 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8014a12:	2303      	movs	r3, #3
 8014a14:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a16:	2300      	movs	r3, #0
 8014a18:	2200      	movs	r2, #0
 8014a1a:	2103      	movs	r1, #3
 8014a1c:	6878      	ldr	r0, [r7, #4]
 8014a1e:	f7ff fa63 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014a22:	e119      	b.n	8014c58 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8014a24:	7bbb      	ldrb	r3, [r7, #14]
 8014a26:	2b04      	cmp	r3, #4
 8014a28:	f040 8116 	bne.w	8014c58 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	220b      	movs	r2, #11
 8014a30:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a32:	2300      	movs	r3, #0
 8014a34:	2200      	movs	r2, #0
 8014a36:	2103      	movs	r1, #3
 8014a38:	6878      	ldr	r0, [r7, #4]
 8014a3a:	f7ff fa55 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014a3e:	e10b      	b.n	8014c58 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	6899      	ldr	r1, [r3, #8]
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	899a      	ldrh	r2, [r3, #12]
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	795b      	ldrb	r3, [r3, #5]
 8014a4c:	2001      	movs	r0, #1
 8014a4e:	9000      	str	r0, [sp, #0]
 8014a50:	6878      	ldr	r0, [r7, #4]
 8014a52:	f000 f927 	bl	8014ca4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014a5c:	b29a      	uxth	r2, r3
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	2206      	movs	r2, #6
 8014a66:	761a      	strb	r2, [r3, #24]
      break;
 8014a68:	e0fd      	b.n	8014c66 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	795b      	ldrb	r3, [r3, #5]
 8014a6e:	4619      	mov	r1, r3
 8014a70:	6878      	ldr	r0, [r7, #4]
 8014a72:	f003 f85d 	bl	8017b30 <USBH_LL_GetURBState>
 8014a76:	4603      	mov	r3, r0
 8014a78:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014a7a:	7bbb      	ldrb	r3, [r7, #14]
 8014a7c:	2b01      	cmp	r3, #1
 8014a7e:	d109      	bne.n	8014a94 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	2207      	movs	r2, #7
 8014a84:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a86:	2300      	movs	r3, #0
 8014a88:	2200      	movs	r2, #0
 8014a8a:	2103      	movs	r1, #3
 8014a8c:	6878      	ldr	r0, [r7, #4]
 8014a8e:	f7ff fa2b 	bl	8013ee8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014a92:	e0e3      	b.n	8014c5c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8014a94:	7bbb      	ldrb	r3, [r7, #14]
 8014a96:	2b05      	cmp	r3, #5
 8014a98:	d10b      	bne.n	8014ab2 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	220c      	movs	r2, #12
 8014a9e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8014aa0:	2303      	movs	r3, #3
 8014aa2:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014aa4:	2300      	movs	r3, #0
 8014aa6:	2200      	movs	r2, #0
 8014aa8:	2103      	movs	r1, #3
 8014aaa:	6878      	ldr	r0, [r7, #4]
 8014aac:	f7ff fa1c 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014ab0:	e0d4      	b.n	8014c5c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014ab2:	7bbb      	ldrb	r3, [r7, #14]
 8014ab4:	2b02      	cmp	r3, #2
 8014ab6:	d109      	bne.n	8014acc <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	2205      	movs	r2, #5
 8014abc:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014abe:	2300      	movs	r3, #0
 8014ac0:	2200      	movs	r2, #0
 8014ac2:	2103      	movs	r1, #3
 8014ac4:	6878      	ldr	r0, [r7, #4]
 8014ac6:	f7ff fa0f 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014aca:	e0c7      	b.n	8014c5c <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8014acc:	7bbb      	ldrb	r3, [r7, #14]
 8014ace:	2b04      	cmp	r3, #4
 8014ad0:	f040 80c4 	bne.w	8014c5c <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	220b      	movs	r2, #11
 8014ad8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8014ada:	2302      	movs	r3, #2
 8014adc:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014ade:	2300      	movs	r3, #0
 8014ae0:	2200      	movs	r2, #0
 8014ae2:	2103      	movs	r1, #3
 8014ae4:	6878      	ldr	r0, [r7, #4]
 8014ae6:	f7ff f9ff 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014aea:	e0b7      	b.n	8014c5c <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	791b      	ldrb	r3, [r3, #4]
 8014af0:	2200      	movs	r2, #0
 8014af2:	2100      	movs	r1, #0
 8014af4:	6878      	ldr	r0, [r7, #4]
 8014af6:	f000 f8fa 	bl	8014cee <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014b00:	b29a      	uxth	r2, r3
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	2208      	movs	r2, #8
 8014b0a:	761a      	strb	r2, [r3, #24]

      break;
 8014b0c:	e0ab      	b.n	8014c66 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	791b      	ldrb	r3, [r3, #4]
 8014b12:	4619      	mov	r1, r3
 8014b14:	6878      	ldr	r0, [r7, #4]
 8014b16:	f003 f80b 	bl	8017b30 <USBH_LL_GetURBState>
 8014b1a:	4603      	mov	r3, r0
 8014b1c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014b1e:	7bbb      	ldrb	r3, [r7, #14]
 8014b20:	2b01      	cmp	r3, #1
 8014b22:	d10b      	bne.n	8014b3c <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	220d      	movs	r2, #13
 8014b28:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014b2a:	2300      	movs	r3, #0
 8014b2c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b2e:	2300      	movs	r3, #0
 8014b30:	2200      	movs	r2, #0
 8014b32:	2103      	movs	r1, #3
 8014b34:	6878      	ldr	r0, [r7, #4]
 8014b36:	f7ff f9d7 	bl	8013ee8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014b3a:	e091      	b.n	8014c60 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014b3c:	7bbb      	ldrb	r3, [r7, #14]
 8014b3e:	2b04      	cmp	r3, #4
 8014b40:	d109      	bne.n	8014b56 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	220b      	movs	r2, #11
 8014b46:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b48:	2300      	movs	r3, #0
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	2103      	movs	r1, #3
 8014b4e:	6878      	ldr	r0, [r7, #4]
 8014b50:	f7ff f9ca 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014b54:	e084      	b.n	8014c60 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8014b56:	7bbb      	ldrb	r3, [r7, #14]
 8014b58:	2b05      	cmp	r3, #5
 8014b5a:	f040 8081 	bne.w	8014c60 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8014b5e:	2303      	movs	r3, #3
 8014b60:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b62:	2300      	movs	r3, #0
 8014b64:	2200      	movs	r2, #0
 8014b66:	2103      	movs	r1, #3
 8014b68:	6878      	ldr	r0, [r7, #4]
 8014b6a:	f7ff f9bd 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014b6e:	e077      	b.n	8014c60 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	795b      	ldrb	r3, [r3, #5]
 8014b74:	2201      	movs	r2, #1
 8014b76:	9200      	str	r2, [sp, #0]
 8014b78:	2200      	movs	r2, #0
 8014b7a:	2100      	movs	r1, #0
 8014b7c:	6878      	ldr	r0, [r7, #4]
 8014b7e:	f000 f891 	bl	8014ca4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014b88:	b29a      	uxth	r2, r3
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	220a      	movs	r2, #10
 8014b92:	761a      	strb	r2, [r3, #24]
      break;
 8014b94:	e067      	b.n	8014c66 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	795b      	ldrb	r3, [r3, #5]
 8014b9a:	4619      	mov	r1, r3
 8014b9c:	6878      	ldr	r0, [r7, #4]
 8014b9e:	f002 ffc7 	bl	8017b30 <USBH_LL_GetURBState>
 8014ba2:	4603      	mov	r3, r0
 8014ba4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8014ba6:	7bbb      	ldrb	r3, [r7, #14]
 8014ba8:	2b01      	cmp	r3, #1
 8014baa:	d10b      	bne.n	8014bc4 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8014bac:	2300      	movs	r3, #0
 8014bae:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	220d      	movs	r2, #13
 8014bb4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	2200      	movs	r2, #0
 8014bba:	2103      	movs	r1, #3
 8014bbc:	6878      	ldr	r0, [r7, #4]
 8014bbe:	f7ff f993 	bl	8013ee8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014bc2:	e04f      	b.n	8014c64 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014bc4:	7bbb      	ldrb	r3, [r7, #14]
 8014bc6:	2b02      	cmp	r3, #2
 8014bc8:	d109      	bne.n	8014bde <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	2209      	movs	r2, #9
 8014bce:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	2103      	movs	r1, #3
 8014bd6:	6878      	ldr	r0, [r7, #4]
 8014bd8:	f7ff f986 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014bdc:	e042      	b.n	8014c64 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8014bde:	7bbb      	ldrb	r3, [r7, #14]
 8014be0:	2b04      	cmp	r3, #4
 8014be2:	d13f      	bne.n	8014c64 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	220b      	movs	r2, #11
 8014be8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014bea:	2300      	movs	r3, #0
 8014bec:	2200      	movs	r2, #0
 8014bee:	2103      	movs	r1, #3
 8014bf0:	6878      	ldr	r0, [r7, #4]
 8014bf2:	f7ff f979 	bl	8013ee8 <USBH_OS_PutMessage>
      break;
 8014bf6:	e035      	b.n	8014c64 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	7e5b      	ldrb	r3, [r3, #25]
 8014bfc:	3301      	adds	r3, #1
 8014bfe:	b2da      	uxtb	r2, r3
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	765a      	strb	r2, [r3, #25]
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	7e5b      	ldrb	r3, [r3, #25]
 8014c08:	2b02      	cmp	r3, #2
 8014c0a:	d806      	bhi.n	8014c1a <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	2201      	movs	r2, #1
 8014c10:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	2201      	movs	r2, #1
 8014c16:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8014c18:	e025      	b.n	8014c66 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8014c20:	2106      	movs	r1, #6
 8014c22:	6878      	ldr	r0, [r7, #4]
 8014c24:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2200      	movs	r2, #0
 8014c2a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	795b      	ldrb	r3, [r3, #5]
 8014c30:	4619      	mov	r1, r3
 8014c32:	6878      	ldr	r0, [r7, #4]
 8014c34:	f000 f90c 	bl	8014e50 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	791b      	ldrb	r3, [r3, #4]
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f000 f906 	bl	8014e50 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	2200      	movs	r2, #0
 8014c48:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8014c4a:	2302      	movs	r3, #2
 8014c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8014c4e:	e00a      	b.n	8014c66 <USBH_HandleControl+0x396>

    default:
      break;
 8014c50:	bf00      	nop
 8014c52:	e008      	b.n	8014c66 <USBH_HandleControl+0x396>
      break;
 8014c54:	bf00      	nop
 8014c56:	e006      	b.n	8014c66 <USBH_HandleControl+0x396>
      break;
 8014c58:	bf00      	nop
 8014c5a:	e004      	b.n	8014c66 <USBH_HandleControl+0x396>
      break;
 8014c5c:	bf00      	nop
 8014c5e:	e002      	b.n	8014c66 <USBH_HandleControl+0x396>
      break;
 8014c60:	bf00      	nop
 8014c62:	e000      	b.n	8014c66 <USBH_HandleControl+0x396>
      break;
 8014c64:	bf00      	nop
  }

  return status;
 8014c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	3710      	adds	r7, #16
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	bd80      	pop	{r7, pc}

08014c70 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8014c70:	b580      	push	{r7, lr}
 8014c72:	b088      	sub	sp, #32
 8014c74:	af04      	add	r7, sp, #16
 8014c76:	60f8      	str	r0, [r7, #12]
 8014c78:	60b9      	str	r1, [r7, #8]
 8014c7a:	4613      	mov	r3, r2
 8014c7c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014c7e:	79f9      	ldrb	r1, [r7, #7]
 8014c80:	2300      	movs	r3, #0
 8014c82:	9303      	str	r3, [sp, #12]
 8014c84:	2308      	movs	r3, #8
 8014c86:	9302      	str	r3, [sp, #8]
 8014c88:	68bb      	ldr	r3, [r7, #8]
 8014c8a:	9301      	str	r3, [sp, #4]
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	9300      	str	r3, [sp, #0]
 8014c90:	2300      	movs	r3, #0
 8014c92:	2200      	movs	r2, #0
 8014c94:	68f8      	ldr	r0, [r7, #12]
 8014c96:	f002 ff1a 	bl	8017ace <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8014c9a:	2300      	movs	r3, #0
}
 8014c9c:	4618      	mov	r0, r3
 8014c9e:	3710      	adds	r7, #16
 8014ca0:	46bd      	mov	sp, r7
 8014ca2:	bd80      	pop	{r7, pc}

08014ca4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8014ca4:	b580      	push	{r7, lr}
 8014ca6:	b088      	sub	sp, #32
 8014ca8:	af04      	add	r7, sp, #16
 8014caa:	60f8      	str	r0, [r7, #12]
 8014cac:	60b9      	str	r1, [r7, #8]
 8014cae:	4611      	mov	r1, r2
 8014cb0:	461a      	mov	r2, r3
 8014cb2:	460b      	mov	r3, r1
 8014cb4:	80fb      	strh	r3, [r7, #6]
 8014cb6:	4613      	mov	r3, r2
 8014cb8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014cba:	68fb      	ldr	r3, [r7, #12]
 8014cbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	d001      	beq.n	8014cc8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014cc8:	7979      	ldrb	r1, [r7, #5]
 8014cca:	7e3b      	ldrb	r3, [r7, #24]
 8014ccc:	9303      	str	r3, [sp, #12]
 8014cce:	88fb      	ldrh	r3, [r7, #6]
 8014cd0:	9302      	str	r3, [sp, #8]
 8014cd2:	68bb      	ldr	r3, [r7, #8]
 8014cd4:	9301      	str	r3, [sp, #4]
 8014cd6:	2301      	movs	r3, #1
 8014cd8:	9300      	str	r3, [sp, #0]
 8014cda:	2300      	movs	r3, #0
 8014cdc:	2200      	movs	r2, #0
 8014cde:	68f8      	ldr	r0, [r7, #12]
 8014ce0:	f002 fef5 	bl	8017ace <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8014ce4:	2300      	movs	r3, #0
}
 8014ce6:	4618      	mov	r0, r3
 8014ce8:	3710      	adds	r7, #16
 8014cea:	46bd      	mov	sp, r7
 8014cec:	bd80      	pop	{r7, pc}

08014cee <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8014cee:	b580      	push	{r7, lr}
 8014cf0:	b088      	sub	sp, #32
 8014cf2:	af04      	add	r7, sp, #16
 8014cf4:	60f8      	str	r0, [r7, #12]
 8014cf6:	60b9      	str	r1, [r7, #8]
 8014cf8:	4611      	mov	r1, r2
 8014cfa:	461a      	mov	r2, r3
 8014cfc:	460b      	mov	r3, r1
 8014cfe:	80fb      	strh	r3, [r7, #6]
 8014d00:	4613      	mov	r3, r2
 8014d02:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d04:	7979      	ldrb	r1, [r7, #5]
 8014d06:	2300      	movs	r3, #0
 8014d08:	9303      	str	r3, [sp, #12]
 8014d0a:	88fb      	ldrh	r3, [r7, #6]
 8014d0c:	9302      	str	r3, [sp, #8]
 8014d0e:	68bb      	ldr	r3, [r7, #8]
 8014d10:	9301      	str	r3, [sp, #4]
 8014d12:	2301      	movs	r3, #1
 8014d14:	9300      	str	r3, [sp, #0]
 8014d16:	2300      	movs	r3, #0
 8014d18:	2201      	movs	r2, #1
 8014d1a:	68f8      	ldr	r0, [r7, #12]
 8014d1c:	f002 fed7 	bl	8017ace <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014d20:	2300      	movs	r3, #0

}
 8014d22:	4618      	mov	r0, r3
 8014d24:	3710      	adds	r7, #16
 8014d26:	46bd      	mov	sp, r7
 8014d28:	bd80      	pop	{r7, pc}

08014d2a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8014d2a:	b580      	push	{r7, lr}
 8014d2c:	b088      	sub	sp, #32
 8014d2e:	af04      	add	r7, sp, #16
 8014d30:	60f8      	str	r0, [r7, #12]
 8014d32:	60b9      	str	r1, [r7, #8]
 8014d34:	4611      	mov	r1, r2
 8014d36:	461a      	mov	r2, r3
 8014d38:	460b      	mov	r3, r1
 8014d3a:	80fb      	strh	r3, [r7, #6]
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d001      	beq.n	8014d4e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d4e:	7979      	ldrb	r1, [r7, #5]
 8014d50:	7e3b      	ldrb	r3, [r7, #24]
 8014d52:	9303      	str	r3, [sp, #12]
 8014d54:	88fb      	ldrh	r3, [r7, #6]
 8014d56:	9302      	str	r3, [sp, #8]
 8014d58:	68bb      	ldr	r3, [r7, #8]
 8014d5a:	9301      	str	r3, [sp, #4]
 8014d5c:	2301      	movs	r3, #1
 8014d5e:	9300      	str	r3, [sp, #0]
 8014d60:	2302      	movs	r3, #2
 8014d62:	2200      	movs	r2, #0
 8014d64:	68f8      	ldr	r0, [r7, #12]
 8014d66:	f002 feb2 	bl	8017ace <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8014d6a:	2300      	movs	r3, #0
}
 8014d6c:	4618      	mov	r0, r3
 8014d6e:	3710      	adds	r7, #16
 8014d70:	46bd      	mov	sp, r7
 8014d72:	bd80      	pop	{r7, pc}

08014d74 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8014d74:	b580      	push	{r7, lr}
 8014d76:	b088      	sub	sp, #32
 8014d78:	af04      	add	r7, sp, #16
 8014d7a:	60f8      	str	r0, [r7, #12]
 8014d7c:	60b9      	str	r1, [r7, #8]
 8014d7e:	4611      	mov	r1, r2
 8014d80:	461a      	mov	r2, r3
 8014d82:	460b      	mov	r3, r1
 8014d84:	80fb      	strh	r3, [r7, #6]
 8014d86:	4613      	mov	r3, r2
 8014d88:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d8a:	7979      	ldrb	r1, [r7, #5]
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	9303      	str	r3, [sp, #12]
 8014d90:	88fb      	ldrh	r3, [r7, #6]
 8014d92:	9302      	str	r3, [sp, #8]
 8014d94:	68bb      	ldr	r3, [r7, #8]
 8014d96:	9301      	str	r3, [sp, #4]
 8014d98:	2301      	movs	r3, #1
 8014d9a:	9300      	str	r3, [sp, #0]
 8014d9c:	2302      	movs	r3, #2
 8014d9e:	2201      	movs	r2, #1
 8014da0:	68f8      	ldr	r0, [r7, #12]
 8014da2:	f002 fe94 	bl	8017ace <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014da6:	2300      	movs	r3, #0
}
 8014da8:	4618      	mov	r0, r3
 8014daa:	3710      	adds	r7, #16
 8014dac:	46bd      	mov	sp, r7
 8014dae:	bd80      	pop	{r7, pc}

08014db0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b086      	sub	sp, #24
 8014db4:	af04      	add	r7, sp, #16
 8014db6:	6078      	str	r0, [r7, #4]
 8014db8:	4608      	mov	r0, r1
 8014dba:	4611      	mov	r1, r2
 8014dbc:	461a      	mov	r2, r3
 8014dbe:	4603      	mov	r3, r0
 8014dc0:	70fb      	strb	r3, [r7, #3]
 8014dc2:	460b      	mov	r3, r1
 8014dc4:	70bb      	strb	r3, [r7, #2]
 8014dc6:	4613      	mov	r3, r2
 8014dc8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8014dca:	7878      	ldrb	r0, [r7, #1]
 8014dcc:	78ba      	ldrb	r2, [r7, #2]
 8014dce:	78f9      	ldrb	r1, [r7, #3]
 8014dd0:	8b3b      	ldrh	r3, [r7, #24]
 8014dd2:	9302      	str	r3, [sp, #8]
 8014dd4:	7d3b      	ldrb	r3, [r7, #20]
 8014dd6:	9301      	str	r3, [sp, #4]
 8014dd8:	7c3b      	ldrb	r3, [r7, #16]
 8014dda:	9300      	str	r3, [sp, #0]
 8014ddc:	4603      	mov	r3, r0
 8014dde:	6878      	ldr	r0, [r7, #4]
 8014de0:	f002 fe39 	bl	8017a56 <USBH_LL_OpenPipe>

  return USBH_OK;
 8014de4:	2300      	movs	r3, #0
}
 8014de6:	4618      	mov	r0, r3
 8014de8:	3708      	adds	r7, #8
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}

08014dee <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8014dee:	b580      	push	{r7, lr}
 8014df0:	b082      	sub	sp, #8
 8014df2:	af00      	add	r7, sp, #0
 8014df4:	6078      	str	r0, [r7, #4]
 8014df6:	460b      	mov	r3, r1
 8014df8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8014dfa:	78fb      	ldrb	r3, [r7, #3]
 8014dfc:	4619      	mov	r1, r3
 8014dfe:	6878      	ldr	r0, [r7, #4]
 8014e00:	f002 fe58 	bl	8017ab4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8014e04:	2300      	movs	r3, #0
}
 8014e06:	4618      	mov	r0, r3
 8014e08:	3708      	adds	r7, #8
 8014e0a:	46bd      	mov	sp, r7
 8014e0c:	bd80      	pop	{r7, pc}

08014e0e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8014e0e:	b580      	push	{r7, lr}
 8014e10:	b084      	sub	sp, #16
 8014e12:	af00      	add	r7, sp, #0
 8014e14:	6078      	str	r0, [r7, #4]
 8014e16:	460b      	mov	r3, r1
 8014e18:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8014e1a:	6878      	ldr	r0, [r7, #4]
 8014e1c:	f000 f836 	bl	8014e8c <USBH_GetFreePipe>
 8014e20:	4603      	mov	r3, r0
 8014e22:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8014e24:	89fb      	ldrh	r3, [r7, #14]
 8014e26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014e2a:	4293      	cmp	r3, r2
 8014e2c:	d00a      	beq.n	8014e44 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8014e2e:	78fa      	ldrb	r2, [r7, #3]
 8014e30:	89fb      	ldrh	r3, [r7, #14]
 8014e32:	f003 030f 	and.w	r3, r3, #15
 8014e36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014e3a:	6879      	ldr	r1, [r7, #4]
 8014e3c:	33e0      	adds	r3, #224	@ 0xe0
 8014e3e:	009b      	lsls	r3, r3, #2
 8014e40:	440b      	add	r3, r1
 8014e42:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8014e44:	89fb      	ldrh	r3, [r7, #14]
 8014e46:	b2db      	uxtb	r3, r3
}
 8014e48:	4618      	mov	r0, r3
 8014e4a:	3710      	adds	r7, #16
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	bd80      	pop	{r7, pc}

08014e50 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8014e50:	b480      	push	{r7}
 8014e52:	b083      	sub	sp, #12
 8014e54:	af00      	add	r7, sp, #0
 8014e56:	6078      	str	r0, [r7, #4]
 8014e58:	460b      	mov	r3, r1
 8014e5a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8014e5c:	78fb      	ldrb	r3, [r7, #3]
 8014e5e:	2b0f      	cmp	r3, #15
 8014e60:	d80d      	bhi.n	8014e7e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8014e62:	78fb      	ldrb	r3, [r7, #3]
 8014e64:	687a      	ldr	r2, [r7, #4]
 8014e66:	33e0      	adds	r3, #224	@ 0xe0
 8014e68:	009b      	lsls	r3, r3, #2
 8014e6a:	4413      	add	r3, r2
 8014e6c:	685a      	ldr	r2, [r3, #4]
 8014e6e:	78fb      	ldrb	r3, [r7, #3]
 8014e70:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8014e74:	6879      	ldr	r1, [r7, #4]
 8014e76:	33e0      	adds	r3, #224	@ 0xe0
 8014e78:	009b      	lsls	r3, r3, #2
 8014e7a:	440b      	add	r3, r1
 8014e7c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8014e7e:	2300      	movs	r3, #0
}
 8014e80:	4618      	mov	r0, r3
 8014e82:	370c      	adds	r7, #12
 8014e84:	46bd      	mov	sp, r7
 8014e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8a:	4770      	bx	lr

08014e8c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8014e8c:	b480      	push	{r7}
 8014e8e:	b085      	sub	sp, #20
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8014e94:	2300      	movs	r3, #0
 8014e96:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014e98:	2300      	movs	r3, #0
 8014e9a:	73fb      	strb	r3, [r7, #15]
 8014e9c:	e00f      	b.n	8014ebe <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8014e9e:	7bfb      	ldrb	r3, [r7, #15]
 8014ea0:	687a      	ldr	r2, [r7, #4]
 8014ea2:	33e0      	adds	r3, #224	@ 0xe0
 8014ea4:	009b      	lsls	r3, r3, #2
 8014ea6:	4413      	add	r3, r2
 8014ea8:	685b      	ldr	r3, [r3, #4]
 8014eaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d102      	bne.n	8014eb8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8014eb2:	7bfb      	ldrb	r3, [r7, #15]
 8014eb4:	b29b      	uxth	r3, r3
 8014eb6:	e007      	b.n	8014ec8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014eb8:	7bfb      	ldrb	r3, [r7, #15]
 8014eba:	3301      	adds	r3, #1
 8014ebc:	73fb      	strb	r3, [r7, #15]
 8014ebe:	7bfb      	ldrb	r3, [r7, #15]
 8014ec0:	2b0f      	cmp	r3, #15
 8014ec2:	d9ec      	bls.n	8014e9e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8014ec4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8014ec8:	4618      	mov	r0, r3
 8014eca:	3714      	adds	r7, #20
 8014ecc:	46bd      	mov	sp, r7
 8014ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed2:	4770      	bx	lr

08014ed4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014ed4:	b480      	push	{r7}
 8014ed6:	b087      	sub	sp, #28
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	60f8      	str	r0, [r7, #12]
 8014edc:	60b9      	str	r1, [r7, #8]
 8014ede:	4613      	mov	r3, r2
 8014ee0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014ee2:	2301      	movs	r3, #1
 8014ee4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014eea:	4b1f      	ldr	r3, [pc, #124]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014eec:	7a5b      	ldrb	r3, [r3, #9]
 8014eee:	b2db      	uxtb	r3, r3
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d131      	bne.n	8014f58 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014ef6:	7a5b      	ldrb	r3, [r3, #9]
 8014ef8:	b2db      	uxtb	r3, r3
 8014efa:	461a      	mov	r2, r3
 8014efc:	4b1a      	ldr	r3, [pc, #104]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014efe:	2100      	movs	r1, #0
 8014f00:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014f02:	4b19      	ldr	r3, [pc, #100]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f04:	7a5b      	ldrb	r3, [r3, #9]
 8014f06:	b2db      	uxtb	r3, r3
 8014f08:	4a17      	ldr	r2, [pc, #92]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f0a:	009b      	lsls	r3, r3, #2
 8014f0c:	4413      	add	r3, r2
 8014f0e:	68fa      	ldr	r2, [r7, #12]
 8014f10:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014f12:	4b15      	ldr	r3, [pc, #84]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f14:	7a5b      	ldrb	r3, [r3, #9]
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	461a      	mov	r2, r3
 8014f1a:	4b13      	ldr	r3, [pc, #76]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f1c:	4413      	add	r3, r2
 8014f1e:	79fa      	ldrb	r2, [r7, #7]
 8014f20:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014f22:	4b11      	ldr	r3, [pc, #68]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f24:	7a5b      	ldrb	r3, [r3, #9]
 8014f26:	b2db      	uxtb	r3, r3
 8014f28:	1c5a      	adds	r2, r3, #1
 8014f2a:	b2d1      	uxtb	r1, r2
 8014f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8014f68 <FATFS_LinkDriverEx+0x94>)
 8014f2e:	7251      	strb	r1, [r2, #9]
 8014f30:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014f32:	7dbb      	ldrb	r3, [r7, #22]
 8014f34:	3330      	adds	r3, #48	@ 0x30
 8014f36:	b2da      	uxtb	r2, r3
 8014f38:	68bb      	ldr	r3, [r7, #8]
 8014f3a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014f3c:	68bb      	ldr	r3, [r7, #8]
 8014f3e:	3301      	adds	r3, #1
 8014f40:	223a      	movs	r2, #58	@ 0x3a
 8014f42:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014f44:	68bb      	ldr	r3, [r7, #8]
 8014f46:	3302      	adds	r3, #2
 8014f48:	222f      	movs	r2, #47	@ 0x2f
 8014f4a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014f4c:	68bb      	ldr	r3, [r7, #8]
 8014f4e:	3303      	adds	r3, #3
 8014f50:	2200      	movs	r2, #0
 8014f52:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014f54:	2300      	movs	r3, #0
 8014f56:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f5a:	4618      	mov	r0, r3
 8014f5c:	371c      	adds	r7, #28
 8014f5e:	46bd      	mov	sp, r7
 8014f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f64:	4770      	bx	lr
 8014f66:	bf00      	nop
 8014f68:	200132b0 	.word	0x200132b0

08014f6c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014f6c:	b580      	push	{r7, lr}
 8014f6e:	b082      	sub	sp, #8
 8014f70:	af00      	add	r7, sp, #0
 8014f72:	6078      	str	r0, [r7, #4]
 8014f74:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014f76:	2200      	movs	r2, #0
 8014f78:	6839      	ldr	r1, [r7, #0]
 8014f7a:	6878      	ldr	r0, [r7, #4]
 8014f7c:	f7ff ffaa 	bl	8014ed4 <FATFS_LinkDriverEx>
 8014f80:	4603      	mov	r3, r0
}
 8014f82:	4618      	mov	r0, r3
 8014f84:	3708      	adds	r7, #8
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bd80      	pop	{r7, pc}

08014f8a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014f8a:	b480      	push	{r7}
 8014f8c:	b085      	sub	sp, #20
 8014f8e:	af00      	add	r7, sp, #0
 8014f90:	4603      	mov	r3, r0
 8014f92:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014f94:	2300      	movs	r3, #0
 8014f96:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014f98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014f9c:	2b84      	cmp	r3, #132	@ 0x84
 8014f9e:	d005      	beq.n	8014fac <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014fa0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	4413      	add	r3, r2
 8014fa8:	3303      	adds	r3, #3
 8014faa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014fac:	68fb      	ldr	r3, [r7, #12]
}
 8014fae:	4618      	mov	r0, r3
 8014fb0:	3714      	adds	r7, #20
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fb8:	4770      	bx	lr

08014fba <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014fba:	b480      	push	{r7}
 8014fbc:	b083      	sub	sp, #12
 8014fbe:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014fc0:	f3ef 8305 	mrs	r3, IPSR
 8014fc4:	607b      	str	r3, [r7, #4]
  return(result);
 8014fc6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	bf14      	ite	ne
 8014fcc:	2301      	movne	r3, #1
 8014fce:	2300      	moveq	r3, #0
 8014fd0:	b2db      	uxtb	r3, r3
}
 8014fd2:	4618      	mov	r0, r3
 8014fd4:	370c      	adds	r7, #12
 8014fd6:	46bd      	mov	sp, r7
 8014fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fdc:	4770      	bx	lr

08014fde <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014fde:	b580      	push	{r7, lr}
 8014fe0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014fe2:	f001 f9cd 	bl	8016380 <vTaskStartScheduler>
  
  return osOK;
 8014fe6:	2300      	movs	r3, #0
}
 8014fe8:	4618      	mov	r0, r3
 8014fea:	bd80      	pop	{r7, pc}

08014fec <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014fec:	b580      	push	{r7, lr}
 8014fee:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014ff0:	f001 fe2e 	bl	8016c50 <xTaskGetSchedulerState>
 8014ff4:	4603      	mov	r3, r0
 8014ff6:	2b01      	cmp	r3, #1
 8014ff8:	d101      	bne.n	8014ffe <osKernelRunning+0x12>
    return 0;
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	e000      	b.n	8015000 <osKernelRunning+0x14>
  else
    return 1;
 8014ffe:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8015000:	4618      	mov	r0, r3
 8015002:	bd80      	pop	{r7, pc}

08015004 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8015004:	b580      	push	{r7, lr}
 8015006:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8015008:	f7ff ffd7 	bl	8014fba <inHandlerMode>
 801500c:	4603      	mov	r3, r0
 801500e:	2b00      	cmp	r3, #0
 8015010:	d003      	beq.n	801501a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8015012:	f001 fad9 	bl	80165c8 <xTaskGetTickCountFromISR>
 8015016:	4603      	mov	r3, r0
 8015018:	e002      	b.n	8015020 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801501a:	f001 fac5 	bl	80165a8 <xTaskGetTickCount>
 801501e:	4603      	mov	r3, r0
  }
}
 8015020:	4618      	mov	r0, r3
 8015022:	bd80      	pop	{r7, pc}

08015024 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015026:	b089      	sub	sp, #36	@ 0x24
 8015028:	af04      	add	r7, sp, #16
 801502a:	6078      	str	r0, [r7, #4]
 801502c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	695b      	ldr	r3, [r3, #20]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d020      	beq.n	8015078 <osThreadCreate+0x54>
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	699b      	ldr	r3, [r3, #24]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d01c      	beq.n	8015078 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	685c      	ldr	r4, [r3, #4]
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	691e      	ldr	r6, [r3, #16]
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015050:	4618      	mov	r0, r3
 8015052:	f7ff ff9a 	bl	8014f8a <makeFreeRtosPriority>
 8015056:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	695b      	ldr	r3, [r3, #20]
 801505c:	687a      	ldr	r2, [r7, #4]
 801505e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015060:	9202      	str	r2, [sp, #8]
 8015062:	9301      	str	r3, [sp, #4]
 8015064:	9100      	str	r1, [sp, #0]
 8015066:	683b      	ldr	r3, [r7, #0]
 8015068:	4632      	mov	r2, r6
 801506a:	4629      	mov	r1, r5
 801506c:	4620      	mov	r0, r4
 801506e:	f000 ffa5 	bl	8015fbc <xTaskCreateStatic>
 8015072:	4603      	mov	r3, r0
 8015074:	60fb      	str	r3, [r7, #12]
 8015076:	e01c      	b.n	80150b2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	685c      	ldr	r4, [r3, #4]
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015084:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801508c:	4618      	mov	r0, r3
 801508e:	f7ff ff7c 	bl	8014f8a <makeFreeRtosPriority>
 8015092:	4602      	mov	r2, r0
 8015094:	f107 030c 	add.w	r3, r7, #12
 8015098:	9301      	str	r3, [sp, #4]
 801509a:	9200      	str	r2, [sp, #0]
 801509c:	683b      	ldr	r3, [r7, #0]
 801509e:	4632      	mov	r2, r6
 80150a0:	4629      	mov	r1, r5
 80150a2:	4620      	mov	r0, r4
 80150a4:	f000 fff0 	bl	8016088 <xTaskCreate>
 80150a8:	4603      	mov	r3, r0
 80150aa:	2b01      	cmp	r3, #1
 80150ac:	d001      	beq.n	80150b2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80150ae:	2300      	movs	r3, #0
 80150b0:	e000      	b.n	80150b4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80150b2:	68fb      	ldr	r3, [r7, #12]
}
 80150b4:	4618      	mov	r0, r3
 80150b6:	3714      	adds	r7, #20
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080150bc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80150bc:	b580      	push	{r7, lr}
 80150be:	b084      	sub	sp, #16
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d001      	beq.n	80150d2 <osDelay+0x16>
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	e000      	b.n	80150d4 <osDelay+0x18>
 80150d2:	2301      	movs	r3, #1
 80150d4:	4618      	mov	r0, r3
 80150d6:	f001 f91b 	bl	8016310 <vTaskDelay>
  
  return osOK;
 80150da:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80150dc:	4618      	mov	r0, r3
 80150de:	3710      	adds	r7, #16
 80150e0:	46bd      	mov	sp, r7
 80150e2:	bd80      	pop	{r7, pc}

080150e4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80150e4:	b590      	push	{r4, r7, lr}
 80150e6:	b085      	sub	sp, #20
 80150e8:	af02      	add	r7, sp, #8
 80150ea:	6078      	str	r0, [r7, #4]
 80150ec:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	689b      	ldr	r3, [r3, #8]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d011      	beq.n	801511a <osMessageCreate+0x36>
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	68db      	ldr	r3, [r3, #12]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d00d      	beq.n	801511a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	6818      	ldr	r0, [r3, #0]
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	6859      	ldr	r1, [r3, #4]
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	689a      	ldr	r2, [r3, #8]
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	68db      	ldr	r3, [r3, #12]
 801510e:	2400      	movs	r4, #0
 8015110:	9400      	str	r4, [sp, #0]
 8015112:	f000 f9f9 	bl	8015508 <xQueueGenericCreateStatic>
 8015116:	4603      	mov	r3, r0
 8015118:	e008      	b.n	801512c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	6818      	ldr	r0, [r3, #0]
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	685b      	ldr	r3, [r3, #4]
 8015122:	2200      	movs	r2, #0
 8015124:	4619      	mov	r1, r3
 8015126:	f000 fa76 	bl	8015616 <xQueueGenericCreate>
 801512a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801512c:	4618      	mov	r0, r3
 801512e:	370c      	adds	r7, #12
 8015130:	46bd      	mov	sp, r7
 8015132:	bd90      	pop	{r4, r7, pc}

08015134 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015134:	b580      	push	{r7, lr}
 8015136:	b086      	sub	sp, #24
 8015138:	af00      	add	r7, sp, #0
 801513a:	60f8      	str	r0, [r7, #12]
 801513c:	60b9      	str	r1, [r7, #8]
 801513e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8015140:	2300      	movs	r3, #0
 8015142:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8015148:	697b      	ldr	r3, [r7, #20]
 801514a:	2b00      	cmp	r3, #0
 801514c:	d101      	bne.n	8015152 <osMessagePut+0x1e>
    ticks = 1;
 801514e:	2301      	movs	r3, #1
 8015150:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8015152:	f7ff ff32 	bl	8014fba <inHandlerMode>
 8015156:	4603      	mov	r3, r0
 8015158:	2b00      	cmp	r3, #0
 801515a:	d018      	beq.n	801518e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801515c:	f107 0210 	add.w	r2, r7, #16
 8015160:	f107 0108 	add.w	r1, r7, #8
 8015164:	2300      	movs	r3, #0
 8015166:	68f8      	ldr	r0, [r7, #12]
 8015168:	f000 fbc2 	bl	80158f0 <xQueueGenericSendFromISR>
 801516c:	4603      	mov	r3, r0
 801516e:	2b01      	cmp	r3, #1
 8015170:	d001      	beq.n	8015176 <osMessagePut+0x42>
      return osErrorOS;
 8015172:	23ff      	movs	r3, #255	@ 0xff
 8015174:	e018      	b.n	80151a8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015176:	693b      	ldr	r3, [r7, #16]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d014      	beq.n	80151a6 <osMessagePut+0x72>
 801517c:	4b0c      	ldr	r3, [pc, #48]	@ (80151b0 <osMessagePut+0x7c>)
 801517e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015182:	601a      	str	r2, [r3, #0]
 8015184:	f3bf 8f4f 	dsb	sy
 8015188:	f3bf 8f6f 	isb	sy
 801518c:	e00b      	b.n	80151a6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801518e:	f107 0108 	add.w	r1, r7, #8
 8015192:	2300      	movs	r3, #0
 8015194:	697a      	ldr	r2, [r7, #20]
 8015196:	68f8      	ldr	r0, [r7, #12]
 8015198:	f000 faa0 	bl	80156dc <xQueueGenericSend>
 801519c:	4603      	mov	r3, r0
 801519e:	2b01      	cmp	r3, #1
 80151a0:	d001      	beq.n	80151a6 <osMessagePut+0x72>
      return osErrorOS;
 80151a2:	23ff      	movs	r3, #255	@ 0xff
 80151a4:	e000      	b.n	80151a8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80151a6:	2300      	movs	r3, #0
}
 80151a8:	4618      	mov	r0, r3
 80151aa:	3718      	adds	r7, #24
 80151ac:	46bd      	mov	sp, r7
 80151ae:	bd80      	pop	{r7, pc}
 80151b0:	e000ed04 	.word	0xe000ed04

080151b4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80151b4:	b590      	push	{r4, r7, lr}
 80151b6:	b08b      	sub	sp, #44	@ 0x2c
 80151b8:	af00      	add	r7, sp, #0
 80151ba:	60f8      	str	r0, [r7, #12]
 80151bc:	60b9      	str	r1, [r7, #8]
 80151be:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80151c0:	68bb      	ldr	r3, [r7, #8]
 80151c2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80151c4:	2300      	movs	r3, #0
 80151c6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80151c8:	68bb      	ldr	r3, [r7, #8]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d10a      	bne.n	80151e4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80151ce:	2380      	movs	r3, #128	@ 0x80
 80151d0:	617b      	str	r3, [r7, #20]
    return event;
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	461c      	mov	r4, r3
 80151d6:	f107 0314 	add.w	r3, r7, #20
 80151da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80151de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80151e2:	e054      	b.n	801528e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80151e4:	2300      	movs	r3, #0
 80151e6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80151e8:	2300      	movs	r3, #0
 80151ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80151f2:	d103      	bne.n	80151fc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80151f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80151f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80151fa:	e009      	b.n	8015210 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d006      	beq.n	8015210 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8015206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015208:	2b00      	cmp	r3, #0
 801520a:	d101      	bne.n	8015210 <osMessageGet+0x5c>
      ticks = 1;
 801520c:	2301      	movs	r3, #1
 801520e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015210:	f7ff fed3 	bl	8014fba <inHandlerMode>
 8015214:	4603      	mov	r3, r0
 8015216:	2b00      	cmp	r3, #0
 8015218:	d01c      	beq.n	8015254 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801521a:	f107 0220 	add.w	r2, r7, #32
 801521e:	f107 0314 	add.w	r3, r7, #20
 8015222:	3304      	adds	r3, #4
 8015224:	4619      	mov	r1, r3
 8015226:	68b8      	ldr	r0, [r7, #8]
 8015228:	f000 fcee 	bl	8015c08 <xQueueReceiveFromISR>
 801522c:	4603      	mov	r3, r0
 801522e:	2b01      	cmp	r3, #1
 8015230:	d102      	bne.n	8015238 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015232:	2310      	movs	r3, #16
 8015234:	617b      	str	r3, [r7, #20]
 8015236:	e001      	b.n	801523c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015238:	2300      	movs	r3, #0
 801523a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801523c:	6a3b      	ldr	r3, [r7, #32]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d01d      	beq.n	801527e <osMessageGet+0xca>
 8015242:	4b15      	ldr	r3, [pc, #84]	@ (8015298 <osMessageGet+0xe4>)
 8015244:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015248:	601a      	str	r2, [r3, #0]
 801524a:	f3bf 8f4f 	dsb	sy
 801524e:	f3bf 8f6f 	isb	sy
 8015252:	e014      	b.n	801527e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015254:	f107 0314 	add.w	r3, r7, #20
 8015258:	3304      	adds	r3, #4
 801525a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801525c:	4619      	mov	r1, r3
 801525e:	68b8      	ldr	r0, [r7, #8]
 8015260:	f000 fbea 	bl	8015a38 <xQueueReceive>
 8015264:	4603      	mov	r3, r0
 8015266:	2b01      	cmp	r3, #1
 8015268:	d102      	bne.n	8015270 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801526a:	2310      	movs	r3, #16
 801526c:	617b      	str	r3, [r7, #20]
 801526e:	e006      	b.n	801527e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015272:	2b00      	cmp	r3, #0
 8015274:	d101      	bne.n	801527a <osMessageGet+0xc6>
 8015276:	2300      	movs	r3, #0
 8015278:	e000      	b.n	801527c <osMessageGet+0xc8>
 801527a:	2340      	movs	r3, #64	@ 0x40
 801527c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	461c      	mov	r4, r3
 8015282:	f107 0314 	add.w	r3, r7, #20
 8015286:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801528a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801528e:	68f8      	ldr	r0, [r7, #12]
 8015290:	372c      	adds	r7, #44	@ 0x2c
 8015292:	46bd      	mov	sp, r7
 8015294:	bd90      	pop	{r4, r7, pc}
 8015296:	bf00      	nop
 8015298:	e000ed04 	.word	0xe000ed04

0801529c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 801529c:	b580      	push	{r7, lr}
 801529e:	b082      	sub	sp, #8
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80152a4:	f7ff fe89 	bl	8014fba <inHandlerMode>
 80152a8:	4603      	mov	r3, r0
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d004      	beq.n	80152b8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80152ae:	6878      	ldr	r0, [r7, #4]
 80152b0:	f000 fd53 	bl	8015d5a <uxQueueMessagesWaitingFromISR>
 80152b4:	4603      	mov	r3, r0
 80152b6:	e003      	b.n	80152c0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80152b8:	6878      	ldr	r0, [r7, #4]
 80152ba:	f000 fd2d 	bl	8015d18 <uxQueueMessagesWaiting>
 80152be:	4603      	mov	r3, r0
  }
}
 80152c0:	4618      	mov	r0, r3
 80152c2:	3708      	adds	r7, #8
 80152c4:	46bd      	mov	sp, r7
 80152c6:	bd80      	pop	{r7, pc}

080152c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80152c8:	b480      	push	{r7}
 80152ca:	b083      	sub	sp, #12
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	f103 0208 	add.w	r2, r3, #8
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80152e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	f103 0208 	add.w	r2, r3, #8
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	f103 0208 	add.w	r2, r3, #8
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	2200      	movs	r2, #0
 80152fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80152fc:	bf00      	nop
 80152fe:	370c      	adds	r7, #12
 8015300:	46bd      	mov	sp, r7
 8015302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015306:	4770      	bx	lr

08015308 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015308:	b480      	push	{r7}
 801530a:	b083      	sub	sp, #12
 801530c:	af00      	add	r7, sp, #0
 801530e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	2200      	movs	r2, #0
 8015314:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015316:	bf00      	nop
 8015318:	370c      	adds	r7, #12
 801531a:	46bd      	mov	sp, r7
 801531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015320:	4770      	bx	lr

08015322 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015322:	b480      	push	{r7}
 8015324:	b085      	sub	sp, #20
 8015326:	af00      	add	r7, sp, #0
 8015328:	6078      	str	r0, [r7, #4]
 801532a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	685b      	ldr	r3, [r3, #4]
 8015330:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015332:	683b      	ldr	r3, [r7, #0]
 8015334:	68fa      	ldr	r2, [r7, #12]
 8015336:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015338:	68fb      	ldr	r3, [r7, #12]
 801533a:	689a      	ldr	r2, [r3, #8]
 801533c:	683b      	ldr	r3, [r7, #0]
 801533e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015340:	68fb      	ldr	r3, [r7, #12]
 8015342:	689b      	ldr	r3, [r3, #8]
 8015344:	683a      	ldr	r2, [r7, #0]
 8015346:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015348:	68fb      	ldr	r3, [r7, #12]
 801534a:	683a      	ldr	r2, [r7, #0]
 801534c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	687a      	ldr	r2, [r7, #4]
 8015352:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	1c5a      	adds	r2, r3, #1
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	601a      	str	r2, [r3, #0]
}
 801535e:	bf00      	nop
 8015360:	3714      	adds	r7, #20
 8015362:	46bd      	mov	sp, r7
 8015364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015368:	4770      	bx	lr

0801536a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801536a:	b480      	push	{r7}
 801536c:	b085      	sub	sp, #20
 801536e:	af00      	add	r7, sp, #0
 8015370:	6078      	str	r0, [r7, #4]
 8015372:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015374:	683b      	ldr	r3, [r7, #0]
 8015376:	681b      	ldr	r3, [r3, #0]
 8015378:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801537a:	68bb      	ldr	r3, [r7, #8]
 801537c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015380:	d103      	bne.n	801538a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	691b      	ldr	r3, [r3, #16]
 8015386:	60fb      	str	r3, [r7, #12]
 8015388:	e00c      	b.n	80153a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	3308      	adds	r3, #8
 801538e:	60fb      	str	r3, [r7, #12]
 8015390:	e002      	b.n	8015398 <vListInsert+0x2e>
 8015392:	68fb      	ldr	r3, [r7, #12]
 8015394:	685b      	ldr	r3, [r3, #4]
 8015396:	60fb      	str	r3, [r7, #12]
 8015398:	68fb      	ldr	r3, [r7, #12]
 801539a:	685b      	ldr	r3, [r3, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	68ba      	ldr	r2, [r7, #8]
 80153a0:	429a      	cmp	r2, r3
 80153a2:	d2f6      	bcs.n	8015392 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	685a      	ldr	r2, [r3, #4]
 80153a8:	683b      	ldr	r3, [r7, #0]
 80153aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	685b      	ldr	r3, [r3, #4]
 80153b0:	683a      	ldr	r2, [r7, #0]
 80153b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80153b4:	683b      	ldr	r3, [r7, #0]
 80153b6:	68fa      	ldr	r2, [r7, #12]
 80153b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	683a      	ldr	r2, [r7, #0]
 80153be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80153c0:	683b      	ldr	r3, [r7, #0]
 80153c2:	687a      	ldr	r2, [r7, #4]
 80153c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	1c5a      	adds	r2, r3, #1
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	601a      	str	r2, [r3, #0]
}
 80153d0:	bf00      	nop
 80153d2:	3714      	adds	r7, #20
 80153d4:	46bd      	mov	sp, r7
 80153d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153da:	4770      	bx	lr

080153dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80153dc:	b480      	push	{r7}
 80153de:	b085      	sub	sp, #20
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	691b      	ldr	r3, [r3, #16]
 80153e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	685b      	ldr	r3, [r3, #4]
 80153ee:	687a      	ldr	r2, [r7, #4]
 80153f0:	6892      	ldr	r2, [r2, #8]
 80153f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	689b      	ldr	r3, [r3, #8]
 80153f8:	687a      	ldr	r2, [r7, #4]
 80153fa:	6852      	ldr	r2, [r2, #4]
 80153fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80153fe:	68fb      	ldr	r3, [r7, #12]
 8015400:	685b      	ldr	r3, [r3, #4]
 8015402:	687a      	ldr	r2, [r7, #4]
 8015404:	429a      	cmp	r2, r3
 8015406:	d103      	bne.n	8015410 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	689a      	ldr	r2, [r3, #8]
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	2200      	movs	r2, #0
 8015414:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015416:	68fb      	ldr	r3, [r7, #12]
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	1e5a      	subs	r2, r3, #1
 801541c:	68fb      	ldr	r3, [r7, #12]
 801541e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	681b      	ldr	r3, [r3, #0]
}
 8015424:	4618      	mov	r0, r3
 8015426:	3714      	adds	r7, #20
 8015428:	46bd      	mov	sp, r7
 801542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801542e:	4770      	bx	lr

08015430 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015430:	b580      	push	{r7, lr}
 8015432:	b084      	sub	sp, #16
 8015434:	af00      	add	r7, sp, #0
 8015436:	6078      	str	r0, [r7, #4]
 8015438:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	2b00      	cmp	r3, #0
 8015442:	d10d      	bne.n	8015460 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015448:	b672      	cpsid	i
 801544a:	f383 8811 	msr	BASEPRI, r3
 801544e:	f3bf 8f6f 	isb	sy
 8015452:	f3bf 8f4f 	dsb	sy
 8015456:	b662      	cpsie	i
 8015458:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801545a:	bf00      	nop
 801545c:	bf00      	nop
 801545e:	e7fd      	b.n	801545c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015460:	f001 fe14 	bl	801708c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015464:	68fb      	ldr	r3, [r7, #12]
 8015466:	681a      	ldr	r2, [r3, #0]
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801546c:	68f9      	ldr	r1, [r7, #12]
 801546e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015470:	fb01 f303 	mul.w	r3, r1, r3
 8015474:	441a      	add	r2, r3
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	2200      	movs	r2, #0
 801547e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	681a      	ldr	r2, [r3, #0]
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	681a      	ldr	r2, [r3, #0]
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015490:	3b01      	subs	r3, #1
 8015492:	68f9      	ldr	r1, [r7, #12]
 8015494:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015496:	fb01 f303 	mul.w	r3, r1, r3
 801549a:	441a      	add	r2, r3
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	22ff      	movs	r2, #255	@ 0xff
 80154a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	22ff      	movs	r2, #255	@ 0xff
 80154ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80154b0:	683b      	ldr	r3, [r7, #0]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d114      	bne.n	80154e0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80154b6:	68fb      	ldr	r3, [r7, #12]
 80154b8:	691b      	ldr	r3, [r3, #16]
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d01a      	beq.n	80154f4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	3310      	adds	r3, #16
 80154c2:	4618      	mov	r0, r3
 80154c4:	f001 f9fa 	bl	80168bc <xTaskRemoveFromEventList>
 80154c8:	4603      	mov	r3, r0
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d012      	beq.n	80154f4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80154ce:	4b0d      	ldr	r3, [pc, #52]	@ (8015504 <xQueueGenericReset+0xd4>)
 80154d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80154d4:	601a      	str	r2, [r3, #0]
 80154d6:	f3bf 8f4f 	dsb	sy
 80154da:	f3bf 8f6f 	isb	sy
 80154de:	e009      	b.n	80154f4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80154e0:	68fb      	ldr	r3, [r7, #12]
 80154e2:	3310      	adds	r3, #16
 80154e4:	4618      	mov	r0, r3
 80154e6:	f7ff feef 	bl	80152c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	3324      	adds	r3, #36	@ 0x24
 80154ee:	4618      	mov	r0, r3
 80154f0:	f7ff feea 	bl	80152c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80154f4:	f001 fe00 	bl	80170f8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80154f8:	2301      	movs	r3, #1
}
 80154fa:	4618      	mov	r0, r3
 80154fc:	3710      	adds	r7, #16
 80154fe:	46bd      	mov	sp, r7
 8015500:	bd80      	pop	{r7, pc}
 8015502:	bf00      	nop
 8015504:	e000ed04 	.word	0xe000ed04

08015508 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015508:	b580      	push	{r7, lr}
 801550a:	b08e      	sub	sp, #56	@ 0x38
 801550c:	af02      	add	r7, sp, #8
 801550e:	60f8      	str	r0, [r7, #12]
 8015510:	60b9      	str	r1, [r7, #8]
 8015512:	607a      	str	r2, [r7, #4]
 8015514:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	2b00      	cmp	r3, #0
 801551a:	d10d      	bne.n	8015538 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 801551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015520:	b672      	cpsid	i
 8015522:	f383 8811 	msr	BASEPRI, r3
 8015526:	f3bf 8f6f 	isb	sy
 801552a:	f3bf 8f4f 	dsb	sy
 801552e:	b662      	cpsie	i
 8015530:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015532:	bf00      	nop
 8015534:	bf00      	nop
 8015536:	e7fd      	b.n	8015534 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d10d      	bne.n	801555a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015542:	b672      	cpsid	i
 8015544:	f383 8811 	msr	BASEPRI, r3
 8015548:	f3bf 8f6f 	isb	sy
 801554c:	f3bf 8f4f 	dsb	sy
 8015550:	b662      	cpsie	i
 8015552:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015554:	bf00      	nop
 8015556:	bf00      	nop
 8015558:	e7fd      	b.n	8015556 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d002      	beq.n	8015566 <xQueueGenericCreateStatic+0x5e>
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d001      	beq.n	801556a <xQueueGenericCreateStatic+0x62>
 8015566:	2301      	movs	r3, #1
 8015568:	e000      	b.n	801556c <xQueueGenericCreateStatic+0x64>
 801556a:	2300      	movs	r3, #0
 801556c:	2b00      	cmp	r3, #0
 801556e:	d10d      	bne.n	801558c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015574:	b672      	cpsid	i
 8015576:	f383 8811 	msr	BASEPRI, r3
 801557a:	f3bf 8f6f 	isb	sy
 801557e:	f3bf 8f4f 	dsb	sy
 8015582:	b662      	cpsie	i
 8015584:	623b      	str	r3, [r7, #32]
}
 8015586:	bf00      	nop
 8015588:	bf00      	nop
 801558a:	e7fd      	b.n	8015588 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	2b00      	cmp	r3, #0
 8015590:	d102      	bne.n	8015598 <xQueueGenericCreateStatic+0x90>
 8015592:	68bb      	ldr	r3, [r7, #8]
 8015594:	2b00      	cmp	r3, #0
 8015596:	d101      	bne.n	801559c <xQueueGenericCreateStatic+0x94>
 8015598:	2301      	movs	r3, #1
 801559a:	e000      	b.n	801559e <xQueueGenericCreateStatic+0x96>
 801559c:	2300      	movs	r3, #0
 801559e:	2b00      	cmp	r3, #0
 80155a0:	d10d      	bne.n	80155be <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80155a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155a6:	b672      	cpsid	i
 80155a8:	f383 8811 	msr	BASEPRI, r3
 80155ac:	f3bf 8f6f 	isb	sy
 80155b0:	f3bf 8f4f 	dsb	sy
 80155b4:	b662      	cpsie	i
 80155b6:	61fb      	str	r3, [r7, #28]
}
 80155b8:	bf00      	nop
 80155ba:	bf00      	nop
 80155bc:	e7fd      	b.n	80155ba <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80155be:	2348      	movs	r3, #72	@ 0x48
 80155c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80155c2:	697b      	ldr	r3, [r7, #20]
 80155c4:	2b48      	cmp	r3, #72	@ 0x48
 80155c6:	d00d      	beq.n	80155e4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80155c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155cc:	b672      	cpsid	i
 80155ce:	f383 8811 	msr	BASEPRI, r3
 80155d2:	f3bf 8f6f 	isb	sy
 80155d6:	f3bf 8f4f 	dsb	sy
 80155da:	b662      	cpsie	i
 80155dc:	61bb      	str	r3, [r7, #24]
}
 80155de:	bf00      	nop
 80155e0:	bf00      	nop
 80155e2:	e7fd      	b.n	80155e0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80155e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80155e6:	683b      	ldr	r3, [r7, #0]
 80155e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80155ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d00d      	beq.n	801560c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80155f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155f2:	2201      	movs	r2, #1
 80155f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80155f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80155fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155fe:	9300      	str	r3, [sp, #0]
 8015600:	4613      	mov	r3, r2
 8015602:	687a      	ldr	r2, [r7, #4]
 8015604:	68b9      	ldr	r1, [r7, #8]
 8015606:	68f8      	ldr	r0, [r7, #12]
 8015608:	f000 f848 	bl	801569c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801560c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801560e:	4618      	mov	r0, r3
 8015610:	3730      	adds	r7, #48	@ 0x30
 8015612:	46bd      	mov	sp, r7
 8015614:	bd80      	pop	{r7, pc}

08015616 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015616:	b580      	push	{r7, lr}
 8015618:	b08a      	sub	sp, #40	@ 0x28
 801561a:	af02      	add	r7, sp, #8
 801561c:	60f8      	str	r0, [r7, #12]
 801561e:	60b9      	str	r1, [r7, #8]
 8015620:	4613      	mov	r3, r2
 8015622:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d10d      	bne.n	8015646 <xQueueGenericCreate+0x30>
	__asm volatile
 801562a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801562e:	b672      	cpsid	i
 8015630:	f383 8811 	msr	BASEPRI, r3
 8015634:	f3bf 8f6f 	isb	sy
 8015638:	f3bf 8f4f 	dsb	sy
 801563c:	b662      	cpsie	i
 801563e:	613b      	str	r3, [r7, #16]
}
 8015640:	bf00      	nop
 8015642:	bf00      	nop
 8015644:	e7fd      	b.n	8015642 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015646:	68bb      	ldr	r3, [r7, #8]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d102      	bne.n	8015652 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801564c:	2300      	movs	r3, #0
 801564e:	61fb      	str	r3, [r7, #28]
 8015650:	e004      	b.n	801565c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015652:	68fb      	ldr	r3, [r7, #12]
 8015654:	68ba      	ldr	r2, [r7, #8]
 8015656:	fb02 f303 	mul.w	r3, r2, r3
 801565a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801565c:	69fb      	ldr	r3, [r7, #28]
 801565e:	3348      	adds	r3, #72	@ 0x48
 8015660:	4618      	mov	r0, r3
 8015662:	f001 fe41 	bl	80172e8 <pvPortMalloc>
 8015666:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015668:	69bb      	ldr	r3, [r7, #24]
 801566a:	2b00      	cmp	r3, #0
 801566c:	d011      	beq.n	8015692 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801566e:	69bb      	ldr	r3, [r7, #24]
 8015670:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015672:	697b      	ldr	r3, [r7, #20]
 8015674:	3348      	adds	r3, #72	@ 0x48
 8015676:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	2200      	movs	r2, #0
 801567c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015680:	79fa      	ldrb	r2, [r7, #7]
 8015682:	69bb      	ldr	r3, [r7, #24]
 8015684:	9300      	str	r3, [sp, #0]
 8015686:	4613      	mov	r3, r2
 8015688:	697a      	ldr	r2, [r7, #20]
 801568a:	68b9      	ldr	r1, [r7, #8]
 801568c:	68f8      	ldr	r0, [r7, #12]
 801568e:	f000 f805 	bl	801569c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015692:	69bb      	ldr	r3, [r7, #24]
	}
 8015694:	4618      	mov	r0, r3
 8015696:	3720      	adds	r7, #32
 8015698:	46bd      	mov	sp, r7
 801569a:	bd80      	pop	{r7, pc}

0801569c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801569c:	b580      	push	{r7, lr}
 801569e:	b084      	sub	sp, #16
 80156a0:	af00      	add	r7, sp, #0
 80156a2:	60f8      	str	r0, [r7, #12]
 80156a4:	60b9      	str	r1, [r7, #8]
 80156a6:	607a      	str	r2, [r7, #4]
 80156a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80156aa:	68bb      	ldr	r3, [r7, #8]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d103      	bne.n	80156b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80156b0:	69bb      	ldr	r3, [r7, #24]
 80156b2:	69ba      	ldr	r2, [r7, #24]
 80156b4:	601a      	str	r2, [r3, #0]
 80156b6:	e002      	b.n	80156be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80156b8:	69bb      	ldr	r3, [r7, #24]
 80156ba:	687a      	ldr	r2, [r7, #4]
 80156bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80156be:	69bb      	ldr	r3, [r7, #24]
 80156c0:	68fa      	ldr	r2, [r7, #12]
 80156c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80156c4:	69bb      	ldr	r3, [r7, #24]
 80156c6:	68ba      	ldr	r2, [r7, #8]
 80156c8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80156ca:	2101      	movs	r1, #1
 80156cc:	69b8      	ldr	r0, [r7, #24]
 80156ce:	f7ff feaf 	bl	8015430 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80156d2:	bf00      	nop
 80156d4:	3710      	adds	r7, #16
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}
	...

080156dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80156dc:	b580      	push	{r7, lr}
 80156de:	b08e      	sub	sp, #56	@ 0x38
 80156e0:	af00      	add	r7, sp, #0
 80156e2:	60f8      	str	r0, [r7, #12]
 80156e4:	60b9      	str	r1, [r7, #8]
 80156e6:	607a      	str	r2, [r7, #4]
 80156e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80156ea:	2300      	movs	r3, #0
 80156ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80156ee:	68fb      	ldr	r3, [r7, #12]
 80156f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80156f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d10d      	bne.n	8015714 <xQueueGenericSend+0x38>
	__asm volatile
 80156f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156fc:	b672      	cpsid	i
 80156fe:	f383 8811 	msr	BASEPRI, r3
 8015702:	f3bf 8f6f 	isb	sy
 8015706:	f3bf 8f4f 	dsb	sy
 801570a:	b662      	cpsie	i
 801570c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801570e:	bf00      	nop
 8015710:	bf00      	nop
 8015712:	e7fd      	b.n	8015710 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015714:	68bb      	ldr	r3, [r7, #8]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d103      	bne.n	8015722 <xQueueGenericSend+0x46>
 801571a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801571e:	2b00      	cmp	r3, #0
 8015720:	d101      	bne.n	8015726 <xQueueGenericSend+0x4a>
 8015722:	2301      	movs	r3, #1
 8015724:	e000      	b.n	8015728 <xQueueGenericSend+0x4c>
 8015726:	2300      	movs	r3, #0
 8015728:	2b00      	cmp	r3, #0
 801572a:	d10d      	bne.n	8015748 <xQueueGenericSend+0x6c>
	__asm volatile
 801572c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015730:	b672      	cpsid	i
 8015732:	f383 8811 	msr	BASEPRI, r3
 8015736:	f3bf 8f6f 	isb	sy
 801573a:	f3bf 8f4f 	dsb	sy
 801573e:	b662      	cpsie	i
 8015740:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015742:	bf00      	nop
 8015744:	bf00      	nop
 8015746:	e7fd      	b.n	8015744 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015748:	683b      	ldr	r3, [r7, #0]
 801574a:	2b02      	cmp	r3, #2
 801574c:	d103      	bne.n	8015756 <xQueueGenericSend+0x7a>
 801574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015752:	2b01      	cmp	r3, #1
 8015754:	d101      	bne.n	801575a <xQueueGenericSend+0x7e>
 8015756:	2301      	movs	r3, #1
 8015758:	e000      	b.n	801575c <xQueueGenericSend+0x80>
 801575a:	2300      	movs	r3, #0
 801575c:	2b00      	cmp	r3, #0
 801575e:	d10d      	bne.n	801577c <xQueueGenericSend+0xa0>
	__asm volatile
 8015760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015764:	b672      	cpsid	i
 8015766:	f383 8811 	msr	BASEPRI, r3
 801576a:	f3bf 8f6f 	isb	sy
 801576e:	f3bf 8f4f 	dsb	sy
 8015772:	b662      	cpsie	i
 8015774:	623b      	str	r3, [r7, #32]
}
 8015776:	bf00      	nop
 8015778:	bf00      	nop
 801577a:	e7fd      	b.n	8015778 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801577c:	f001 fa68 	bl	8016c50 <xTaskGetSchedulerState>
 8015780:	4603      	mov	r3, r0
 8015782:	2b00      	cmp	r3, #0
 8015784:	d102      	bne.n	801578c <xQueueGenericSend+0xb0>
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d101      	bne.n	8015790 <xQueueGenericSend+0xb4>
 801578c:	2301      	movs	r3, #1
 801578e:	e000      	b.n	8015792 <xQueueGenericSend+0xb6>
 8015790:	2300      	movs	r3, #0
 8015792:	2b00      	cmp	r3, #0
 8015794:	d10d      	bne.n	80157b2 <xQueueGenericSend+0xd6>
	__asm volatile
 8015796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801579a:	b672      	cpsid	i
 801579c:	f383 8811 	msr	BASEPRI, r3
 80157a0:	f3bf 8f6f 	isb	sy
 80157a4:	f3bf 8f4f 	dsb	sy
 80157a8:	b662      	cpsie	i
 80157aa:	61fb      	str	r3, [r7, #28]
}
 80157ac:	bf00      	nop
 80157ae:	bf00      	nop
 80157b0:	e7fd      	b.n	80157ae <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80157b2:	f001 fc6b 	bl	801708c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80157b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80157ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80157be:	429a      	cmp	r2, r3
 80157c0:	d302      	bcc.n	80157c8 <xQueueGenericSend+0xec>
 80157c2:	683b      	ldr	r3, [r7, #0]
 80157c4:	2b02      	cmp	r3, #2
 80157c6:	d129      	bne.n	801581c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80157c8:	683a      	ldr	r2, [r7, #0]
 80157ca:	68b9      	ldr	r1, [r7, #8]
 80157cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157ce:	f000 fae5 	bl	8015d9c <prvCopyDataToQueue>
 80157d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80157d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d010      	beq.n	80157fe <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80157dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157de:	3324      	adds	r3, #36	@ 0x24
 80157e0:	4618      	mov	r0, r3
 80157e2:	f001 f86b 	bl	80168bc <xTaskRemoveFromEventList>
 80157e6:	4603      	mov	r3, r0
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d013      	beq.n	8015814 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80157ec:	4b3f      	ldr	r3, [pc, #252]	@ (80158ec <xQueueGenericSend+0x210>)
 80157ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157f2:	601a      	str	r2, [r3, #0]
 80157f4:	f3bf 8f4f 	dsb	sy
 80157f8:	f3bf 8f6f 	isb	sy
 80157fc:	e00a      	b.n	8015814 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80157fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015800:	2b00      	cmp	r3, #0
 8015802:	d007      	beq.n	8015814 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015804:	4b39      	ldr	r3, [pc, #228]	@ (80158ec <xQueueGenericSend+0x210>)
 8015806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801580a:	601a      	str	r2, [r3, #0]
 801580c:	f3bf 8f4f 	dsb	sy
 8015810:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015814:	f001 fc70 	bl	80170f8 <vPortExitCritical>
				return pdPASS;
 8015818:	2301      	movs	r3, #1
 801581a:	e063      	b.n	80158e4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	2b00      	cmp	r3, #0
 8015820:	d103      	bne.n	801582a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015822:	f001 fc69 	bl	80170f8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015826:	2300      	movs	r3, #0
 8015828:	e05c      	b.n	80158e4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 801582a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801582c:	2b00      	cmp	r3, #0
 801582e:	d106      	bne.n	801583e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015830:	f107 0314 	add.w	r3, r7, #20
 8015834:	4618      	mov	r0, r3
 8015836:	f001 f8a7 	bl	8016988 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801583a:	2301      	movs	r3, #1
 801583c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801583e:	f001 fc5b 	bl	80170f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015842:	f000 fe03 	bl	801644c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015846:	f001 fc21 	bl	801708c <vPortEnterCritical>
 801584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801584c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015850:	b25b      	sxtb	r3, r3
 8015852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015856:	d103      	bne.n	8015860 <xQueueGenericSend+0x184>
 8015858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801585a:	2200      	movs	r2, #0
 801585c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015862:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015866:	b25b      	sxtb	r3, r3
 8015868:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801586c:	d103      	bne.n	8015876 <xQueueGenericSend+0x19a>
 801586e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015870:	2200      	movs	r2, #0
 8015872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015876:	f001 fc3f 	bl	80170f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801587a:	1d3a      	adds	r2, r7, #4
 801587c:	f107 0314 	add.w	r3, r7, #20
 8015880:	4611      	mov	r1, r2
 8015882:	4618      	mov	r0, r3
 8015884:	f001 f896 	bl	80169b4 <xTaskCheckForTimeOut>
 8015888:	4603      	mov	r3, r0
 801588a:	2b00      	cmp	r3, #0
 801588c:	d124      	bne.n	80158d8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801588e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015890:	f000 fb7c 	bl	8015f8c <prvIsQueueFull>
 8015894:	4603      	mov	r3, r0
 8015896:	2b00      	cmp	r3, #0
 8015898:	d018      	beq.n	80158cc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801589c:	3310      	adds	r3, #16
 801589e:	687a      	ldr	r2, [r7, #4]
 80158a0:	4611      	mov	r1, r2
 80158a2:	4618      	mov	r0, r3
 80158a4:	f000 ffe2 	bl	801686c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80158a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158aa:	f000 fb07 	bl	8015ebc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80158ae:	f000 fddb 	bl	8016468 <xTaskResumeAll>
 80158b2:	4603      	mov	r3, r0
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	f47f af7c 	bne.w	80157b2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80158ba:	4b0c      	ldr	r3, [pc, #48]	@ (80158ec <xQueueGenericSend+0x210>)
 80158bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80158c0:	601a      	str	r2, [r3, #0]
 80158c2:	f3bf 8f4f 	dsb	sy
 80158c6:	f3bf 8f6f 	isb	sy
 80158ca:	e772      	b.n	80157b2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80158cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158ce:	f000 faf5 	bl	8015ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80158d2:	f000 fdc9 	bl	8016468 <xTaskResumeAll>
 80158d6:	e76c      	b.n	80157b2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80158d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158da:	f000 faef 	bl	8015ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80158de:	f000 fdc3 	bl	8016468 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80158e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80158e4:	4618      	mov	r0, r3
 80158e6:	3738      	adds	r7, #56	@ 0x38
 80158e8:	46bd      	mov	sp, r7
 80158ea:	bd80      	pop	{r7, pc}
 80158ec:	e000ed04 	.word	0xe000ed04

080158f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80158f0:	b580      	push	{r7, lr}
 80158f2:	b08e      	sub	sp, #56	@ 0x38
 80158f4:	af00      	add	r7, sp, #0
 80158f6:	60f8      	str	r0, [r7, #12]
 80158f8:	60b9      	str	r1, [r7, #8]
 80158fa:	607a      	str	r2, [r7, #4]
 80158fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80158fe:	68fb      	ldr	r3, [r7, #12]
 8015900:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015904:	2b00      	cmp	r3, #0
 8015906:	d10d      	bne.n	8015924 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801590c:	b672      	cpsid	i
 801590e:	f383 8811 	msr	BASEPRI, r3
 8015912:	f3bf 8f6f 	isb	sy
 8015916:	f3bf 8f4f 	dsb	sy
 801591a:	b662      	cpsie	i
 801591c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801591e:	bf00      	nop
 8015920:	bf00      	nop
 8015922:	e7fd      	b.n	8015920 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015924:	68bb      	ldr	r3, [r7, #8]
 8015926:	2b00      	cmp	r3, #0
 8015928:	d103      	bne.n	8015932 <xQueueGenericSendFromISR+0x42>
 801592a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801592e:	2b00      	cmp	r3, #0
 8015930:	d101      	bne.n	8015936 <xQueueGenericSendFromISR+0x46>
 8015932:	2301      	movs	r3, #1
 8015934:	e000      	b.n	8015938 <xQueueGenericSendFromISR+0x48>
 8015936:	2300      	movs	r3, #0
 8015938:	2b00      	cmp	r3, #0
 801593a:	d10d      	bne.n	8015958 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 801593c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015940:	b672      	cpsid	i
 8015942:	f383 8811 	msr	BASEPRI, r3
 8015946:	f3bf 8f6f 	isb	sy
 801594a:	f3bf 8f4f 	dsb	sy
 801594e:	b662      	cpsie	i
 8015950:	623b      	str	r3, [r7, #32]
}
 8015952:	bf00      	nop
 8015954:	bf00      	nop
 8015956:	e7fd      	b.n	8015954 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015958:	683b      	ldr	r3, [r7, #0]
 801595a:	2b02      	cmp	r3, #2
 801595c:	d103      	bne.n	8015966 <xQueueGenericSendFromISR+0x76>
 801595e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015962:	2b01      	cmp	r3, #1
 8015964:	d101      	bne.n	801596a <xQueueGenericSendFromISR+0x7a>
 8015966:	2301      	movs	r3, #1
 8015968:	e000      	b.n	801596c <xQueueGenericSendFromISR+0x7c>
 801596a:	2300      	movs	r3, #0
 801596c:	2b00      	cmp	r3, #0
 801596e:	d10d      	bne.n	801598c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015974:	b672      	cpsid	i
 8015976:	f383 8811 	msr	BASEPRI, r3
 801597a:	f3bf 8f6f 	isb	sy
 801597e:	f3bf 8f4f 	dsb	sy
 8015982:	b662      	cpsie	i
 8015984:	61fb      	str	r3, [r7, #28]
}
 8015986:	bf00      	nop
 8015988:	bf00      	nop
 801598a:	e7fd      	b.n	8015988 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801598c:	f001 fc66 	bl	801725c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015990:	f3ef 8211 	mrs	r2, BASEPRI
 8015994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015998:	b672      	cpsid	i
 801599a:	f383 8811 	msr	BASEPRI, r3
 801599e:	f3bf 8f6f 	isb	sy
 80159a2:	f3bf 8f4f 	dsb	sy
 80159a6:	b662      	cpsie	i
 80159a8:	61ba      	str	r2, [r7, #24]
 80159aa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80159ac:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80159ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80159b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80159b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80159b8:	429a      	cmp	r2, r3
 80159ba:	d302      	bcc.n	80159c2 <xQueueGenericSendFromISR+0xd2>
 80159bc:	683b      	ldr	r3, [r7, #0]
 80159be:	2b02      	cmp	r3, #2
 80159c0:	d12c      	bne.n	8015a1c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80159c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80159c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80159cc:	683a      	ldr	r2, [r7, #0]
 80159ce:	68b9      	ldr	r1, [r7, #8]
 80159d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80159d2:	f000 f9e3 	bl	8015d9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80159d6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80159da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80159de:	d112      	bne.n	8015a06 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80159e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d016      	beq.n	8015a16 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80159e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159ea:	3324      	adds	r3, #36	@ 0x24
 80159ec:	4618      	mov	r0, r3
 80159ee:	f000 ff65 	bl	80168bc <xTaskRemoveFromEventList>
 80159f2:	4603      	mov	r3, r0
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	d00e      	beq.n	8015a16 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d00b      	beq.n	8015a16 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	2201      	movs	r2, #1
 8015a02:	601a      	str	r2, [r3, #0]
 8015a04:	e007      	b.n	8015a16 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015a06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015a0a:	3301      	adds	r3, #1
 8015a0c:	b2db      	uxtb	r3, r3
 8015a0e:	b25a      	sxtb	r2, r3
 8015a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015a16:	2301      	movs	r3, #1
 8015a18:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015a1a:	e001      	b.n	8015a20 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8015a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a22:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015a24:	693b      	ldr	r3, [r7, #16]
 8015a26:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015a2a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015a2e:	4618      	mov	r0, r3
 8015a30:	3738      	adds	r7, #56	@ 0x38
 8015a32:	46bd      	mov	sp, r7
 8015a34:	bd80      	pop	{r7, pc}
	...

08015a38 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015a38:	b580      	push	{r7, lr}
 8015a3a:	b08c      	sub	sp, #48	@ 0x30
 8015a3c:	af00      	add	r7, sp, #0
 8015a3e:	60f8      	str	r0, [r7, #12]
 8015a40:	60b9      	str	r1, [r7, #8]
 8015a42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015a44:	2300      	movs	r3, #0
 8015a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015a48:	68fb      	ldr	r3, [r7, #12]
 8015a4a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d10d      	bne.n	8015a6e <xQueueReceive+0x36>
	__asm volatile
 8015a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a56:	b672      	cpsid	i
 8015a58:	f383 8811 	msr	BASEPRI, r3
 8015a5c:	f3bf 8f6f 	isb	sy
 8015a60:	f3bf 8f4f 	dsb	sy
 8015a64:	b662      	cpsie	i
 8015a66:	623b      	str	r3, [r7, #32]
}
 8015a68:	bf00      	nop
 8015a6a:	bf00      	nop
 8015a6c:	e7fd      	b.n	8015a6a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015a6e:	68bb      	ldr	r3, [r7, #8]
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d103      	bne.n	8015a7c <xQueueReceive+0x44>
 8015a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d101      	bne.n	8015a80 <xQueueReceive+0x48>
 8015a7c:	2301      	movs	r3, #1
 8015a7e:	e000      	b.n	8015a82 <xQueueReceive+0x4a>
 8015a80:	2300      	movs	r3, #0
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d10d      	bne.n	8015aa2 <xQueueReceive+0x6a>
	__asm volatile
 8015a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a8a:	b672      	cpsid	i
 8015a8c:	f383 8811 	msr	BASEPRI, r3
 8015a90:	f3bf 8f6f 	isb	sy
 8015a94:	f3bf 8f4f 	dsb	sy
 8015a98:	b662      	cpsie	i
 8015a9a:	61fb      	str	r3, [r7, #28]
}
 8015a9c:	bf00      	nop
 8015a9e:	bf00      	nop
 8015aa0:	e7fd      	b.n	8015a9e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015aa2:	f001 f8d5 	bl	8016c50 <xTaskGetSchedulerState>
 8015aa6:	4603      	mov	r3, r0
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d102      	bne.n	8015ab2 <xQueueReceive+0x7a>
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	d101      	bne.n	8015ab6 <xQueueReceive+0x7e>
 8015ab2:	2301      	movs	r3, #1
 8015ab4:	e000      	b.n	8015ab8 <xQueueReceive+0x80>
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	d10d      	bne.n	8015ad8 <xQueueReceive+0xa0>
	__asm volatile
 8015abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ac0:	b672      	cpsid	i
 8015ac2:	f383 8811 	msr	BASEPRI, r3
 8015ac6:	f3bf 8f6f 	isb	sy
 8015aca:	f3bf 8f4f 	dsb	sy
 8015ace:	b662      	cpsie	i
 8015ad0:	61bb      	str	r3, [r7, #24]
}
 8015ad2:	bf00      	nop
 8015ad4:	bf00      	nop
 8015ad6:	e7fd      	b.n	8015ad4 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015ad8:	f001 fad8 	bl	801708c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ae0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d01f      	beq.n	8015b28 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ae8:	68b9      	ldr	r1, [r7, #8]
 8015aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015aec:	f000 f9c0 	bl	8015e70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015af2:	1e5a      	subs	r2, r3, #1
 8015af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015af6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015afa:	691b      	ldr	r3, [r3, #16]
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d00f      	beq.n	8015b20 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b02:	3310      	adds	r3, #16
 8015b04:	4618      	mov	r0, r3
 8015b06:	f000 fed9 	bl	80168bc <xTaskRemoveFromEventList>
 8015b0a:	4603      	mov	r3, r0
 8015b0c:	2b00      	cmp	r3, #0
 8015b0e:	d007      	beq.n	8015b20 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015b10:	4b3c      	ldr	r3, [pc, #240]	@ (8015c04 <xQueueReceive+0x1cc>)
 8015b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b16:	601a      	str	r2, [r3, #0]
 8015b18:	f3bf 8f4f 	dsb	sy
 8015b1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015b20:	f001 faea 	bl	80170f8 <vPortExitCritical>
				return pdPASS;
 8015b24:	2301      	movs	r3, #1
 8015b26:	e069      	b.n	8015bfc <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d103      	bne.n	8015b36 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015b2e:	f001 fae3 	bl	80170f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015b32:	2300      	movs	r3, #0
 8015b34:	e062      	b.n	8015bfc <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d106      	bne.n	8015b4a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015b3c:	f107 0310 	add.w	r3, r7, #16
 8015b40:	4618      	mov	r0, r3
 8015b42:	f000 ff21 	bl	8016988 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015b46:	2301      	movs	r3, #1
 8015b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015b4a:	f001 fad5 	bl	80170f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015b4e:	f000 fc7d 	bl	801644c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015b52:	f001 fa9b 	bl	801708c <vPortEnterCritical>
 8015b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015b5c:	b25b      	sxtb	r3, r3
 8015b5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b62:	d103      	bne.n	8015b6c <xQueueReceive+0x134>
 8015b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b66:	2200      	movs	r2, #0
 8015b68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b72:	b25b      	sxtb	r3, r3
 8015b74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b78:	d103      	bne.n	8015b82 <xQueueReceive+0x14a>
 8015b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b7c:	2200      	movs	r2, #0
 8015b7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015b82:	f001 fab9 	bl	80170f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015b86:	1d3a      	adds	r2, r7, #4
 8015b88:	f107 0310 	add.w	r3, r7, #16
 8015b8c:	4611      	mov	r1, r2
 8015b8e:	4618      	mov	r0, r3
 8015b90:	f000 ff10 	bl	80169b4 <xTaskCheckForTimeOut>
 8015b94:	4603      	mov	r3, r0
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d123      	bne.n	8015be2 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015b9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b9c:	f000 f9e0 	bl	8015f60 <prvIsQueueEmpty>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d017      	beq.n	8015bd6 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ba8:	3324      	adds	r3, #36	@ 0x24
 8015baa:	687a      	ldr	r2, [r7, #4]
 8015bac:	4611      	mov	r1, r2
 8015bae:	4618      	mov	r0, r3
 8015bb0:	f000 fe5c 	bl	801686c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015bb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bb6:	f000 f981 	bl	8015ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015bba:	f000 fc55 	bl	8016468 <xTaskResumeAll>
 8015bbe:	4603      	mov	r3, r0
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d189      	bne.n	8015ad8 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8015c04 <xQueueReceive+0x1cc>)
 8015bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015bca:	601a      	str	r2, [r3, #0]
 8015bcc:	f3bf 8f4f 	dsb	sy
 8015bd0:	f3bf 8f6f 	isb	sy
 8015bd4:	e780      	b.n	8015ad8 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015bd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bd8:	f000 f970 	bl	8015ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015bdc:	f000 fc44 	bl	8016468 <xTaskResumeAll>
 8015be0:	e77a      	b.n	8015ad8 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015be4:	f000 f96a 	bl	8015ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015be8:	f000 fc3e 	bl	8016468 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015bec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bee:	f000 f9b7 	bl	8015f60 <prvIsQueueEmpty>
 8015bf2:	4603      	mov	r3, r0
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	f43f af6f 	beq.w	8015ad8 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015bfa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	3730      	adds	r7, #48	@ 0x30
 8015c00:	46bd      	mov	sp, r7
 8015c02:	bd80      	pop	{r7, pc}
 8015c04:	e000ed04 	.word	0xe000ed04

08015c08 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015c08:	b580      	push	{r7, lr}
 8015c0a:	b08e      	sub	sp, #56	@ 0x38
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	60f8      	str	r0, [r7, #12]
 8015c10:	60b9      	str	r1, [r7, #8]
 8015c12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015c14:	68fb      	ldr	r3, [r7, #12]
 8015c16:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d10d      	bne.n	8015c3a <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c22:	b672      	cpsid	i
 8015c24:	f383 8811 	msr	BASEPRI, r3
 8015c28:	f3bf 8f6f 	isb	sy
 8015c2c:	f3bf 8f4f 	dsb	sy
 8015c30:	b662      	cpsie	i
 8015c32:	623b      	str	r3, [r7, #32]
}
 8015c34:	bf00      	nop
 8015c36:	bf00      	nop
 8015c38:	e7fd      	b.n	8015c36 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015c3a:	68bb      	ldr	r3, [r7, #8]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d103      	bne.n	8015c48 <xQueueReceiveFromISR+0x40>
 8015c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d101      	bne.n	8015c4c <xQueueReceiveFromISR+0x44>
 8015c48:	2301      	movs	r3, #1
 8015c4a:	e000      	b.n	8015c4e <xQueueReceiveFromISR+0x46>
 8015c4c:	2300      	movs	r3, #0
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d10d      	bne.n	8015c6e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c56:	b672      	cpsid	i
 8015c58:	f383 8811 	msr	BASEPRI, r3
 8015c5c:	f3bf 8f6f 	isb	sy
 8015c60:	f3bf 8f4f 	dsb	sy
 8015c64:	b662      	cpsie	i
 8015c66:	61fb      	str	r3, [r7, #28]
}
 8015c68:	bf00      	nop
 8015c6a:	bf00      	nop
 8015c6c:	e7fd      	b.n	8015c6a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015c6e:	f001 faf5 	bl	801725c <vPortValidateInterruptPriority>
	__asm volatile
 8015c72:	f3ef 8211 	mrs	r2, BASEPRI
 8015c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c7a:	b672      	cpsid	i
 8015c7c:	f383 8811 	msr	BASEPRI, r3
 8015c80:	f3bf 8f6f 	isb	sy
 8015c84:	f3bf 8f4f 	dsb	sy
 8015c88:	b662      	cpsie	i
 8015c8a:	61ba      	str	r2, [r7, #24]
 8015c8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015c8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c96:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c9a:	2b00      	cmp	r3, #0
 8015c9c:	d02f      	beq.n	8015cfe <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015ca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ca8:	68b9      	ldr	r1, [r7, #8]
 8015caa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015cac:	f000 f8e0 	bl	8015e70 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cb2:	1e5a      	subs	r2, r3, #1
 8015cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015cb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015cbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015cc0:	d112      	bne.n	8015ce8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cc4:	691b      	ldr	r3, [r3, #16]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d016      	beq.n	8015cf8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ccc:	3310      	adds	r3, #16
 8015cce:	4618      	mov	r0, r3
 8015cd0:	f000 fdf4 	bl	80168bc <xTaskRemoveFromEventList>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d00e      	beq.n	8015cf8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d00b      	beq.n	8015cf8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	2201      	movs	r2, #1
 8015ce4:	601a      	str	r2, [r3, #0]
 8015ce6:	e007      	b.n	8015cf8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015cec:	3301      	adds	r3, #1
 8015cee:	b2db      	uxtb	r3, r3
 8015cf0:	b25a      	sxtb	r2, r3
 8015cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015cf8:	2301      	movs	r3, #1
 8015cfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8015cfc:	e001      	b.n	8015d02 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015cfe:	2300      	movs	r3, #0
 8015d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8015d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015d06:	693b      	ldr	r3, [r7, #16]
 8015d08:	f383 8811 	msr	BASEPRI, r3
}
 8015d0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015d10:	4618      	mov	r0, r3
 8015d12:	3738      	adds	r7, #56	@ 0x38
 8015d14:	46bd      	mov	sp, r7
 8015d16:	bd80      	pop	{r7, pc}

08015d18 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b084      	sub	sp, #16
 8015d1c:	af00      	add	r7, sp, #0
 8015d1e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d10d      	bne.n	8015d42 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d2a:	b672      	cpsid	i
 8015d2c:	f383 8811 	msr	BASEPRI, r3
 8015d30:	f3bf 8f6f 	isb	sy
 8015d34:	f3bf 8f4f 	dsb	sy
 8015d38:	b662      	cpsie	i
 8015d3a:	60bb      	str	r3, [r7, #8]
}
 8015d3c:	bf00      	nop
 8015d3e:	bf00      	nop
 8015d40:	e7fd      	b.n	8015d3e <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015d42:	f001 f9a3 	bl	801708c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d4a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015d4c:	f001 f9d4 	bl	80170f8 <vPortExitCritical>

	return uxReturn;
 8015d50:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d52:	4618      	mov	r0, r3
 8015d54:	3710      	adds	r7, #16
 8015d56:	46bd      	mov	sp, r7
 8015d58:	bd80      	pop	{r7, pc}

08015d5a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015d5a:	b480      	push	{r7}
 8015d5c:	b087      	sub	sp, #28
 8015d5e:	af00      	add	r7, sp, #0
 8015d60:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015d66:	697b      	ldr	r3, [r7, #20]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d10d      	bne.n	8015d88 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d70:	b672      	cpsid	i
 8015d72:	f383 8811 	msr	BASEPRI, r3
 8015d76:	f3bf 8f6f 	isb	sy
 8015d7a:	f3bf 8f4f 	dsb	sy
 8015d7e:	b662      	cpsie	i
 8015d80:	60fb      	str	r3, [r7, #12]
}
 8015d82:	bf00      	nop
 8015d84:	bf00      	nop
 8015d86:	e7fd      	b.n	8015d84 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015d88:	697b      	ldr	r3, [r7, #20]
 8015d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d8c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015d8e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d90:	4618      	mov	r0, r3
 8015d92:	371c      	adds	r7, #28
 8015d94:	46bd      	mov	sp, r7
 8015d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d9a:	4770      	bx	lr

08015d9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	b086      	sub	sp, #24
 8015da0:	af00      	add	r7, sp, #0
 8015da2:	60f8      	str	r0, [r7, #12]
 8015da4:	60b9      	str	r1, [r7, #8]
 8015da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015da8:	2300      	movs	r3, #0
 8015daa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015dac:	68fb      	ldr	r3, [r7, #12]
 8015dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015db0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015db2:	68fb      	ldr	r3, [r7, #12]
 8015db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d10d      	bne.n	8015dd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d14d      	bne.n	8015e5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	689b      	ldr	r3, [r3, #8]
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	f000 ff60 	bl	8016c8c <xTaskPriorityDisinherit>
 8015dcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015dce:	68fb      	ldr	r3, [r7, #12]
 8015dd0:	2200      	movs	r2, #0
 8015dd2:	609a      	str	r2, [r3, #8]
 8015dd4:	e043      	b.n	8015e5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d119      	bne.n	8015e10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	6858      	ldr	r0, [r3, #4]
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015de4:	461a      	mov	r2, r3
 8015de6:	68b9      	ldr	r1, [r7, #8]
 8015de8:	f002 f854 	bl	8017e94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015dec:	68fb      	ldr	r3, [r7, #12]
 8015dee:	685a      	ldr	r2, [r3, #4]
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015df4:	441a      	add	r2, r3
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015dfa:	68fb      	ldr	r3, [r7, #12]
 8015dfc:	685a      	ldr	r2, [r3, #4]
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	689b      	ldr	r3, [r3, #8]
 8015e02:	429a      	cmp	r2, r3
 8015e04:	d32b      	bcc.n	8015e5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015e06:	68fb      	ldr	r3, [r7, #12]
 8015e08:	681a      	ldr	r2, [r3, #0]
 8015e0a:	68fb      	ldr	r3, [r7, #12]
 8015e0c:	605a      	str	r2, [r3, #4]
 8015e0e:	e026      	b.n	8015e5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	68d8      	ldr	r0, [r3, #12]
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e18:	461a      	mov	r2, r3
 8015e1a:	68b9      	ldr	r1, [r7, #8]
 8015e1c:	f002 f83a 	bl	8017e94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	68da      	ldr	r2, [r3, #12]
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e28:	425b      	negs	r3, r3
 8015e2a:	441a      	add	r2, r3
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	68da      	ldr	r2, [r3, #12]
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	681b      	ldr	r3, [r3, #0]
 8015e38:	429a      	cmp	r2, r3
 8015e3a:	d207      	bcs.n	8015e4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	689a      	ldr	r2, [r3, #8]
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e44:	425b      	negs	r3, r3
 8015e46:	441a      	add	r2, r3
 8015e48:	68fb      	ldr	r3, [r7, #12]
 8015e4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	2b02      	cmp	r3, #2
 8015e50:	d105      	bne.n	8015e5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015e52:	693b      	ldr	r3, [r7, #16]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d002      	beq.n	8015e5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015e58:	693b      	ldr	r3, [r7, #16]
 8015e5a:	3b01      	subs	r3, #1
 8015e5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015e5e:	693b      	ldr	r3, [r7, #16]
 8015e60:	1c5a      	adds	r2, r3, #1
 8015e62:	68fb      	ldr	r3, [r7, #12]
 8015e64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015e66:	697b      	ldr	r3, [r7, #20]
}
 8015e68:	4618      	mov	r0, r3
 8015e6a:	3718      	adds	r7, #24
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	bd80      	pop	{r7, pc}

08015e70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015e70:	b580      	push	{r7, lr}
 8015e72:	b082      	sub	sp, #8
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	6078      	str	r0, [r7, #4]
 8015e78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d018      	beq.n	8015eb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	68da      	ldr	r2, [r3, #12]
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e8a:	441a      	add	r2, r3
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	68da      	ldr	r2, [r3, #12]
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	689b      	ldr	r3, [r3, #8]
 8015e98:	429a      	cmp	r2, r3
 8015e9a:	d303      	bcc.n	8015ea4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	681a      	ldr	r2, [r3, #0]
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	68d9      	ldr	r1, [r3, #12]
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015eac:	461a      	mov	r2, r3
 8015eae:	6838      	ldr	r0, [r7, #0]
 8015eb0:	f001 fff0 	bl	8017e94 <memcpy>
	}
}
 8015eb4:	bf00      	nop
 8015eb6:	3708      	adds	r7, #8
 8015eb8:	46bd      	mov	sp, r7
 8015eba:	bd80      	pop	{r7, pc}

08015ebc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015ebc:	b580      	push	{r7, lr}
 8015ebe:	b084      	sub	sp, #16
 8015ec0:	af00      	add	r7, sp, #0
 8015ec2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015ec4:	f001 f8e2 	bl	801708c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015ece:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015ed0:	e011      	b.n	8015ef6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d012      	beq.n	8015f00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	3324      	adds	r3, #36	@ 0x24
 8015ede:	4618      	mov	r0, r3
 8015ee0:	f000 fcec 	bl	80168bc <xTaskRemoveFromEventList>
 8015ee4:	4603      	mov	r3, r0
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d001      	beq.n	8015eee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015eea:	f000 fdcb 	bl	8016a84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015eee:	7bfb      	ldrb	r3, [r7, #15]
 8015ef0:	3b01      	subs	r3, #1
 8015ef2:	b2db      	uxtb	r3, r3
 8015ef4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	dce9      	bgt.n	8015ed2 <prvUnlockQueue+0x16>
 8015efe:	e000      	b.n	8015f02 <prvUnlockQueue+0x46>
					break;
 8015f00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	22ff      	movs	r2, #255	@ 0xff
 8015f06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015f0a:	f001 f8f5 	bl	80170f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015f0e:	f001 f8bd 	bl	801708c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015f18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015f1a:	e011      	b.n	8015f40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	691b      	ldr	r3, [r3, #16]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d012      	beq.n	8015f4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	3310      	adds	r3, #16
 8015f28:	4618      	mov	r0, r3
 8015f2a:	f000 fcc7 	bl	80168bc <xTaskRemoveFromEventList>
 8015f2e:	4603      	mov	r3, r0
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d001      	beq.n	8015f38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015f34:	f000 fda6 	bl	8016a84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015f38:	7bbb      	ldrb	r3, [r7, #14]
 8015f3a:	3b01      	subs	r3, #1
 8015f3c:	b2db      	uxtb	r3, r3
 8015f3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015f40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	dce9      	bgt.n	8015f1c <prvUnlockQueue+0x60>
 8015f48:	e000      	b.n	8015f4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015f4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	22ff      	movs	r2, #255	@ 0xff
 8015f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015f54:	f001 f8d0 	bl	80170f8 <vPortExitCritical>
}
 8015f58:	bf00      	nop
 8015f5a:	3710      	adds	r7, #16
 8015f5c:	46bd      	mov	sp, r7
 8015f5e:	bd80      	pop	{r7, pc}

08015f60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015f60:	b580      	push	{r7, lr}
 8015f62:	b084      	sub	sp, #16
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f68:	f001 f890 	bl	801708c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d102      	bne.n	8015f7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015f74:	2301      	movs	r3, #1
 8015f76:	60fb      	str	r3, [r7, #12]
 8015f78:	e001      	b.n	8015f7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015f7e:	f001 f8bb 	bl	80170f8 <vPortExitCritical>

	return xReturn;
 8015f82:	68fb      	ldr	r3, [r7, #12]
}
 8015f84:	4618      	mov	r0, r3
 8015f86:	3710      	adds	r7, #16
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	bd80      	pop	{r7, pc}

08015f8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015f8c:	b580      	push	{r7, lr}
 8015f8e:	b084      	sub	sp, #16
 8015f90:	af00      	add	r7, sp, #0
 8015f92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f94:	f001 f87a 	bl	801708c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015fa0:	429a      	cmp	r2, r3
 8015fa2:	d102      	bne.n	8015faa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	60fb      	str	r3, [r7, #12]
 8015fa8:	e001      	b.n	8015fae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015faa:	2300      	movs	r3, #0
 8015fac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015fae:	f001 f8a3 	bl	80170f8 <vPortExitCritical>

	return xReturn;
 8015fb2:	68fb      	ldr	r3, [r7, #12]
}
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	3710      	adds	r7, #16
 8015fb8:	46bd      	mov	sp, r7
 8015fba:	bd80      	pop	{r7, pc}

08015fbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015fbc:	b580      	push	{r7, lr}
 8015fbe:	b08e      	sub	sp, #56	@ 0x38
 8015fc0:	af04      	add	r7, sp, #16
 8015fc2:	60f8      	str	r0, [r7, #12]
 8015fc4:	60b9      	str	r1, [r7, #8]
 8015fc6:	607a      	str	r2, [r7, #4]
 8015fc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d10d      	bne.n	8015fec <xTaskCreateStatic+0x30>
	__asm volatile
 8015fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fd4:	b672      	cpsid	i
 8015fd6:	f383 8811 	msr	BASEPRI, r3
 8015fda:	f3bf 8f6f 	isb	sy
 8015fde:	f3bf 8f4f 	dsb	sy
 8015fe2:	b662      	cpsie	i
 8015fe4:	623b      	str	r3, [r7, #32]
}
 8015fe6:	bf00      	nop
 8015fe8:	bf00      	nop
 8015fea:	e7fd      	b.n	8015fe8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d10d      	bne.n	801600e <xTaskCreateStatic+0x52>
	__asm volatile
 8015ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ff6:	b672      	cpsid	i
 8015ff8:	f383 8811 	msr	BASEPRI, r3
 8015ffc:	f3bf 8f6f 	isb	sy
 8016000:	f3bf 8f4f 	dsb	sy
 8016004:	b662      	cpsie	i
 8016006:	61fb      	str	r3, [r7, #28]
}
 8016008:	bf00      	nop
 801600a:	bf00      	nop
 801600c:	e7fd      	b.n	801600a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801600e:	2358      	movs	r3, #88	@ 0x58
 8016010:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016012:	693b      	ldr	r3, [r7, #16]
 8016014:	2b58      	cmp	r3, #88	@ 0x58
 8016016:	d00d      	beq.n	8016034 <xTaskCreateStatic+0x78>
	__asm volatile
 8016018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801601c:	b672      	cpsid	i
 801601e:	f383 8811 	msr	BASEPRI, r3
 8016022:	f3bf 8f6f 	isb	sy
 8016026:	f3bf 8f4f 	dsb	sy
 801602a:	b662      	cpsie	i
 801602c:	61bb      	str	r3, [r7, #24]
}
 801602e:	bf00      	nop
 8016030:	bf00      	nop
 8016032:	e7fd      	b.n	8016030 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016034:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8016036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016038:	2b00      	cmp	r3, #0
 801603a:	d01e      	beq.n	801607a <xTaskCreateStatic+0xbe>
 801603c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801603e:	2b00      	cmp	r3, #0
 8016040:	d01b      	beq.n	801607a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016044:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8016046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016048:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801604a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801604c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801604e:	2202      	movs	r2, #2
 8016050:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016054:	2300      	movs	r3, #0
 8016056:	9303      	str	r3, [sp, #12]
 8016058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801605a:	9302      	str	r3, [sp, #8]
 801605c:	f107 0314 	add.w	r3, r7, #20
 8016060:	9301      	str	r3, [sp, #4]
 8016062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016064:	9300      	str	r3, [sp, #0]
 8016066:	683b      	ldr	r3, [r7, #0]
 8016068:	687a      	ldr	r2, [r7, #4]
 801606a:	68b9      	ldr	r1, [r7, #8]
 801606c:	68f8      	ldr	r0, [r7, #12]
 801606e:	f000 f850 	bl	8016112 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016072:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016074:	f000 f8e2 	bl	801623c <prvAddNewTaskToReadyList>
 8016078:	e001      	b.n	801607e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801607a:	2300      	movs	r3, #0
 801607c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801607e:	697b      	ldr	r3, [r7, #20]
	}
 8016080:	4618      	mov	r0, r3
 8016082:	3728      	adds	r7, #40	@ 0x28
 8016084:	46bd      	mov	sp, r7
 8016086:	bd80      	pop	{r7, pc}

08016088 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016088:	b580      	push	{r7, lr}
 801608a:	b08c      	sub	sp, #48	@ 0x30
 801608c:	af04      	add	r7, sp, #16
 801608e:	60f8      	str	r0, [r7, #12]
 8016090:	60b9      	str	r1, [r7, #8]
 8016092:	603b      	str	r3, [r7, #0]
 8016094:	4613      	mov	r3, r2
 8016096:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016098:	88fb      	ldrh	r3, [r7, #6]
 801609a:	009b      	lsls	r3, r3, #2
 801609c:	4618      	mov	r0, r3
 801609e:	f001 f923 	bl	80172e8 <pvPortMalloc>
 80160a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80160a4:	697b      	ldr	r3, [r7, #20]
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d00e      	beq.n	80160c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80160aa:	2058      	movs	r0, #88	@ 0x58
 80160ac:	f001 f91c 	bl	80172e8 <pvPortMalloc>
 80160b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80160b2:	69fb      	ldr	r3, [r7, #28]
 80160b4:	2b00      	cmp	r3, #0
 80160b6:	d003      	beq.n	80160c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80160b8:	69fb      	ldr	r3, [r7, #28]
 80160ba:	697a      	ldr	r2, [r7, #20]
 80160bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80160be:	e005      	b.n	80160cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80160c0:	6978      	ldr	r0, [r7, #20]
 80160c2:	f001 f9e3 	bl	801748c <vPortFree>
 80160c6:	e001      	b.n	80160cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80160c8:	2300      	movs	r3, #0
 80160ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80160cc:	69fb      	ldr	r3, [r7, #28]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d017      	beq.n	8016102 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80160d2:	69fb      	ldr	r3, [r7, #28]
 80160d4:	2200      	movs	r2, #0
 80160d6:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80160da:	88fa      	ldrh	r2, [r7, #6]
 80160dc:	2300      	movs	r3, #0
 80160de:	9303      	str	r3, [sp, #12]
 80160e0:	69fb      	ldr	r3, [r7, #28]
 80160e2:	9302      	str	r3, [sp, #8]
 80160e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160e6:	9301      	str	r3, [sp, #4]
 80160e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160ea:	9300      	str	r3, [sp, #0]
 80160ec:	683b      	ldr	r3, [r7, #0]
 80160ee:	68b9      	ldr	r1, [r7, #8]
 80160f0:	68f8      	ldr	r0, [r7, #12]
 80160f2:	f000 f80e 	bl	8016112 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80160f6:	69f8      	ldr	r0, [r7, #28]
 80160f8:	f000 f8a0 	bl	801623c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80160fc:	2301      	movs	r3, #1
 80160fe:	61bb      	str	r3, [r7, #24]
 8016100:	e002      	b.n	8016108 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016106:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016108:	69bb      	ldr	r3, [r7, #24]
	}
 801610a:	4618      	mov	r0, r3
 801610c:	3720      	adds	r7, #32
 801610e:	46bd      	mov	sp, r7
 8016110:	bd80      	pop	{r7, pc}

08016112 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016112:	b580      	push	{r7, lr}
 8016114:	b088      	sub	sp, #32
 8016116:	af00      	add	r7, sp, #0
 8016118:	60f8      	str	r0, [r7, #12]
 801611a:	60b9      	str	r1, [r7, #8]
 801611c:	607a      	str	r2, [r7, #4]
 801611e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016122:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	009b      	lsls	r3, r3, #2
 8016128:	461a      	mov	r2, r3
 801612a:	21a5      	movs	r1, #165	@ 0xa5
 801612c:	f001 fe6e 	bl	8017e0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016132:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016134:	6879      	ldr	r1, [r7, #4]
 8016136:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801613a:	440b      	add	r3, r1
 801613c:	009b      	lsls	r3, r3, #2
 801613e:	4413      	add	r3, r2
 8016140:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016142:	69bb      	ldr	r3, [r7, #24]
 8016144:	f023 0307 	bic.w	r3, r3, #7
 8016148:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801614a:	69bb      	ldr	r3, [r7, #24]
 801614c:	f003 0307 	and.w	r3, r3, #7
 8016150:	2b00      	cmp	r3, #0
 8016152:	d00d      	beq.n	8016170 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016158:	b672      	cpsid	i
 801615a:	f383 8811 	msr	BASEPRI, r3
 801615e:	f3bf 8f6f 	isb	sy
 8016162:	f3bf 8f4f 	dsb	sy
 8016166:	b662      	cpsie	i
 8016168:	617b      	str	r3, [r7, #20]
}
 801616a:	bf00      	nop
 801616c:	bf00      	nop
 801616e:	e7fd      	b.n	801616c <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016170:	68bb      	ldr	r3, [r7, #8]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d01f      	beq.n	80161b6 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016176:	2300      	movs	r3, #0
 8016178:	61fb      	str	r3, [r7, #28]
 801617a:	e012      	b.n	80161a2 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801617c:	68ba      	ldr	r2, [r7, #8]
 801617e:	69fb      	ldr	r3, [r7, #28]
 8016180:	4413      	add	r3, r2
 8016182:	7819      	ldrb	r1, [r3, #0]
 8016184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016186:	69fb      	ldr	r3, [r7, #28]
 8016188:	4413      	add	r3, r2
 801618a:	3334      	adds	r3, #52	@ 0x34
 801618c:	460a      	mov	r2, r1
 801618e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016190:	68ba      	ldr	r2, [r7, #8]
 8016192:	69fb      	ldr	r3, [r7, #28]
 8016194:	4413      	add	r3, r2
 8016196:	781b      	ldrb	r3, [r3, #0]
 8016198:	2b00      	cmp	r3, #0
 801619a:	d006      	beq.n	80161aa <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801619c:	69fb      	ldr	r3, [r7, #28]
 801619e:	3301      	adds	r3, #1
 80161a0:	61fb      	str	r3, [r7, #28]
 80161a2:	69fb      	ldr	r3, [r7, #28]
 80161a4:	2b0f      	cmp	r3, #15
 80161a6:	d9e9      	bls.n	801617c <prvInitialiseNewTask+0x6a>
 80161a8:	e000      	b.n	80161ac <prvInitialiseNewTask+0x9a>
			{
				break;
 80161aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80161ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ae:	2200      	movs	r2, #0
 80161b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80161b4:	e003      	b.n	80161be <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80161b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b8:	2200      	movs	r2, #0
 80161ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80161be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161c0:	2b06      	cmp	r3, #6
 80161c2:	d901      	bls.n	80161c8 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80161c4:	2306      	movs	r3, #6
 80161c6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80161c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161cc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80161ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161d2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80161d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161d6:	2200      	movs	r2, #0
 80161d8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80161da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161dc:	3304      	adds	r3, #4
 80161de:	4618      	mov	r0, r3
 80161e0:	f7ff f892 	bl	8015308 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80161e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e6:	3318      	adds	r3, #24
 80161e8:	4618      	mov	r0, r3
 80161ea:	f7ff f88d 	bl	8015308 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80161ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80161f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161f6:	f1c3 0207 	rsb	r2, r3, #7
 80161fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80161fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016202:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016206:	2200      	movs	r2, #0
 8016208:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801620c:	2200      	movs	r2, #0
 801620e:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016212:	2200      	movs	r2, #0
 8016214:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016218:	683a      	ldr	r2, [r7, #0]
 801621a:	68f9      	ldr	r1, [r7, #12]
 801621c:	69b8      	ldr	r0, [r7, #24]
 801621e:	f000 fe27 	bl	8016e70 <pxPortInitialiseStack>
 8016222:	4602      	mov	r2, r0
 8016224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016226:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801622a:	2b00      	cmp	r3, #0
 801622c:	d002      	beq.n	8016234 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801622e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016230:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016232:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016234:	bf00      	nop
 8016236:	3720      	adds	r7, #32
 8016238:	46bd      	mov	sp, r7
 801623a:	bd80      	pop	{r7, pc}

0801623c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801623c:	b580      	push	{r7, lr}
 801623e:	b082      	sub	sp, #8
 8016240:	af00      	add	r7, sp, #0
 8016242:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016244:	f000 ff22 	bl	801708c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016248:	4b2a      	ldr	r3, [pc, #168]	@ (80162f4 <prvAddNewTaskToReadyList+0xb8>)
 801624a:	681b      	ldr	r3, [r3, #0]
 801624c:	3301      	adds	r3, #1
 801624e:	4a29      	ldr	r2, [pc, #164]	@ (80162f4 <prvAddNewTaskToReadyList+0xb8>)
 8016250:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016252:	4b29      	ldr	r3, [pc, #164]	@ (80162f8 <prvAddNewTaskToReadyList+0xbc>)
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d109      	bne.n	801626e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801625a:	4a27      	ldr	r2, [pc, #156]	@ (80162f8 <prvAddNewTaskToReadyList+0xbc>)
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016260:	4b24      	ldr	r3, [pc, #144]	@ (80162f4 <prvAddNewTaskToReadyList+0xb8>)
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	2b01      	cmp	r3, #1
 8016266:	d110      	bne.n	801628a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016268:	f000 fc32 	bl	8016ad0 <prvInitialiseTaskLists>
 801626c:	e00d      	b.n	801628a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801626e:	4b23      	ldr	r3, [pc, #140]	@ (80162fc <prvAddNewTaskToReadyList+0xc0>)
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d109      	bne.n	801628a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016276:	4b20      	ldr	r3, [pc, #128]	@ (80162f8 <prvAddNewTaskToReadyList+0xbc>)
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016280:	429a      	cmp	r2, r3
 8016282:	d802      	bhi.n	801628a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016284:	4a1c      	ldr	r2, [pc, #112]	@ (80162f8 <prvAddNewTaskToReadyList+0xbc>)
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801628a:	4b1d      	ldr	r3, [pc, #116]	@ (8016300 <prvAddNewTaskToReadyList+0xc4>)
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	3301      	adds	r3, #1
 8016290:	4a1b      	ldr	r2, [pc, #108]	@ (8016300 <prvAddNewTaskToReadyList+0xc4>)
 8016292:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016298:	2201      	movs	r2, #1
 801629a:	409a      	lsls	r2, r3
 801629c:	4b19      	ldr	r3, [pc, #100]	@ (8016304 <prvAddNewTaskToReadyList+0xc8>)
 801629e:	681b      	ldr	r3, [r3, #0]
 80162a0:	4313      	orrs	r3, r2
 80162a2:	4a18      	ldr	r2, [pc, #96]	@ (8016304 <prvAddNewTaskToReadyList+0xc8>)
 80162a4:	6013      	str	r3, [r2, #0]
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162aa:	4613      	mov	r3, r2
 80162ac:	009b      	lsls	r3, r3, #2
 80162ae:	4413      	add	r3, r2
 80162b0:	009b      	lsls	r3, r3, #2
 80162b2:	4a15      	ldr	r2, [pc, #84]	@ (8016308 <prvAddNewTaskToReadyList+0xcc>)
 80162b4:	441a      	add	r2, r3
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	3304      	adds	r3, #4
 80162ba:	4619      	mov	r1, r3
 80162bc:	4610      	mov	r0, r2
 80162be:	f7ff f830 	bl	8015322 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80162c2:	f000 ff19 	bl	80170f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80162c6:	4b0d      	ldr	r3, [pc, #52]	@ (80162fc <prvAddNewTaskToReadyList+0xc0>)
 80162c8:	681b      	ldr	r3, [r3, #0]
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d00e      	beq.n	80162ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80162ce:	4b0a      	ldr	r3, [pc, #40]	@ (80162f8 <prvAddNewTaskToReadyList+0xbc>)
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162d8:	429a      	cmp	r2, r3
 80162da:	d207      	bcs.n	80162ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80162dc:	4b0b      	ldr	r3, [pc, #44]	@ (801630c <prvAddNewTaskToReadyList+0xd0>)
 80162de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80162e2:	601a      	str	r2, [r3, #0]
 80162e4:	f3bf 8f4f 	dsb	sy
 80162e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80162ec:	bf00      	nop
 80162ee:	3708      	adds	r7, #8
 80162f0:	46bd      	mov	sp, r7
 80162f2:	bd80      	pop	{r7, pc}
 80162f4:	200133bc 	.word	0x200133bc
 80162f8:	200132bc 	.word	0x200132bc
 80162fc:	200133c8 	.word	0x200133c8
 8016300:	200133d8 	.word	0x200133d8
 8016304:	200133c4 	.word	0x200133c4
 8016308:	200132c0 	.word	0x200132c0
 801630c:	e000ed04 	.word	0xe000ed04

08016310 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016310:	b580      	push	{r7, lr}
 8016312:	b084      	sub	sp, #16
 8016314:	af00      	add	r7, sp, #0
 8016316:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016318:	2300      	movs	r3, #0
 801631a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	2b00      	cmp	r3, #0
 8016320:	d01a      	beq.n	8016358 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016322:	4b15      	ldr	r3, [pc, #84]	@ (8016378 <vTaskDelay+0x68>)
 8016324:	681b      	ldr	r3, [r3, #0]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d00d      	beq.n	8016346 <vTaskDelay+0x36>
	__asm volatile
 801632a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801632e:	b672      	cpsid	i
 8016330:	f383 8811 	msr	BASEPRI, r3
 8016334:	f3bf 8f6f 	isb	sy
 8016338:	f3bf 8f4f 	dsb	sy
 801633c:	b662      	cpsie	i
 801633e:	60bb      	str	r3, [r7, #8]
}
 8016340:	bf00      	nop
 8016342:	bf00      	nop
 8016344:	e7fd      	b.n	8016342 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016346:	f000 f881 	bl	801644c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801634a:	2100      	movs	r1, #0
 801634c:	6878      	ldr	r0, [r7, #4]
 801634e:	f000 fd29 	bl	8016da4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016352:	f000 f889 	bl	8016468 <xTaskResumeAll>
 8016356:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016358:	68fb      	ldr	r3, [r7, #12]
 801635a:	2b00      	cmp	r3, #0
 801635c:	d107      	bne.n	801636e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801635e:	4b07      	ldr	r3, [pc, #28]	@ (801637c <vTaskDelay+0x6c>)
 8016360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016364:	601a      	str	r2, [r3, #0]
 8016366:	f3bf 8f4f 	dsb	sy
 801636a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801636e:	bf00      	nop
 8016370:	3710      	adds	r7, #16
 8016372:	46bd      	mov	sp, r7
 8016374:	bd80      	pop	{r7, pc}
 8016376:	bf00      	nop
 8016378:	200133e4 	.word	0x200133e4
 801637c:	e000ed04 	.word	0xe000ed04

08016380 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016380:	b580      	push	{r7, lr}
 8016382:	b08a      	sub	sp, #40	@ 0x28
 8016384:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016386:	2300      	movs	r3, #0
 8016388:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801638a:	2300      	movs	r3, #0
 801638c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801638e:	463a      	mov	r2, r7
 8016390:	1d39      	adds	r1, r7, #4
 8016392:	f107 0308 	add.w	r3, r7, #8
 8016396:	4618      	mov	r0, r3
 8016398:	f7ea f8ea 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801639c:	6839      	ldr	r1, [r7, #0]
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	68ba      	ldr	r2, [r7, #8]
 80163a2:	9202      	str	r2, [sp, #8]
 80163a4:	9301      	str	r3, [sp, #4]
 80163a6:	2300      	movs	r3, #0
 80163a8:	9300      	str	r3, [sp, #0]
 80163aa:	2300      	movs	r3, #0
 80163ac:	460a      	mov	r2, r1
 80163ae:	4921      	ldr	r1, [pc, #132]	@ (8016434 <vTaskStartScheduler+0xb4>)
 80163b0:	4821      	ldr	r0, [pc, #132]	@ (8016438 <vTaskStartScheduler+0xb8>)
 80163b2:	f7ff fe03 	bl	8015fbc <xTaskCreateStatic>
 80163b6:	4603      	mov	r3, r0
 80163b8:	4a20      	ldr	r2, [pc, #128]	@ (801643c <vTaskStartScheduler+0xbc>)
 80163ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80163bc:	4b1f      	ldr	r3, [pc, #124]	@ (801643c <vTaskStartScheduler+0xbc>)
 80163be:	681b      	ldr	r3, [r3, #0]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d002      	beq.n	80163ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80163c4:	2301      	movs	r3, #1
 80163c6:	617b      	str	r3, [r7, #20]
 80163c8:	e001      	b.n	80163ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80163ca:	2300      	movs	r3, #0
 80163cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80163ce:	697b      	ldr	r3, [r7, #20]
 80163d0:	2b01      	cmp	r3, #1
 80163d2:	d118      	bne.n	8016406 <vTaskStartScheduler+0x86>
	__asm volatile
 80163d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163d8:	b672      	cpsid	i
 80163da:	f383 8811 	msr	BASEPRI, r3
 80163de:	f3bf 8f6f 	isb	sy
 80163e2:	f3bf 8f4f 	dsb	sy
 80163e6:	b662      	cpsie	i
 80163e8:	613b      	str	r3, [r7, #16]
}
 80163ea:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80163ec:	4b14      	ldr	r3, [pc, #80]	@ (8016440 <vTaskStartScheduler+0xc0>)
 80163ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80163f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80163f4:	4b13      	ldr	r3, [pc, #76]	@ (8016444 <vTaskStartScheduler+0xc4>)
 80163f6:	2201      	movs	r2, #1
 80163f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80163fa:	4b13      	ldr	r3, [pc, #76]	@ (8016448 <vTaskStartScheduler+0xc8>)
 80163fc:	2200      	movs	r2, #0
 80163fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016400:	f000 fdc6 	bl	8016f90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016404:	e011      	b.n	801642a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016406:	697b      	ldr	r3, [r7, #20]
 8016408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801640c:	d10d      	bne.n	801642a <vTaskStartScheduler+0xaa>
	__asm volatile
 801640e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016412:	b672      	cpsid	i
 8016414:	f383 8811 	msr	BASEPRI, r3
 8016418:	f3bf 8f6f 	isb	sy
 801641c:	f3bf 8f4f 	dsb	sy
 8016420:	b662      	cpsie	i
 8016422:	60fb      	str	r3, [r7, #12]
}
 8016424:	bf00      	nop
 8016426:	bf00      	nop
 8016428:	e7fd      	b.n	8016426 <vTaskStartScheduler+0xa6>
}
 801642a:	bf00      	nop
 801642c:	3718      	adds	r7, #24
 801642e:	46bd      	mov	sp, r7
 8016430:	bd80      	pop	{r7, pc}
 8016432:	bf00      	nop
 8016434:	08017fd0 	.word	0x08017fd0
 8016438:	08016a9d 	.word	0x08016a9d
 801643c:	200133e0 	.word	0x200133e0
 8016440:	200133dc 	.word	0x200133dc
 8016444:	200133c8 	.word	0x200133c8
 8016448:	200133c0 	.word	0x200133c0

0801644c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801644c:	b480      	push	{r7}
 801644e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016450:	4b04      	ldr	r3, [pc, #16]	@ (8016464 <vTaskSuspendAll+0x18>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	3301      	adds	r3, #1
 8016456:	4a03      	ldr	r2, [pc, #12]	@ (8016464 <vTaskSuspendAll+0x18>)
 8016458:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801645a:	bf00      	nop
 801645c:	46bd      	mov	sp, r7
 801645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016462:	4770      	bx	lr
 8016464:	200133e4 	.word	0x200133e4

08016468 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b084      	sub	sp, #16
 801646c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801646e:	2300      	movs	r3, #0
 8016470:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016472:	2300      	movs	r3, #0
 8016474:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016476:	4b43      	ldr	r3, [pc, #268]	@ (8016584 <xTaskResumeAll+0x11c>)
 8016478:	681b      	ldr	r3, [r3, #0]
 801647a:	2b00      	cmp	r3, #0
 801647c:	d10d      	bne.n	801649a <xTaskResumeAll+0x32>
	__asm volatile
 801647e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016482:	b672      	cpsid	i
 8016484:	f383 8811 	msr	BASEPRI, r3
 8016488:	f3bf 8f6f 	isb	sy
 801648c:	f3bf 8f4f 	dsb	sy
 8016490:	b662      	cpsie	i
 8016492:	603b      	str	r3, [r7, #0]
}
 8016494:	bf00      	nop
 8016496:	bf00      	nop
 8016498:	e7fd      	b.n	8016496 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801649a:	f000 fdf7 	bl	801708c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801649e:	4b39      	ldr	r3, [pc, #228]	@ (8016584 <xTaskResumeAll+0x11c>)
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	3b01      	subs	r3, #1
 80164a4:	4a37      	ldr	r2, [pc, #220]	@ (8016584 <xTaskResumeAll+0x11c>)
 80164a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80164a8:	4b36      	ldr	r3, [pc, #216]	@ (8016584 <xTaskResumeAll+0x11c>)
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d161      	bne.n	8016574 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80164b0:	4b35      	ldr	r3, [pc, #212]	@ (8016588 <xTaskResumeAll+0x120>)
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d05d      	beq.n	8016574 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80164b8:	e02e      	b.n	8016518 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80164ba:	4b34      	ldr	r3, [pc, #208]	@ (801658c <xTaskResumeAll+0x124>)
 80164bc:	68db      	ldr	r3, [r3, #12]
 80164be:	68db      	ldr	r3, [r3, #12]
 80164c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80164c2:	68fb      	ldr	r3, [r7, #12]
 80164c4:	3318      	adds	r3, #24
 80164c6:	4618      	mov	r0, r3
 80164c8:	f7fe ff88 	bl	80153dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	3304      	adds	r3, #4
 80164d0:	4618      	mov	r0, r3
 80164d2:	f7fe ff83 	bl	80153dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80164d6:	68fb      	ldr	r3, [r7, #12]
 80164d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164da:	2201      	movs	r2, #1
 80164dc:	409a      	lsls	r2, r3
 80164de:	4b2c      	ldr	r3, [pc, #176]	@ (8016590 <xTaskResumeAll+0x128>)
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	4313      	orrs	r3, r2
 80164e4:	4a2a      	ldr	r2, [pc, #168]	@ (8016590 <xTaskResumeAll+0x128>)
 80164e6:	6013      	str	r3, [r2, #0]
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164ec:	4613      	mov	r3, r2
 80164ee:	009b      	lsls	r3, r3, #2
 80164f0:	4413      	add	r3, r2
 80164f2:	009b      	lsls	r3, r3, #2
 80164f4:	4a27      	ldr	r2, [pc, #156]	@ (8016594 <xTaskResumeAll+0x12c>)
 80164f6:	441a      	add	r2, r3
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	3304      	adds	r3, #4
 80164fc:	4619      	mov	r1, r3
 80164fe:	4610      	mov	r0, r2
 8016500:	f7fe ff0f 	bl	8015322 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016508:	4b23      	ldr	r3, [pc, #140]	@ (8016598 <xTaskResumeAll+0x130>)
 801650a:	681b      	ldr	r3, [r3, #0]
 801650c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801650e:	429a      	cmp	r2, r3
 8016510:	d302      	bcc.n	8016518 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8016512:	4b22      	ldr	r3, [pc, #136]	@ (801659c <xTaskResumeAll+0x134>)
 8016514:	2201      	movs	r2, #1
 8016516:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016518:	4b1c      	ldr	r3, [pc, #112]	@ (801658c <xTaskResumeAll+0x124>)
 801651a:	681b      	ldr	r3, [r3, #0]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d1cc      	bne.n	80164ba <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	2b00      	cmp	r3, #0
 8016524:	d001      	beq.n	801652a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016526:	f000 fb73 	bl	8016c10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801652a:	4b1d      	ldr	r3, [pc, #116]	@ (80165a0 <xTaskResumeAll+0x138>)
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d010      	beq.n	8016558 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016536:	f000 f859 	bl	80165ec <xTaskIncrementTick>
 801653a:	4603      	mov	r3, r0
 801653c:	2b00      	cmp	r3, #0
 801653e:	d002      	beq.n	8016546 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016540:	4b16      	ldr	r3, [pc, #88]	@ (801659c <xTaskResumeAll+0x134>)
 8016542:	2201      	movs	r2, #1
 8016544:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	3b01      	subs	r3, #1
 801654a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d1f1      	bne.n	8016536 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8016552:	4b13      	ldr	r3, [pc, #76]	@ (80165a0 <xTaskResumeAll+0x138>)
 8016554:	2200      	movs	r2, #0
 8016556:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016558:	4b10      	ldr	r3, [pc, #64]	@ (801659c <xTaskResumeAll+0x134>)
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d009      	beq.n	8016574 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016560:	2301      	movs	r3, #1
 8016562:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016564:	4b0f      	ldr	r3, [pc, #60]	@ (80165a4 <xTaskResumeAll+0x13c>)
 8016566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801656a:	601a      	str	r2, [r3, #0]
 801656c:	f3bf 8f4f 	dsb	sy
 8016570:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016574:	f000 fdc0 	bl	80170f8 <vPortExitCritical>

	return xAlreadyYielded;
 8016578:	68bb      	ldr	r3, [r7, #8]
}
 801657a:	4618      	mov	r0, r3
 801657c:	3710      	adds	r7, #16
 801657e:	46bd      	mov	sp, r7
 8016580:	bd80      	pop	{r7, pc}
 8016582:	bf00      	nop
 8016584:	200133e4 	.word	0x200133e4
 8016588:	200133bc 	.word	0x200133bc
 801658c:	2001337c 	.word	0x2001337c
 8016590:	200133c4 	.word	0x200133c4
 8016594:	200132c0 	.word	0x200132c0
 8016598:	200132bc 	.word	0x200132bc
 801659c:	200133d0 	.word	0x200133d0
 80165a0:	200133cc 	.word	0x200133cc
 80165a4:	e000ed04 	.word	0xe000ed04

080165a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80165a8:	b480      	push	{r7}
 80165aa:	b083      	sub	sp, #12
 80165ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80165ae:	4b05      	ldr	r3, [pc, #20]	@ (80165c4 <xTaskGetTickCount+0x1c>)
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80165b4:	687b      	ldr	r3, [r7, #4]
}
 80165b6:	4618      	mov	r0, r3
 80165b8:	370c      	adds	r7, #12
 80165ba:	46bd      	mov	sp, r7
 80165bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165c0:	4770      	bx	lr
 80165c2:	bf00      	nop
 80165c4:	200133c0 	.word	0x200133c0

080165c8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80165c8:	b580      	push	{r7, lr}
 80165ca:	b082      	sub	sp, #8
 80165cc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80165ce:	f000 fe45 	bl	801725c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80165d2:	2300      	movs	r3, #0
 80165d4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80165d6:	4b04      	ldr	r3, [pc, #16]	@ (80165e8 <xTaskGetTickCountFromISR+0x20>)
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80165dc:	683b      	ldr	r3, [r7, #0]
}
 80165de:	4618      	mov	r0, r3
 80165e0:	3708      	adds	r7, #8
 80165e2:	46bd      	mov	sp, r7
 80165e4:	bd80      	pop	{r7, pc}
 80165e6:	bf00      	nop
 80165e8:	200133c0 	.word	0x200133c0

080165ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80165ec:	b580      	push	{r7, lr}
 80165ee:	b086      	sub	sp, #24
 80165f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80165f2:	2300      	movs	r3, #0
 80165f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80165f6:	4b50      	ldr	r3, [pc, #320]	@ (8016738 <xTaskIncrementTick+0x14c>)
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	f040 808b 	bne.w	8016716 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016600:	4b4e      	ldr	r3, [pc, #312]	@ (801673c <xTaskIncrementTick+0x150>)
 8016602:	681b      	ldr	r3, [r3, #0]
 8016604:	3301      	adds	r3, #1
 8016606:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016608:	4a4c      	ldr	r2, [pc, #304]	@ (801673c <xTaskIncrementTick+0x150>)
 801660a:	693b      	ldr	r3, [r7, #16]
 801660c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801660e:	693b      	ldr	r3, [r7, #16]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d123      	bne.n	801665c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016614:	4b4a      	ldr	r3, [pc, #296]	@ (8016740 <xTaskIncrementTick+0x154>)
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	681b      	ldr	r3, [r3, #0]
 801661a:	2b00      	cmp	r3, #0
 801661c:	d00d      	beq.n	801663a <xTaskIncrementTick+0x4e>
	__asm volatile
 801661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016622:	b672      	cpsid	i
 8016624:	f383 8811 	msr	BASEPRI, r3
 8016628:	f3bf 8f6f 	isb	sy
 801662c:	f3bf 8f4f 	dsb	sy
 8016630:	b662      	cpsie	i
 8016632:	603b      	str	r3, [r7, #0]
}
 8016634:	bf00      	nop
 8016636:	bf00      	nop
 8016638:	e7fd      	b.n	8016636 <xTaskIncrementTick+0x4a>
 801663a:	4b41      	ldr	r3, [pc, #260]	@ (8016740 <xTaskIncrementTick+0x154>)
 801663c:	681b      	ldr	r3, [r3, #0]
 801663e:	60fb      	str	r3, [r7, #12]
 8016640:	4b40      	ldr	r3, [pc, #256]	@ (8016744 <xTaskIncrementTick+0x158>)
 8016642:	681b      	ldr	r3, [r3, #0]
 8016644:	4a3e      	ldr	r2, [pc, #248]	@ (8016740 <xTaskIncrementTick+0x154>)
 8016646:	6013      	str	r3, [r2, #0]
 8016648:	4a3e      	ldr	r2, [pc, #248]	@ (8016744 <xTaskIncrementTick+0x158>)
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	6013      	str	r3, [r2, #0]
 801664e:	4b3e      	ldr	r3, [pc, #248]	@ (8016748 <xTaskIncrementTick+0x15c>)
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	3301      	adds	r3, #1
 8016654:	4a3c      	ldr	r2, [pc, #240]	@ (8016748 <xTaskIncrementTick+0x15c>)
 8016656:	6013      	str	r3, [r2, #0]
 8016658:	f000 fada 	bl	8016c10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801665c:	4b3b      	ldr	r3, [pc, #236]	@ (801674c <xTaskIncrementTick+0x160>)
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	693a      	ldr	r2, [r7, #16]
 8016662:	429a      	cmp	r2, r3
 8016664:	d348      	bcc.n	80166f8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016666:	4b36      	ldr	r3, [pc, #216]	@ (8016740 <xTaskIncrementTick+0x154>)
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	2b00      	cmp	r3, #0
 801666e:	d104      	bne.n	801667a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016670:	4b36      	ldr	r3, [pc, #216]	@ (801674c <xTaskIncrementTick+0x160>)
 8016672:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016676:	601a      	str	r2, [r3, #0]
					break;
 8016678:	e03e      	b.n	80166f8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801667a:	4b31      	ldr	r3, [pc, #196]	@ (8016740 <xTaskIncrementTick+0x154>)
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	68db      	ldr	r3, [r3, #12]
 8016680:	68db      	ldr	r3, [r3, #12]
 8016682:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016684:	68bb      	ldr	r3, [r7, #8]
 8016686:	685b      	ldr	r3, [r3, #4]
 8016688:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801668a:	693a      	ldr	r2, [r7, #16]
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	429a      	cmp	r2, r3
 8016690:	d203      	bcs.n	801669a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016692:	4a2e      	ldr	r2, [pc, #184]	@ (801674c <xTaskIncrementTick+0x160>)
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016698:	e02e      	b.n	80166f8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801669a:	68bb      	ldr	r3, [r7, #8]
 801669c:	3304      	adds	r3, #4
 801669e:	4618      	mov	r0, r3
 80166a0:	f7fe fe9c 	bl	80153dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80166a4:	68bb      	ldr	r3, [r7, #8]
 80166a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d004      	beq.n	80166b6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80166ac:	68bb      	ldr	r3, [r7, #8]
 80166ae:	3318      	adds	r3, #24
 80166b0:	4618      	mov	r0, r3
 80166b2:	f7fe fe93 	bl	80153dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80166b6:	68bb      	ldr	r3, [r7, #8]
 80166b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166ba:	2201      	movs	r2, #1
 80166bc:	409a      	lsls	r2, r3
 80166be:	4b24      	ldr	r3, [pc, #144]	@ (8016750 <xTaskIncrementTick+0x164>)
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	4313      	orrs	r3, r2
 80166c4:	4a22      	ldr	r2, [pc, #136]	@ (8016750 <xTaskIncrementTick+0x164>)
 80166c6:	6013      	str	r3, [r2, #0]
 80166c8:	68bb      	ldr	r3, [r7, #8]
 80166ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166cc:	4613      	mov	r3, r2
 80166ce:	009b      	lsls	r3, r3, #2
 80166d0:	4413      	add	r3, r2
 80166d2:	009b      	lsls	r3, r3, #2
 80166d4:	4a1f      	ldr	r2, [pc, #124]	@ (8016754 <xTaskIncrementTick+0x168>)
 80166d6:	441a      	add	r2, r3
 80166d8:	68bb      	ldr	r3, [r7, #8]
 80166da:	3304      	adds	r3, #4
 80166dc:	4619      	mov	r1, r3
 80166de:	4610      	mov	r0, r2
 80166e0:	f7fe fe1f 	bl	8015322 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80166e4:	68bb      	ldr	r3, [r7, #8]
 80166e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166e8:	4b1b      	ldr	r3, [pc, #108]	@ (8016758 <xTaskIncrementTick+0x16c>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166ee:	429a      	cmp	r2, r3
 80166f0:	d3b9      	bcc.n	8016666 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80166f2:	2301      	movs	r3, #1
 80166f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80166f6:	e7b6      	b.n	8016666 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80166f8:	4b17      	ldr	r3, [pc, #92]	@ (8016758 <xTaskIncrementTick+0x16c>)
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166fe:	4915      	ldr	r1, [pc, #84]	@ (8016754 <xTaskIncrementTick+0x168>)
 8016700:	4613      	mov	r3, r2
 8016702:	009b      	lsls	r3, r3, #2
 8016704:	4413      	add	r3, r2
 8016706:	009b      	lsls	r3, r3, #2
 8016708:	440b      	add	r3, r1
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	2b01      	cmp	r3, #1
 801670e:	d907      	bls.n	8016720 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016710:	2301      	movs	r3, #1
 8016712:	617b      	str	r3, [r7, #20]
 8016714:	e004      	b.n	8016720 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016716:	4b11      	ldr	r3, [pc, #68]	@ (801675c <xTaskIncrementTick+0x170>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	3301      	adds	r3, #1
 801671c:	4a0f      	ldr	r2, [pc, #60]	@ (801675c <xTaskIncrementTick+0x170>)
 801671e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016720:	4b0f      	ldr	r3, [pc, #60]	@ (8016760 <xTaskIncrementTick+0x174>)
 8016722:	681b      	ldr	r3, [r3, #0]
 8016724:	2b00      	cmp	r3, #0
 8016726:	d001      	beq.n	801672c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016728:	2301      	movs	r3, #1
 801672a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801672c:	697b      	ldr	r3, [r7, #20]
}
 801672e:	4618      	mov	r0, r3
 8016730:	3718      	adds	r7, #24
 8016732:	46bd      	mov	sp, r7
 8016734:	bd80      	pop	{r7, pc}
 8016736:	bf00      	nop
 8016738:	200133e4 	.word	0x200133e4
 801673c:	200133c0 	.word	0x200133c0
 8016740:	20013374 	.word	0x20013374
 8016744:	20013378 	.word	0x20013378
 8016748:	200133d4 	.word	0x200133d4
 801674c:	200133dc 	.word	0x200133dc
 8016750:	200133c4 	.word	0x200133c4
 8016754:	200132c0 	.word	0x200132c0
 8016758:	200132bc 	.word	0x200132bc
 801675c:	200133cc 	.word	0x200133cc
 8016760:	200133d0 	.word	0x200133d0

08016764 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016764:	b580      	push	{r7, lr}
 8016766:	b088      	sub	sp, #32
 8016768:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801676a:	4b3b      	ldr	r3, [pc, #236]	@ (8016858 <vTaskSwitchContext+0xf4>)
 801676c:	681b      	ldr	r3, [r3, #0]
 801676e:	2b00      	cmp	r3, #0
 8016770:	d003      	beq.n	801677a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016772:	4b3a      	ldr	r3, [pc, #232]	@ (801685c <vTaskSwitchContext+0xf8>)
 8016774:	2201      	movs	r2, #1
 8016776:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016778:	e069      	b.n	801684e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 801677a:	4b38      	ldr	r3, [pc, #224]	@ (801685c <vTaskSwitchContext+0xf8>)
 801677c:	2200      	movs	r2, #0
 801677e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016780:	4b37      	ldr	r3, [pc, #220]	@ (8016860 <vTaskSwitchContext+0xfc>)
 8016782:	681b      	ldr	r3, [r3, #0]
 8016784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016786:	61fb      	str	r3, [r7, #28]
 8016788:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 801678c:	61bb      	str	r3, [r7, #24]
 801678e:	69fb      	ldr	r3, [r7, #28]
 8016790:	681b      	ldr	r3, [r3, #0]
 8016792:	69ba      	ldr	r2, [r7, #24]
 8016794:	429a      	cmp	r2, r3
 8016796:	d111      	bne.n	80167bc <vTaskSwitchContext+0x58>
 8016798:	69fb      	ldr	r3, [r7, #28]
 801679a:	3304      	adds	r3, #4
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	69ba      	ldr	r2, [r7, #24]
 80167a0:	429a      	cmp	r2, r3
 80167a2:	d10b      	bne.n	80167bc <vTaskSwitchContext+0x58>
 80167a4:	69fb      	ldr	r3, [r7, #28]
 80167a6:	3308      	adds	r3, #8
 80167a8:	681b      	ldr	r3, [r3, #0]
 80167aa:	69ba      	ldr	r2, [r7, #24]
 80167ac:	429a      	cmp	r2, r3
 80167ae:	d105      	bne.n	80167bc <vTaskSwitchContext+0x58>
 80167b0:	69fb      	ldr	r3, [r7, #28]
 80167b2:	330c      	adds	r3, #12
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	69ba      	ldr	r2, [r7, #24]
 80167b8:	429a      	cmp	r2, r3
 80167ba:	d008      	beq.n	80167ce <vTaskSwitchContext+0x6a>
 80167bc:	4b28      	ldr	r3, [pc, #160]	@ (8016860 <vTaskSwitchContext+0xfc>)
 80167be:	681a      	ldr	r2, [r3, #0]
 80167c0:	4b27      	ldr	r3, [pc, #156]	@ (8016860 <vTaskSwitchContext+0xfc>)
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	3334      	adds	r3, #52	@ 0x34
 80167c6:	4619      	mov	r1, r3
 80167c8:	4610      	mov	r0, r2
 80167ca:	f7e9 febe 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167ce:	4b25      	ldr	r3, [pc, #148]	@ (8016864 <vTaskSwitchContext+0x100>)
 80167d0:	681b      	ldr	r3, [r3, #0]
 80167d2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80167d4:	68fb      	ldr	r3, [r7, #12]
 80167d6:	fab3 f383 	clz	r3, r3
 80167da:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80167dc:	7afb      	ldrb	r3, [r7, #11]
 80167de:	f1c3 031f 	rsb	r3, r3, #31
 80167e2:	617b      	str	r3, [r7, #20]
 80167e4:	4920      	ldr	r1, [pc, #128]	@ (8016868 <vTaskSwitchContext+0x104>)
 80167e6:	697a      	ldr	r2, [r7, #20]
 80167e8:	4613      	mov	r3, r2
 80167ea:	009b      	lsls	r3, r3, #2
 80167ec:	4413      	add	r3, r2
 80167ee:	009b      	lsls	r3, r3, #2
 80167f0:	440b      	add	r3, r1
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d10d      	bne.n	8016814 <vTaskSwitchContext+0xb0>
	__asm volatile
 80167f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167fc:	b672      	cpsid	i
 80167fe:	f383 8811 	msr	BASEPRI, r3
 8016802:	f3bf 8f6f 	isb	sy
 8016806:	f3bf 8f4f 	dsb	sy
 801680a:	b662      	cpsie	i
 801680c:	607b      	str	r3, [r7, #4]
}
 801680e:	bf00      	nop
 8016810:	bf00      	nop
 8016812:	e7fd      	b.n	8016810 <vTaskSwitchContext+0xac>
 8016814:	697a      	ldr	r2, [r7, #20]
 8016816:	4613      	mov	r3, r2
 8016818:	009b      	lsls	r3, r3, #2
 801681a:	4413      	add	r3, r2
 801681c:	009b      	lsls	r3, r3, #2
 801681e:	4a12      	ldr	r2, [pc, #72]	@ (8016868 <vTaskSwitchContext+0x104>)
 8016820:	4413      	add	r3, r2
 8016822:	613b      	str	r3, [r7, #16]
 8016824:	693b      	ldr	r3, [r7, #16]
 8016826:	685b      	ldr	r3, [r3, #4]
 8016828:	685a      	ldr	r2, [r3, #4]
 801682a:	693b      	ldr	r3, [r7, #16]
 801682c:	605a      	str	r2, [r3, #4]
 801682e:	693b      	ldr	r3, [r7, #16]
 8016830:	685a      	ldr	r2, [r3, #4]
 8016832:	693b      	ldr	r3, [r7, #16]
 8016834:	3308      	adds	r3, #8
 8016836:	429a      	cmp	r2, r3
 8016838:	d104      	bne.n	8016844 <vTaskSwitchContext+0xe0>
 801683a:	693b      	ldr	r3, [r7, #16]
 801683c:	685b      	ldr	r3, [r3, #4]
 801683e:	685a      	ldr	r2, [r3, #4]
 8016840:	693b      	ldr	r3, [r7, #16]
 8016842:	605a      	str	r2, [r3, #4]
 8016844:	693b      	ldr	r3, [r7, #16]
 8016846:	685b      	ldr	r3, [r3, #4]
 8016848:	68db      	ldr	r3, [r3, #12]
 801684a:	4a05      	ldr	r2, [pc, #20]	@ (8016860 <vTaskSwitchContext+0xfc>)
 801684c:	6013      	str	r3, [r2, #0]
}
 801684e:	bf00      	nop
 8016850:	3720      	adds	r7, #32
 8016852:	46bd      	mov	sp, r7
 8016854:	bd80      	pop	{r7, pc}
 8016856:	bf00      	nop
 8016858:	200133e4 	.word	0x200133e4
 801685c:	200133d0 	.word	0x200133d0
 8016860:	200132bc 	.word	0x200132bc
 8016864:	200133c4 	.word	0x200133c4
 8016868:	200132c0 	.word	0x200132c0

0801686c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801686c:	b580      	push	{r7, lr}
 801686e:	b084      	sub	sp, #16
 8016870:	af00      	add	r7, sp, #0
 8016872:	6078      	str	r0, [r7, #4]
 8016874:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	2b00      	cmp	r3, #0
 801687a:	d10d      	bne.n	8016898 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 801687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016880:	b672      	cpsid	i
 8016882:	f383 8811 	msr	BASEPRI, r3
 8016886:	f3bf 8f6f 	isb	sy
 801688a:	f3bf 8f4f 	dsb	sy
 801688e:	b662      	cpsie	i
 8016890:	60fb      	str	r3, [r7, #12]
}
 8016892:	bf00      	nop
 8016894:	bf00      	nop
 8016896:	e7fd      	b.n	8016894 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016898:	4b07      	ldr	r3, [pc, #28]	@ (80168b8 <vTaskPlaceOnEventList+0x4c>)
 801689a:	681b      	ldr	r3, [r3, #0]
 801689c:	3318      	adds	r3, #24
 801689e:	4619      	mov	r1, r3
 80168a0:	6878      	ldr	r0, [r7, #4]
 80168a2:	f7fe fd62 	bl	801536a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80168a6:	2101      	movs	r1, #1
 80168a8:	6838      	ldr	r0, [r7, #0]
 80168aa:	f000 fa7b 	bl	8016da4 <prvAddCurrentTaskToDelayedList>
}
 80168ae:	bf00      	nop
 80168b0:	3710      	adds	r7, #16
 80168b2:	46bd      	mov	sp, r7
 80168b4:	bd80      	pop	{r7, pc}
 80168b6:	bf00      	nop
 80168b8:	200132bc 	.word	0x200132bc

080168bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80168bc:	b580      	push	{r7, lr}
 80168be:	b086      	sub	sp, #24
 80168c0:	af00      	add	r7, sp, #0
 80168c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	68db      	ldr	r3, [r3, #12]
 80168c8:	68db      	ldr	r3, [r3, #12]
 80168ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80168cc:	693b      	ldr	r3, [r7, #16]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d10d      	bne.n	80168ee <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80168d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168d6:	b672      	cpsid	i
 80168d8:	f383 8811 	msr	BASEPRI, r3
 80168dc:	f3bf 8f6f 	isb	sy
 80168e0:	f3bf 8f4f 	dsb	sy
 80168e4:	b662      	cpsie	i
 80168e6:	60fb      	str	r3, [r7, #12]
}
 80168e8:	bf00      	nop
 80168ea:	bf00      	nop
 80168ec:	e7fd      	b.n	80168ea <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80168ee:	693b      	ldr	r3, [r7, #16]
 80168f0:	3318      	adds	r3, #24
 80168f2:	4618      	mov	r0, r3
 80168f4:	f7fe fd72 	bl	80153dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168f8:	4b1d      	ldr	r3, [pc, #116]	@ (8016970 <xTaskRemoveFromEventList+0xb4>)
 80168fa:	681b      	ldr	r3, [r3, #0]
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d11c      	bne.n	801693a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016900:	693b      	ldr	r3, [r7, #16]
 8016902:	3304      	adds	r3, #4
 8016904:	4618      	mov	r0, r3
 8016906:	f7fe fd69 	bl	80153dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801690a:	693b      	ldr	r3, [r7, #16]
 801690c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801690e:	2201      	movs	r2, #1
 8016910:	409a      	lsls	r2, r3
 8016912:	4b18      	ldr	r3, [pc, #96]	@ (8016974 <xTaskRemoveFromEventList+0xb8>)
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	4313      	orrs	r3, r2
 8016918:	4a16      	ldr	r2, [pc, #88]	@ (8016974 <xTaskRemoveFromEventList+0xb8>)
 801691a:	6013      	str	r3, [r2, #0]
 801691c:	693b      	ldr	r3, [r7, #16]
 801691e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016920:	4613      	mov	r3, r2
 8016922:	009b      	lsls	r3, r3, #2
 8016924:	4413      	add	r3, r2
 8016926:	009b      	lsls	r3, r3, #2
 8016928:	4a13      	ldr	r2, [pc, #76]	@ (8016978 <xTaskRemoveFromEventList+0xbc>)
 801692a:	441a      	add	r2, r3
 801692c:	693b      	ldr	r3, [r7, #16]
 801692e:	3304      	adds	r3, #4
 8016930:	4619      	mov	r1, r3
 8016932:	4610      	mov	r0, r2
 8016934:	f7fe fcf5 	bl	8015322 <vListInsertEnd>
 8016938:	e005      	b.n	8016946 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801693a:	693b      	ldr	r3, [r7, #16]
 801693c:	3318      	adds	r3, #24
 801693e:	4619      	mov	r1, r3
 8016940:	480e      	ldr	r0, [pc, #56]	@ (801697c <xTaskRemoveFromEventList+0xc0>)
 8016942:	f7fe fcee 	bl	8015322 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016946:	693b      	ldr	r3, [r7, #16]
 8016948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801694a:	4b0d      	ldr	r3, [pc, #52]	@ (8016980 <xTaskRemoveFromEventList+0xc4>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016950:	429a      	cmp	r2, r3
 8016952:	d905      	bls.n	8016960 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016954:	2301      	movs	r3, #1
 8016956:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016958:	4b0a      	ldr	r3, [pc, #40]	@ (8016984 <xTaskRemoveFromEventList+0xc8>)
 801695a:	2201      	movs	r2, #1
 801695c:	601a      	str	r2, [r3, #0]
 801695e:	e001      	b.n	8016964 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016960:	2300      	movs	r3, #0
 8016962:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016964:	697b      	ldr	r3, [r7, #20]
}
 8016966:	4618      	mov	r0, r3
 8016968:	3718      	adds	r7, #24
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}
 801696e:	bf00      	nop
 8016970:	200133e4 	.word	0x200133e4
 8016974:	200133c4 	.word	0x200133c4
 8016978:	200132c0 	.word	0x200132c0
 801697c:	2001337c 	.word	0x2001337c
 8016980:	200132bc 	.word	0x200132bc
 8016984:	200133d0 	.word	0x200133d0

08016988 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016988:	b480      	push	{r7}
 801698a:	b083      	sub	sp, #12
 801698c:	af00      	add	r7, sp, #0
 801698e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016990:	4b06      	ldr	r3, [pc, #24]	@ (80169ac <vTaskInternalSetTimeOutState+0x24>)
 8016992:	681a      	ldr	r2, [r3, #0]
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016998:	4b05      	ldr	r3, [pc, #20]	@ (80169b0 <vTaskInternalSetTimeOutState+0x28>)
 801699a:	681a      	ldr	r2, [r3, #0]
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	605a      	str	r2, [r3, #4]
}
 80169a0:	bf00      	nop
 80169a2:	370c      	adds	r7, #12
 80169a4:	46bd      	mov	sp, r7
 80169a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169aa:	4770      	bx	lr
 80169ac:	200133d4 	.word	0x200133d4
 80169b0:	200133c0 	.word	0x200133c0

080169b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80169b4:	b580      	push	{r7, lr}
 80169b6:	b088      	sub	sp, #32
 80169b8:	af00      	add	r7, sp, #0
 80169ba:	6078      	str	r0, [r7, #4]
 80169bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d10d      	bne.n	80169e0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80169c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169c8:	b672      	cpsid	i
 80169ca:	f383 8811 	msr	BASEPRI, r3
 80169ce:	f3bf 8f6f 	isb	sy
 80169d2:	f3bf 8f4f 	dsb	sy
 80169d6:	b662      	cpsie	i
 80169d8:	613b      	str	r3, [r7, #16]
}
 80169da:	bf00      	nop
 80169dc:	bf00      	nop
 80169de:	e7fd      	b.n	80169dc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80169e0:	683b      	ldr	r3, [r7, #0]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d10d      	bne.n	8016a02 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80169e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169ea:	b672      	cpsid	i
 80169ec:	f383 8811 	msr	BASEPRI, r3
 80169f0:	f3bf 8f6f 	isb	sy
 80169f4:	f3bf 8f4f 	dsb	sy
 80169f8:	b662      	cpsie	i
 80169fa:	60fb      	str	r3, [r7, #12]
}
 80169fc:	bf00      	nop
 80169fe:	bf00      	nop
 8016a00:	e7fd      	b.n	80169fe <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8016a02:	f000 fb43 	bl	801708c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016a06:	4b1d      	ldr	r3, [pc, #116]	@ (8016a7c <xTaskCheckForTimeOut+0xc8>)
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	685b      	ldr	r3, [r3, #4]
 8016a10:	69ba      	ldr	r2, [r7, #24]
 8016a12:	1ad3      	subs	r3, r2, r3
 8016a14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016a16:	683b      	ldr	r3, [r7, #0]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016a1e:	d102      	bne.n	8016a26 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016a20:	2300      	movs	r3, #0
 8016a22:	61fb      	str	r3, [r7, #28]
 8016a24:	e023      	b.n	8016a6e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	681a      	ldr	r2, [r3, #0]
 8016a2a:	4b15      	ldr	r3, [pc, #84]	@ (8016a80 <xTaskCheckForTimeOut+0xcc>)
 8016a2c:	681b      	ldr	r3, [r3, #0]
 8016a2e:	429a      	cmp	r2, r3
 8016a30:	d007      	beq.n	8016a42 <xTaskCheckForTimeOut+0x8e>
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	685b      	ldr	r3, [r3, #4]
 8016a36:	69ba      	ldr	r2, [r7, #24]
 8016a38:	429a      	cmp	r2, r3
 8016a3a:	d302      	bcc.n	8016a42 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016a3c:	2301      	movs	r3, #1
 8016a3e:	61fb      	str	r3, [r7, #28]
 8016a40:	e015      	b.n	8016a6e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016a42:	683b      	ldr	r3, [r7, #0]
 8016a44:	681b      	ldr	r3, [r3, #0]
 8016a46:	697a      	ldr	r2, [r7, #20]
 8016a48:	429a      	cmp	r2, r3
 8016a4a:	d20b      	bcs.n	8016a64 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016a4c:	683b      	ldr	r3, [r7, #0]
 8016a4e:	681a      	ldr	r2, [r3, #0]
 8016a50:	697b      	ldr	r3, [r7, #20]
 8016a52:	1ad2      	subs	r2, r2, r3
 8016a54:	683b      	ldr	r3, [r7, #0]
 8016a56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016a58:	6878      	ldr	r0, [r7, #4]
 8016a5a:	f7ff ff95 	bl	8016988 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016a5e:	2300      	movs	r3, #0
 8016a60:	61fb      	str	r3, [r7, #28]
 8016a62:	e004      	b.n	8016a6e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016a64:	683b      	ldr	r3, [r7, #0]
 8016a66:	2200      	movs	r2, #0
 8016a68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016a6a:	2301      	movs	r3, #1
 8016a6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016a6e:	f000 fb43 	bl	80170f8 <vPortExitCritical>

	return xReturn;
 8016a72:	69fb      	ldr	r3, [r7, #28]
}
 8016a74:	4618      	mov	r0, r3
 8016a76:	3720      	adds	r7, #32
 8016a78:	46bd      	mov	sp, r7
 8016a7a:	bd80      	pop	{r7, pc}
 8016a7c:	200133c0 	.word	0x200133c0
 8016a80:	200133d4 	.word	0x200133d4

08016a84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016a84:	b480      	push	{r7}
 8016a86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016a88:	4b03      	ldr	r3, [pc, #12]	@ (8016a98 <vTaskMissedYield+0x14>)
 8016a8a:	2201      	movs	r2, #1
 8016a8c:	601a      	str	r2, [r3, #0]
}
 8016a8e:	bf00      	nop
 8016a90:	46bd      	mov	sp, r7
 8016a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a96:	4770      	bx	lr
 8016a98:	200133d0 	.word	0x200133d0

08016a9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016a9c:	b580      	push	{r7, lr}
 8016a9e:	b082      	sub	sp, #8
 8016aa0:	af00      	add	r7, sp, #0
 8016aa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016aa4:	f000 f854 	bl	8016b50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016aa8:	4b07      	ldr	r3, [pc, #28]	@ (8016ac8 <prvIdleTask+0x2c>)
 8016aaa:	681b      	ldr	r3, [r3, #0]
 8016aac:	2b01      	cmp	r3, #1
 8016aae:	d907      	bls.n	8016ac0 <prvIdleTask+0x24>
			{
				taskYIELD();
 8016ab0:	4b06      	ldr	r3, [pc, #24]	@ (8016acc <prvIdleTask+0x30>)
 8016ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ab6:	601a      	str	r2, [r3, #0]
 8016ab8:	f3bf 8f4f 	dsb	sy
 8016abc:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8016ac0:	f7e9 fd3c 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016ac4:	e7ee      	b.n	8016aa4 <prvIdleTask+0x8>
 8016ac6:	bf00      	nop
 8016ac8:	200132c0 	.word	0x200132c0
 8016acc:	e000ed04 	.word	0xe000ed04

08016ad0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016ad0:	b580      	push	{r7, lr}
 8016ad2:	b082      	sub	sp, #8
 8016ad4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016ad6:	2300      	movs	r3, #0
 8016ad8:	607b      	str	r3, [r7, #4]
 8016ada:	e00c      	b.n	8016af6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016adc:	687a      	ldr	r2, [r7, #4]
 8016ade:	4613      	mov	r3, r2
 8016ae0:	009b      	lsls	r3, r3, #2
 8016ae2:	4413      	add	r3, r2
 8016ae4:	009b      	lsls	r3, r3, #2
 8016ae6:	4a12      	ldr	r2, [pc, #72]	@ (8016b30 <prvInitialiseTaskLists+0x60>)
 8016ae8:	4413      	add	r3, r2
 8016aea:	4618      	mov	r0, r3
 8016aec:	f7fe fbec 	bl	80152c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	3301      	adds	r3, #1
 8016af4:	607b      	str	r3, [r7, #4]
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	2b06      	cmp	r3, #6
 8016afa:	d9ef      	bls.n	8016adc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016afc:	480d      	ldr	r0, [pc, #52]	@ (8016b34 <prvInitialiseTaskLists+0x64>)
 8016afe:	f7fe fbe3 	bl	80152c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016b02:	480d      	ldr	r0, [pc, #52]	@ (8016b38 <prvInitialiseTaskLists+0x68>)
 8016b04:	f7fe fbe0 	bl	80152c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016b08:	480c      	ldr	r0, [pc, #48]	@ (8016b3c <prvInitialiseTaskLists+0x6c>)
 8016b0a:	f7fe fbdd 	bl	80152c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016b0e:	480c      	ldr	r0, [pc, #48]	@ (8016b40 <prvInitialiseTaskLists+0x70>)
 8016b10:	f7fe fbda 	bl	80152c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016b14:	480b      	ldr	r0, [pc, #44]	@ (8016b44 <prvInitialiseTaskLists+0x74>)
 8016b16:	f7fe fbd7 	bl	80152c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8016b48 <prvInitialiseTaskLists+0x78>)
 8016b1c:	4a05      	ldr	r2, [pc, #20]	@ (8016b34 <prvInitialiseTaskLists+0x64>)
 8016b1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016b20:	4b0a      	ldr	r3, [pc, #40]	@ (8016b4c <prvInitialiseTaskLists+0x7c>)
 8016b22:	4a05      	ldr	r2, [pc, #20]	@ (8016b38 <prvInitialiseTaskLists+0x68>)
 8016b24:	601a      	str	r2, [r3, #0]
}
 8016b26:	bf00      	nop
 8016b28:	3708      	adds	r7, #8
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	bd80      	pop	{r7, pc}
 8016b2e:	bf00      	nop
 8016b30:	200132c0 	.word	0x200132c0
 8016b34:	2001334c 	.word	0x2001334c
 8016b38:	20013360 	.word	0x20013360
 8016b3c:	2001337c 	.word	0x2001337c
 8016b40:	20013390 	.word	0x20013390
 8016b44:	200133a8 	.word	0x200133a8
 8016b48:	20013374 	.word	0x20013374
 8016b4c:	20013378 	.word	0x20013378

08016b50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016b50:	b580      	push	{r7, lr}
 8016b52:	b082      	sub	sp, #8
 8016b54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b56:	e019      	b.n	8016b8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016b58:	f000 fa98 	bl	801708c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b5c:	4b10      	ldr	r3, [pc, #64]	@ (8016ba0 <prvCheckTasksWaitingTermination+0x50>)
 8016b5e:	68db      	ldr	r3, [r3, #12]
 8016b60:	68db      	ldr	r3, [r3, #12]
 8016b62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016b64:	687b      	ldr	r3, [r7, #4]
 8016b66:	3304      	adds	r3, #4
 8016b68:	4618      	mov	r0, r3
 8016b6a:	f7fe fc37 	bl	80153dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8016ba4 <prvCheckTasksWaitingTermination+0x54>)
 8016b70:	681b      	ldr	r3, [r3, #0]
 8016b72:	3b01      	subs	r3, #1
 8016b74:	4a0b      	ldr	r2, [pc, #44]	@ (8016ba4 <prvCheckTasksWaitingTermination+0x54>)
 8016b76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016b78:	4b0b      	ldr	r3, [pc, #44]	@ (8016ba8 <prvCheckTasksWaitingTermination+0x58>)
 8016b7a:	681b      	ldr	r3, [r3, #0]
 8016b7c:	3b01      	subs	r3, #1
 8016b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8016ba8 <prvCheckTasksWaitingTermination+0x58>)
 8016b80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016b82:	f000 fab9 	bl	80170f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016b86:	6878      	ldr	r0, [r7, #4]
 8016b88:	f000 f810 	bl	8016bac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b8c:	4b06      	ldr	r3, [pc, #24]	@ (8016ba8 <prvCheckTasksWaitingTermination+0x58>)
 8016b8e:	681b      	ldr	r3, [r3, #0]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d1e1      	bne.n	8016b58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016b94:	bf00      	nop
 8016b96:	bf00      	nop
 8016b98:	3708      	adds	r7, #8
 8016b9a:	46bd      	mov	sp, r7
 8016b9c:	bd80      	pop	{r7, pc}
 8016b9e:	bf00      	nop
 8016ba0:	20013390 	.word	0x20013390
 8016ba4:	200133bc 	.word	0x200133bc
 8016ba8:	200133a4 	.word	0x200133a4

08016bac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016bac:	b580      	push	{r7, lr}
 8016bae:	b084      	sub	sp, #16
 8016bb0:	af00      	add	r7, sp, #0
 8016bb2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016bba:	2b00      	cmp	r3, #0
 8016bbc:	d108      	bne.n	8016bd0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016bc2:	4618      	mov	r0, r3
 8016bc4:	f000 fc62 	bl	801748c <vPortFree>
				vPortFree( pxTCB );
 8016bc8:	6878      	ldr	r0, [r7, #4]
 8016bca:	f000 fc5f 	bl	801748c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016bce:	e01b      	b.n	8016c08 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016bd6:	2b01      	cmp	r3, #1
 8016bd8:	d103      	bne.n	8016be2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016bda:	6878      	ldr	r0, [r7, #4]
 8016bdc:	f000 fc56 	bl	801748c <vPortFree>
	}
 8016be0:	e012      	b.n	8016c08 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016be8:	2b02      	cmp	r3, #2
 8016bea:	d00d      	beq.n	8016c08 <prvDeleteTCB+0x5c>
	__asm volatile
 8016bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bf0:	b672      	cpsid	i
 8016bf2:	f383 8811 	msr	BASEPRI, r3
 8016bf6:	f3bf 8f6f 	isb	sy
 8016bfa:	f3bf 8f4f 	dsb	sy
 8016bfe:	b662      	cpsie	i
 8016c00:	60fb      	str	r3, [r7, #12]
}
 8016c02:	bf00      	nop
 8016c04:	bf00      	nop
 8016c06:	e7fd      	b.n	8016c04 <prvDeleteTCB+0x58>
	}
 8016c08:	bf00      	nop
 8016c0a:	3710      	adds	r7, #16
 8016c0c:	46bd      	mov	sp, r7
 8016c0e:	bd80      	pop	{r7, pc}

08016c10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016c10:	b480      	push	{r7}
 8016c12:	b083      	sub	sp, #12
 8016c14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016c16:	4b0c      	ldr	r3, [pc, #48]	@ (8016c48 <prvResetNextTaskUnblockTime+0x38>)
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	681b      	ldr	r3, [r3, #0]
 8016c1c:	2b00      	cmp	r3, #0
 8016c1e:	d104      	bne.n	8016c2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016c20:	4b0a      	ldr	r3, [pc, #40]	@ (8016c4c <prvResetNextTaskUnblockTime+0x3c>)
 8016c22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016c26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016c28:	e008      	b.n	8016c3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c2a:	4b07      	ldr	r3, [pc, #28]	@ (8016c48 <prvResetNextTaskUnblockTime+0x38>)
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	68db      	ldr	r3, [r3, #12]
 8016c30:	68db      	ldr	r3, [r3, #12]
 8016c32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	685b      	ldr	r3, [r3, #4]
 8016c38:	4a04      	ldr	r2, [pc, #16]	@ (8016c4c <prvResetNextTaskUnblockTime+0x3c>)
 8016c3a:	6013      	str	r3, [r2, #0]
}
 8016c3c:	bf00      	nop
 8016c3e:	370c      	adds	r7, #12
 8016c40:	46bd      	mov	sp, r7
 8016c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c46:	4770      	bx	lr
 8016c48:	20013374 	.word	0x20013374
 8016c4c:	200133dc 	.word	0x200133dc

08016c50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016c50:	b480      	push	{r7}
 8016c52:	b083      	sub	sp, #12
 8016c54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016c56:	4b0b      	ldr	r3, [pc, #44]	@ (8016c84 <xTaskGetSchedulerState+0x34>)
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d102      	bne.n	8016c64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016c5e:	2301      	movs	r3, #1
 8016c60:	607b      	str	r3, [r7, #4]
 8016c62:	e008      	b.n	8016c76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c64:	4b08      	ldr	r3, [pc, #32]	@ (8016c88 <xTaskGetSchedulerState+0x38>)
 8016c66:	681b      	ldr	r3, [r3, #0]
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d102      	bne.n	8016c72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016c6c:	2302      	movs	r3, #2
 8016c6e:	607b      	str	r3, [r7, #4]
 8016c70:	e001      	b.n	8016c76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016c72:	2300      	movs	r3, #0
 8016c74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016c76:	687b      	ldr	r3, [r7, #4]
	}
 8016c78:	4618      	mov	r0, r3
 8016c7a:	370c      	adds	r7, #12
 8016c7c:	46bd      	mov	sp, r7
 8016c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c82:	4770      	bx	lr
 8016c84:	200133c8 	.word	0x200133c8
 8016c88:	200133e4 	.word	0x200133e4

08016c8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016c8c:	b580      	push	{r7, lr}
 8016c8e:	b086      	sub	sp, #24
 8016c90:	af00      	add	r7, sp, #0
 8016c92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016c98:	2300      	movs	r3, #0
 8016c9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d074      	beq.n	8016d8c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8016d98 <xTaskPriorityDisinherit+0x10c>)
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	693a      	ldr	r2, [r7, #16]
 8016ca8:	429a      	cmp	r2, r3
 8016caa:	d00d      	beq.n	8016cc8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cb0:	b672      	cpsid	i
 8016cb2:	f383 8811 	msr	BASEPRI, r3
 8016cb6:	f3bf 8f6f 	isb	sy
 8016cba:	f3bf 8f4f 	dsb	sy
 8016cbe:	b662      	cpsie	i
 8016cc0:	60fb      	str	r3, [r7, #12]
}
 8016cc2:	bf00      	nop
 8016cc4:	bf00      	nop
 8016cc6:	e7fd      	b.n	8016cc4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016cc8:	693b      	ldr	r3, [r7, #16]
 8016cca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d10d      	bne.n	8016cec <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cd4:	b672      	cpsid	i
 8016cd6:	f383 8811 	msr	BASEPRI, r3
 8016cda:	f3bf 8f6f 	isb	sy
 8016cde:	f3bf 8f4f 	dsb	sy
 8016ce2:	b662      	cpsie	i
 8016ce4:	60bb      	str	r3, [r7, #8]
}
 8016ce6:	bf00      	nop
 8016ce8:	bf00      	nop
 8016cea:	e7fd      	b.n	8016ce8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016cec:	693b      	ldr	r3, [r7, #16]
 8016cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016cf0:	1e5a      	subs	r2, r3, #1
 8016cf2:	693b      	ldr	r3, [r7, #16]
 8016cf4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016cf6:	693b      	ldr	r3, [r7, #16]
 8016cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cfa:	693b      	ldr	r3, [r7, #16]
 8016cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016cfe:	429a      	cmp	r2, r3
 8016d00:	d044      	beq.n	8016d8c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016d02:	693b      	ldr	r3, [r7, #16]
 8016d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d140      	bne.n	8016d8c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016d0a:	693b      	ldr	r3, [r7, #16]
 8016d0c:	3304      	adds	r3, #4
 8016d0e:	4618      	mov	r0, r3
 8016d10:	f7fe fb64 	bl	80153dc <uxListRemove>
 8016d14:	4603      	mov	r3, r0
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d115      	bne.n	8016d46 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016d1a:	693b      	ldr	r3, [r7, #16]
 8016d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d1e:	491f      	ldr	r1, [pc, #124]	@ (8016d9c <xTaskPriorityDisinherit+0x110>)
 8016d20:	4613      	mov	r3, r2
 8016d22:	009b      	lsls	r3, r3, #2
 8016d24:	4413      	add	r3, r2
 8016d26:	009b      	lsls	r3, r3, #2
 8016d28:	440b      	add	r3, r1
 8016d2a:	681b      	ldr	r3, [r3, #0]
 8016d2c:	2b00      	cmp	r3, #0
 8016d2e:	d10a      	bne.n	8016d46 <xTaskPriorityDisinherit+0xba>
 8016d30:	693b      	ldr	r3, [r7, #16]
 8016d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d34:	2201      	movs	r2, #1
 8016d36:	fa02 f303 	lsl.w	r3, r2, r3
 8016d3a:	43da      	mvns	r2, r3
 8016d3c:	4b18      	ldr	r3, [pc, #96]	@ (8016da0 <xTaskPriorityDisinherit+0x114>)
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	4013      	ands	r3, r2
 8016d42:	4a17      	ldr	r2, [pc, #92]	@ (8016da0 <xTaskPriorityDisinherit+0x114>)
 8016d44:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016d46:	693b      	ldr	r3, [r7, #16]
 8016d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016d4a:	693b      	ldr	r3, [r7, #16]
 8016d4c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016d4e:	693b      	ldr	r3, [r7, #16]
 8016d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d52:	f1c3 0207 	rsb	r2, r3, #7
 8016d56:	693b      	ldr	r3, [r7, #16]
 8016d58:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016d5a:	693b      	ldr	r3, [r7, #16]
 8016d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d5e:	2201      	movs	r2, #1
 8016d60:	409a      	lsls	r2, r3
 8016d62:	4b0f      	ldr	r3, [pc, #60]	@ (8016da0 <xTaskPriorityDisinherit+0x114>)
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	4313      	orrs	r3, r2
 8016d68:	4a0d      	ldr	r2, [pc, #52]	@ (8016da0 <xTaskPriorityDisinherit+0x114>)
 8016d6a:	6013      	str	r3, [r2, #0]
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d70:	4613      	mov	r3, r2
 8016d72:	009b      	lsls	r3, r3, #2
 8016d74:	4413      	add	r3, r2
 8016d76:	009b      	lsls	r3, r3, #2
 8016d78:	4a08      	ldr	r2, [pc, #32]	@ (8016d9c <xTaskPriorityDisinherit+0x110>)
 8016d7a:	441a      	add	r2, r3
 8016d7c:	693b      	ldr	r3, [r7, #16]
 8016d7e:	3304      	adds	r3, #4
 8016d80:	4619      	mov	r1, r3
 8016d82:	4610      	mov	r0, r2
 8016d84:	f7fe facd 	bl	8015322 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016d88:	2301      	movs	r3, #1
 8016d8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016d8c:	697b      	ldr	r3, [r7, #20]
	}
 8016d8e:	4618      	mov	r0, r3
 8016d90:	3718      	adds	r7, #24
 8016d92:	46bd      	mov	sp, r7
 8016d94:	bd80      	pop	{r7, pc}
 8016d96:	bf00      	nop
 8016d98:	200132bc 	.word	0x200132bc
 8016d9c:	200132c0 	.word	0x200132c0
 8016da0:	200133c4 	.word	0x200133c4

08016da4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016da4:	b580      	push	{r7, lr}
 8016da6:	b084      	sub	sp, #16
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	6078      	str	r0, [r7, #4]
 8016dac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016dae:	4b29      	ldr	r3, [pc, #164]	@ (8016e54 <prvAddCurrentTaskToDelayedList+0xb0>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016db4:	4b28      	ldr	r3, [pc, #160]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016db6:	681b      	ldr	r3, [r3, #0]
 8016db8:	3304      	adds	r3, #4
 8016dba:	4618      	mov	r0, r3
 8016dbc:	f7fe fb0e 	bl	80153dc <uxListRemove>
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d10b      	bne.n	8016dde <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016dc6:	4b24      	ldr	r3, [pc, #144]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016dcc:	2201      	movs	r2, #1
 8016dce:	fa02 f303 	lsl.w	r3, r2, r3
 8016dd2:	43da      	mvns	r2, r3
 8016dd4:	4b21      	ldr	r3, [pc, #132]	@ (8016e5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8016dd6:	681b      	ldr	r3, [r3, #0]
 8016dd8:	4013      	ands	r3, r2
 8016dda:	4a20      	ldr	r2, [pc, #128]	@ (8016e5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8016ddc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016de4:	d10a      	bne.n	8016dfc <prvAddCurrentTaskToDelayedList+0x58>
 8016de6:	683b      	ldr	r3, [r7, #0]
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d007      	beq.n	8016dfc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016dec:	4b1a      	ldr	r3, [pc, #104]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dee:	681b      	ldr	r3, [r3, #0]
 8016df0:	3304      	adds	r3, #4
 8016df2:	4619      	mov	r1, r3
 8016df4:	481a      	ldr	r0, [pc, #104]	@ (8016e60 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016df6:	f7fe fa94 	bl	8015322 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016dfa:	e026      	b.n	8016e4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016dfc:	68fa      	ldr	r2, [r7, #12]
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	4413      	add	r3, r2
 8016e02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016e04:	4b14      	ldr	r3, [pc, #80]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	68ba      	ldr	r2, [r7, #8]
 8016e0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016e0c:	68ba      	ldr	r2, [r7, #8]
 8016e0e:	68fb      	ldr	r3, [r7, #12]
 8016e10:	429a      	cmp	r2, r3
 8016e12:	d209      	bcs.n	8016e28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016e14:	4b13      	ldr	r3, [pc, #76]	@ (8016e64 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016e16:	681a      	ldr	r2, [r3, #0]
 8016e18:	4b0f      	ldr	r3, [pc, #60]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	3304      	adds	r3, #4
 8016e1e:	4619      	mov	r1, r3
 8016e20:	4610      	mov	r0, r2
 8016e22:	f7fe faa2 	bl	801536a <vListInsert>
}
 8016e26:	e010      	b.n	8016e4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016e28:	4b0f      	ldr	r3, [pc, #60]	@ (8016e68 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016e2a:	681a      	ldr	r2, [r3, #0]
 8016e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8016e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016e2e:	681b      	ldr	r3, [r3, #0]
 8016e30:	3304      	adds	r3, #4
 8016e32:	4619      	mov	r1, r3
 8016e34:	4610      	mov	r0, r2
 8016e36:	f7fe fa98 	bl	801536a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8016e6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016e3c:	681b      	ldr	r3, [r3, #0]
 8016e3e:	68ba      	ldr	r2, [r7, #8]
 8016e40:	429a      	cmp	r2, r3
 8016e42:	d202      	bcs.n	8016e4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016e44:	4a09      	ldr	r2, [pc, #36]	@ (8016e6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016e46:	68bb      	ldr	r3, [r7, #8]
 8016e48:	6013      	str	r3, [r2, #0]
}
 8016e4a:	bf00      	nop
 8016e4c:	3710      	adds	r7, #16
 8016e4e:	46bd      	mov	sp, r7
 8016e50:	bd80      	pop	{r7, pc}
 8016e52:	bf00      	nop
 8016e54:	200133c0 	.word	0x200133c0
 8016e58:	200132bc 	.word	0x200132bc
 8016e5c:	200133c4 	.word	0x200133c4
 8016e60:	200133a8 	.word	0x200133a8
 8016e64:	20013378 	.word	0x20013378
 8016e68:	20013374 	.word	0x20013374
 8016e6c:	200133dc 	.word	0x200133dc

08016e70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016e70:	b480      	push	{r7}
 8016e72:	b085      	sub	sp, #20
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	60f8      	str	r0, [r7, #12]
 8016e78:	60b9      	str	r1, [r7, #8]
 8016e7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016e7c:	68fb      	ldr	r3, [r7, #12]
 8016e7e:	3b04      	subs	r3, #4
 8016e80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e8a:	68fb      	ldr	r3, [r7, #12]
 8016e8c:	3b04      	subs	r3, #4
 8016e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016e90:	68bb      	ldr	r3, [r7, #8]
 8016e92:	f023 0201 	bic.w	r2, r3, #1
 8016e96:	68fb      	ldr	r3, [r7, #12]
 8016e98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	3b04      	subs	r3, #4
 8016e9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8016ed4 <pxPortInitialiseStack+0x64>)
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	3b14      	subs	r3, #20
 8016eaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016eac:	687a      	ldr	r2, [r7, #4]
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016eb2:	68fb      	ldr	r3, [r7, #12]
 8016eb4:	3b04      	subs	r3, #4
 8016eb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	f06f 0202 	mvn.w	r2, #2
 8016ebe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	3b20      	subs	r3, #32
 8016ec4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016ec6:	68fb      	ldr	r3, [r7, #12]
}
 8016ec8:	4618      	mov	r0, r3
 8016eca:	3714      	adds	r7, #20
 8016ecc:	46bd      	mov	sp, r7
 8016ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ed2:	4770      	bx	lr
 8016ed4:	08016ed9 	.word	0x08016ed9

08016ed8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016ed8:	b480      	push	{r7}
 8016eda:	b085      	sub	sp, #20
 8016edc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016ede:	2300      	movs	r3, #0
 8016ee0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016ee2:	4b15      	ldr	r3, [pc, #84]	@ (8016f38 <prvTaskExitError+0x60>)
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016eea:	d00d      	beq.n	8016f08 <prvTaskExitError+0x30>
	__asm volatile
 8016eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ef0:	b672      	cpsid	i
 8016ef2:	f383 8811 	msr	BASEPRI, r3
 8016ef6:	f3bf 8f6f 	isb	sy
 8016efa:	f3bf 8f4f 	dsb	sy
 8016efe:	b662      	cpsie	i
 8016f00:	60fb      	str	r3, [r7, #12]
}
 8016f02:	bf00      	nop
 8016f04:	bf00      	nop
 8016f06:	e7fd      	b.n	8016f04 <prvTaskExitError+0x2c>
	__asm volatile
 8016f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f0c:	b672      	cpsid	i
 8016f0e:	f383 8811 	msr	BASEPRI, r3
 8016f12:	f3bf 8f6f 	isb	sy
 8016f16:	f3bf 8f4f 	dsb	sy
 8016f1a:	b662      	cpsie	i
 8016f1c:	60bb      	str	r3, [r7, #8]
}
 8016f1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016f20:	bf00      	nop
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d0fc      	beq.n	8016f22 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016f28:	bf00      	nop
 8016f2a:	bf00      	nop
 8016f2c:	3714      	adds	r7, #20
 8016f2e:	46bd      	mov	sp, r7
 8016f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f34:	4770      	bx	lr
 8016f36:	bf00      	nop
 8016f38:	20012060 	.word	0x20012060
 8016f3c:	00000000 	.word	0x00000000

08016f40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016f40:	4b07      	ldr	r3, [pc, #28]	@ (8016f60 <pxCurrentTCBConst2>)
 8016f42:	6819      	ldr	r1, [r3, #0]
 8016f44:	6808      	ldr	r0, [r1, #0]
 8016f46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f4a:	f380 8809 	msr	PSP, r0
 8016f4e:	f3bf 8f6f 	isb	sy
 8016f52:	f04f 0000 	mov.w	r0, #0
 8016f56:	f380 8811 	msr	BASEPRI, r0
 8016f5a:	4770      	bx	lr
 8016f5c:	f3af 8000 	nop.w

08016f60 <pxCurrentTCBConst2>:
 8016f60:	200132bc 	.word	0x200132bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016f64:	bf00      	nop
 8016f66:	bf00      	nop

08016f68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016f68:	4808      	ldr	r0, [pc, #32]	@ (8016f8c <prvPortStartFirstTask+0x24>)
 8016f6a:	6800      	ldr	r0, [r0, #0]
 8016f6c:	6800      	ldr	r0, [r0, #0]
 8016f6e:	f380 8808 	msr	MSP, r0
 8016f72:	f04f 0000 	mov.w	r0, #0
 8016f76:	f380 8814 	msr	CONTROL, r0
 8016f7a:	b662      	cpsie	i
 8016f7c:	b661      	cpsie	f
 8016f7e:	f3bf 8f4f 	dsb	sy
 8016f82:	f3bf 8f6f 	isb	sy
 8016f86:	df00      	svc	0
 8016f88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016f8a:	bf00      	nop
 8016f8c:	e000ed08 	.word	0xe000ed08

08016f90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b084      	sub	sp, #16
 8016f94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f96:	4b37      	ldr	r3, [pc, #220]	@ (8017074 <xPortStartScheduler+0xe4>)
 8016f98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f9a:	68fb      	ldr	r3, [r7, #12]
 8016f9c:	781b      	ldrb	r3, [r3, #0]
 8016f9e:	b2db      	uxtb	r3, r3
 8016fa0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	22ff      	movs	r2, #255	@ 0xff
 8016fa6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	781b      	ldrb	r3, [r3, #0]
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016fb0:	78fb      	ldrb	r3, [r7, #3]
 8016fb2:	b2db      	uxtb	r3, r3
 8016fb4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016fb8:	b2da      	uxtb	r2, r3
 8016fba:	4b2f      	ldr	r3, [pc, #188]	@ (8017078 <xPortStartScheduler+0xe8>)
 8016fbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016fbe:	4b2f      	ldr	r3, [pc, #188]	@ (801707c <xPortStartScheduler+0xec>)
 8016fc0:	2207      	movs	r2, #7
 8016fc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fc4:	e009      	b.n	8016fda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016fc6:	4b2d      	ldr	r3, [pc, #180]	@ (801707c <xPortStartScheduler+0xec>)
 8016fc8:	681b      	ldr	r3, [r3, #0]
 8016fca:	3b01      	subs	r3, #1
 8016fcc:	4a2b      	ldr	r2, [pc, #172]	@ (801707c <xPortStartScheduler+0xec>)
 8016fce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016fd0:	78fb      	ldrb	r3, [r7, #3]
 8016fd2:	b2db      	uxtb	r3, r3
 8016fd4:	005b      	lsls	r3, r3, #1
 8016fd6:	b2db      	uxtb	r3, r3
 8016fd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fda:	78fb      	ldrb	r3, [r7, #3]
 8016fdc:	b2db      	uxtb	r3, r3
 8016fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016fe2:	2b80      	cmp	r3, #128	@ 0x80
 8016fe4:	d0ef      	beq.n	8016fc6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016fe6:	4b25      	ldr	r3, [pc, #148]	@ (801707c <xPortStartScheduler+0xec>)
 8016fe8:	681b      	ldr	r3, [r3, #0]
 8016fea:	f1c3 0307 	rsb	r3, r3, #7
 8016fee:	2b04      	cmp	r3, #4
 8016ff0:	d00d      	beq.n	801700e <xPortStartScheduler+0x7e>
	__asm volatile
 8016ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ff6:	b672      	cpsid	i
 8016ff8:	f383 8811 	msr	BASEPRI, r3
 8016ffc:	f3bf 8f6f 	isb	sy
 8017000:	f3bf 8f4f 	dsb	sy
 8017004:	b662      	cpsie	i
 8017006:	60bb      	str	r3, [r7, #8]
}
 8017008:	bf00      	nop
 801700a:	bf00      	nop
 801700c:	e7fd      	b.n	801700a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801700e:	4b1b      	ldr	r3, [pc, #108]	@ (801707c <xPortStartScheduler+0xec>)
 8017010:	681b      	ldr	r3, [r3, #0]
 8017012:	021b      	lsls	r3, r3, #8
 8017014:	4a19      	ldr	r2, [pc, #100]	@ (801707c <xPortStartScheduler+0xec>)
 8017016:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017018:	4b18      	ldr	r3, [pc, #96]	@ (801707c <xPortStartScheduler+0xec>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017020:	4a16      	ldr	r2, [pc, #88]	@ (801707c <xPortStartScheduler+0xec>)
 8017022:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	b2da      	uxtb	r2, r3
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801702c:	4b14      	ldr	r3, [pc, #80]	@ (8017080 <xPortStartScheduler+0xf0>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	4a13      	ldr	r2, [pc, #76]	@ (8017080 <xPortStartScheduler+0xf0>)
 8017032:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017036:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017038:	4b11      	ldr	r3, [pc, #68]	@ (8017080 <xPortStartScheduler+0xf0>)
 801703a:	681b      	ldr	r3, [r3, #0]
 801703c:	4a10      	ldr	r2, [pc, #64]	@ (8017080 <xPortStartScheduler+0xf0>)
 801703e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017042:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017044:	f000 f8dc 	bl	8017200 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017048:	4b0e      	ldr	r3, [pc, #56]	@ (8017084 <xPortStartScheduler+0xf4>)
 801704a:	2200      	movs	r2, #0
 801704c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801704e:	f000 f8fb 	bl	8017248 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017052:	4b0d      	ldr	r3, [pc, #52]	@ (8017088 <xPortStartScheduler+0xf8>)
 8017054:	681b      	ldr	r3, [r3, #0]
 8017056:	4a0c      	ldr	r2, [pc, #48]	@ (8017088 <xPortStartScheduler+0xf8>)
 8017058:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801705c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801705e:	f7ff ff83 	bl	8016f68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017062:	f7ff fb7f 	bl	8016764 <vTaskSwitchContext>
	prvTaskExitError();
 8017066:	f7ff ff37 	bl	8016ed8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801706a:	2300      	movs	r3, #0
}
 801706c:	4618      	mov	r0, r3
 801706e:	3710      	adds	r7, #16
 8017070:	46bd      	mov	sp, r7
 8017072:	bd80      	pop	{r7, pc}
 8017074:	e000e400 	.word	0xe000e400
 8017078:	200133e8 	.word	0x200133e8
 801707c:	200133ec 	.word	0x200133ec
 8017080:	e000ed20 	.word	0xe000ed20
 8017084:	20012060 	.word	0x20012060
 8017088:	e000ef34 	.word	0xe000ef34

0801708c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801708c:	b480      	push	{r7}
 801708e:	b083      	sub	sp, #12
 8017090:	af00      	add	r7, sp, #0
	__asm volatile
 8017092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017096:	b672      	cpsid	i
 8017098:	f383 8811 	msr	BASEPRI, r3
 801709c:	f3bf 8f6f 	isb	sy
 80170a0:	f3bf 8f4f 	dsb	sy
 80170a4:	b662      	cpsie	i
 80170a6:	607b      	str	r3, [r7, #4]
}
 80170a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80170aa:	4b11      	ldr	r3, [pc, #68]	@ (80170f0 <vPortEnterCritical+0x64>)
 80170ac:	681b      	ldr	r3, [r3, #0]
 80170ae:	3301      	adds	r3, #1
 80170b0:	4a0f      	ldr	r2, [pc, #60]	@ (80170f0 <vPortEnterCritical+0x64>)
 80170b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80170b4:	4b0e      	ldr	r3, [pc, #56]	@ (80170f0 <vPortEnterCritical+0x64>)
 80170b6:	681b      	ldr	r3, [r3, #0]
 80170b8:	2b01      	cmp	r3, #1
 80170ba:	d112      	bne.n	80170e2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80170bc:	4b0d      	ldr	r3, [pc, #52]	@ (80170f4 <vPortEnterCritical+0x68>)
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	b2db      	uxtb	r3, r3
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d00d      	beq.n	80170e2 <vPortEnterCritical+0x56>
	__asm volatile
 80170c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170ca:	b672      	cpsid	i
 80170cc:	f383 8811 	msr	BASEPRI, r3
 80170d0:	f3bf 8f6f 	isb	sy
 80170d4:	f3bf 8f4f 	dsb	sy
 80170d8:	b662      	cpsie	i
 80170da:	603b      	str	r3, [r7, #0]
}
 80170dc:	bf00      	nop
 80170de:	bf00      	nop
 80170e0:	e7fd      	b.n	80170de <vPortEnterCritical+0x52>
	}
}
 80170e2:	bf00      	nop
 80170e4:	370c      	adds	r7, #12
 80170e6:	46bd      	mov	sp, r7
 80170e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ec:	4770      	bx	lr
 80170ee:	bf00      	nop
 80170f0:	20012060 	.word	0x20012060
 80170f4:	e000ed04 	.word	0xe000ed04

080170f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80170f8:	b480      	push	{r7}
 80170fa:	b083      	sub	sp, #12
 80170fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80170fe:	4b13      	ldr	r3, [pc, #76]	@ (801714c <vPortExitCritical+0x54>)
 8017100:	681b      	ldr	r3, [r3, #0]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d10d      	bne.n	8017122 <vPortExitCritical+0x2a>
	__asm volatile
 8017106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801710a:	b672      	cpsid	i
 801710c:	f383 8811 	msr	BASEPRI, r3
 8017110:	f3bf 8f6f 	isb	sy
 8017114:	f3bf 8f4f 	dsb	sy
 8017118:	b662      	cpsie	i
 801711a:	607b      	str	r3, [r7, #4]
}
 801711c:	bf00      	nop
 801711e:	bf00      	nop
 8017120:	e7fd      	b.n	801711e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017122:	4b0a      	ldr	r3, [pc, #40]	@ (801714c <vPortExitCritical+0x54>)
 8017124:	681b      	ldr	r3, [r3, #0]
 8017126:	3b01      	subs	r3, #1
 8017128:	4a08      	ldr	r2, [pc, #32]	@ (801714c <vPortExitCritical+0x54>)
 801712a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801712c:	4b07      	ldr	r3, [pc, #28]	@ (801714c <vPortExitCritical+0x54>)
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	2b00      	cmp	r3, #0
 8017132:	d105      	bne.n	8017140 <vPortExitCritical+0x48>
 8017134:	2300      	movs	r3, #0
 8017136:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017138:	683b      	ldr	r3, [r7, #0]
 801713a:	f383 8811 	msr	BASEPRI, r3
}
 801713e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017140:	bf00      	nop
 8017142:	370c      	adds	r7, #12
 8017144:	46bd      	mov	sp, r7
 8017146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801714a:	4770      	bx	lr
 801714c:	20012060 	.word	0x20012060

08017150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017150:	f3ef 8009 	mrs	r0, PSP
 8017154:	f3bf 8f6f 	isb	sy
 8017158:	4b15      	ldr	r3, [pc, #84]	@ (80171b0 <pxCurrentTCBConst>)
 801715a:	681a      	ldr	r2, [r3, #0]
 801715c:	f01e 0f10 	tst.w	lr, #16
 8017160:	bf08      	it	eq
 8017162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801716a:	6010      	str	r0, [r2, #0]
 801716c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017170:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017174:	b672      	cpsid	i
 8017176:	f380 8811 	msr	BASEPRI, r0
 801717a:	f3bf 8f4f 	dsb	sy
 801717e:	f3bf 8f6f 	isb	sy
 8017182:	b662      	cpsie	i
 8017184:	f7ff faee 	bl	8016764 <vTaskSwitchContext>
 8017188:	f04f 0000 	mov.w	r0, #0
 801718c:	f380 8811 	msr	BASEPRI, r0
 8017190:	bc09      	pop	{r0, r3}
 8017192:	6819      	ldr	r1, [r3, #0]
 8017194:	6808      	ldr	r0, [r1, #0]
 8017196:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801719a:	f01e 0f10 	tst.w	lr, #16
 801719e:	bf08      	it	eq
 80171a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80171a4:	f380 8809 	msr	PSP, r0
 80171a8:	f3bf 8f6f 	isb	sy
 80171ac:	4770      	bx	lr
 80171ae:	bf00      	nop

080171b0 <pxCurrentTCBConst>:
 80171b0:	200132bc 	.word	0x200132bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80171b4:	bf00      	nop
 80171b6:	bf00      	nop

080171b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80171b8:	b580      	push	{r7, lr}
 80171ba:	b082      	sub	sp, #8
 80171bc:	af00      	add	r7, sp, #0
	__asm volatile
 80171be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171c2:	b672      	cpsid	i
 80171c4:	f383 8811 	msr	BASEPRI, r3
 80171c8:	f3bf 8f6f 	isb	sy
 80171cc:	f3bf 8f4f 	dsb	sy
 80171d0:	b662      	cpsie	i
 80171d2:	607b      	str	r3, [r7, #4]
}
 80171d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80171d6:	f7ff fa09 	bl	80165ec <xTaskIncrementTick>
 80171da:	4603      	mov	r3, r0
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d003      	beq.n	80171e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80171e0:	4b06      	ldr	r3, [pc, #24]	@ (80171fc <SysTick_Handler+0x44>)
 80171e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80171e6:	601a      	str	r2, [r3, #0]
 80171e8:	2300      	movs	r3, #0
 80171ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80171ec:	683b      	ldr	r3, [r7, #0]
 80171ee:	f383 8811 	msr	BASEPRI, r3
}
 80171f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80171f4:	bf00      	nop
 80171f6:	3708      	adds	r7, #8
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bd80      	pop	{r7, pc}
 80171fc:	e000ed04 	.word	0xe000ed04

08017200 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017200:	b480      	push	{r7}
 8017202:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017204:	4b0b      	ldr	r3, [pc, #44]	@ (8017234 <vPortSetupTimerInterrupt+0x34>)
 8017206:	2200      	movs	r2, #0
 8017208:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801720a:	4b0b      	ldr	r3, [pc, #44]	@ (8017238 <vPortSetupTimerInterrupt+0x38>)
 801720c:	2200      	movs	r2, #0
 801720e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017210:	4b0a      	ldr	r3, [pc, #40]	@ (801723c <vPortSetupTimerInterrupt+0x3c>)
 8017212:	681b      	ldr	r3, [r3, #0]
 8017214:	4a0a      	ldr	r2, [pc, #40]	@ (8017240 <vPortSetupTimerInterrupt+0x40>)
 8017216:	fba2 2303 	umull	r2, r3, r2, r3
 801721a:	099b      	lsrs	r3, r3, #6
 801721c:	4a09      	ldr	r2, [pc, #36]	@ (8017244 <vPortSetupTimerInterrupt+0x44>)
 801721e:	3b01      	subs	r3, #1
 8017220:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017222:	4b04      	ldr	r3, [pc, #16]	@ (8017234 <vPortSetupTimerInterrupt+0x34>)
 8017224:	2207      	movs	r2, #7
 8017226:	601a      	str	r2, [r3, #0]
}
 8017228:	bf00      	nop
 801722a:	46bd      	mov	sp, r7
 801722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017230:	4770      	bx	lr
 8017232:	bf00      	nop
 8017234:	e000e010 	.word	0xe000e010
 8017238:	e000e018 	.word	0xe000e018
 801723c:	20012000 	.word	0x20012000
 8017240:	10624dd3 	.word	0x10624dd3
 8017244:	e000e014 	.word	0xe000e014

08017248 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017248:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017258 <vPortEnableVFP+0x10>
 801724c:	6801      	ldr	r1, [r0, #0]
 801724e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017252:	6001      	str	r1, [r0, #0]
 8017254:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017256:	bf00      	nop
 8017258:	e000ed88 	.word	0xe000ed88

0801725c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801725c:	b480      	push	{r7}
 801725e:	b085      	sub	sp, #20
 8017260:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017262:	f3ef 8305 	mrs	r3, IPSR
 8017266:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017268:	68fb      	ldr	r3, [r7, #12]
 801726a:	2b0f      	cmp	r3, #15
 801726c:	d917      	bls.n	801729e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801726e:	4a1a      	ldr	r2, [pc, #104]	@ (80172d8 <vPortValidateInterruptPriority+0x7c>)
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	4413      	add	r3, r2
 8017274:	781b      	ldrb	r3, [r3, #0]
 8017276:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017278:	4b18      	ldr	r3, [pc, #96]	@ (80172dc <vPortValidateInterruptPriority+0x80>)
 801727a:	781b      	ldrb	r3, [r3, #0]
 801727c:	7afa      	ldrb	r2, [r7, #11]
 801727e:	429a      	cmp	r2, r3
 8017280:	d20d      	bcs.n	801729e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017286:	b672      	cpsid	i
 8017288:	f383 8811 	msr	BASEPRI, r3
 801728c:	f3bf 8f6f 	isb	sy
 8017290:	f3bf 8f4f 	dsb	sy
 8017294:	b662      	cpsie	i
 8017296:	607b      	str	r3, [r7, #4]
}
 8017298:	bf00      	nop
 801729a:	bf00      	nop
 801729c:	e7fd      	b.n	801729a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801729e:	4b10      	ldr	r3, [pc, #64]	@ (80172e0 <vPortValidateInterruptPriority+0x84>)
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80172a6:	4b0f      	ldr	r3, [pc, #60]	@ (80172e4 <vPortValidateInterruptPriority+0x88>)
 80172a8:	681b      	ldr	r3, [r3, #0]
 80172aa:	429a      	cmp	r2, r3
 80172ac:	d90d      	bls.n	80172ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80172ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172b2:	b672      	cpsid	i
 80172b4:	f383 8811 	msr	BASEPRI, r3
 80172b8:	f3bf 8f6f 	isb	sy
 80172bc:	f3bf 8f4f 	dsb	sy
 80172c0:	b662      	cpsie	i
 80172c2:	603b      	str	r3, [r7, #0]
}
 80172c4:	bf00      	nop
 80172c6:	bf00      	nop
 80172c8:	e7fd      	b.n	80172c6 <vPortValidateInterruptPriority+0x6a>
	}
 80172ca:	bf00      	nop
 80172cc:	3714      	adds	r7, #20
 80172ce:	46bd      	mov	sp, r7
 80172d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172d4:	4770      	bx	lr
 80172d6:	bf00      	nop
 80172d8:	e000e3f0 	.word	0xe000e3f0
 80172dc:	200133e8 	.word	0x200133e8
 80172e0:	e000ed0c 	.word	0xe000ed0c
 80172e4:	200133ec 	.word	0x200133ec

080172e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80172e8:	b580      	push	{r7, lr}
 80172ea:	b08a      	sub	sp, #40	@ 0x28
 80172ec:	af00      	add	r7, sp, #0
 80172ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80172f0:	2300      	movs	r3, #0
 80172f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80172f4:	f7ff f8aa 	bl	801644c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80172f8:	4b5f      	ldr	r3, [pc, #380]	@ (8017478 <pvPortMalloc+0x190>)
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d101      	bne.n	8017304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017300:	f000 f924 	bl	801754c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017304:	4b5d      	ldr	r3, [pc, #372]	@ (801747c <pvPortMalloc+0x194>)
 8017306:	681a      	ldr	r2, [r3, #0]
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	4013      	ands	r3, r2
 801730c:	2b00      	cmp	r3, #0
 801730e:	f040 8094 	bne.w	801743a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	2b00      	cmp	r3, #0
 8017316:	d020      	beq.n	801735a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017318:	2208      	movs	r2, #8
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	4413      	add	r3, r2
 801731e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017320:	687b      	ldr	r3, [r7, #4]
 8017322:	f003 0307 	and.w	r3, r3, #7
 8017326:	2b00      	cmp	r3, #0
 8017328:	d017      	beq.n	801735a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	f023 0307 	bic.w	r3, r3, #7
 8017330:	3308      	adds	r3, #8
 8017332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	f003 0307 	and.w	r3, r3, #7
 801733a:	2b00      	cmp	r3, #0
 801733c:	d00d      	beq.n	801735a <pvPortMalloc+0x72>
	__asm volatile
 801733e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017342:	b672      	cpsid	i
 8017344:	f383 8811 	msr	BASEPRI, r3
 8017348:	f3bf 8f6f 	isb	sy
 801734c:	f3bf 8f4f 	dsb	sy
 8017350:	b662      	cpsie	i
 8017352:	617b      	str	r3, [r7, #20]
}
 8017354:	bf00      	nop
 8017356:	bf00      	nop
 8017358:	e7fd      	b.n	8017356 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	2b00      	cmp	r3, #0
 801735e:	d06c      	beq.n	801743a <pvPortMalloc+0x152>
 8017360:	4b47      	ldr	r3, [pc, #284]	@ (8017480 <pvPortMalloc+0x198>)
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	687a      	ldr	r2, [r7, #4]
 8017366:	429a      	cmp	r2, r3
 8017368:	d867      	bhi.n	801743a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801736a:	4b46      	ldr	r3, [pc, #280]	@ (8017484 <pvPortMalloc+0x19c>)
 801736c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801736e:	4b45      	ldr	r3, [pc, #276]	@ (8017484 <pvPortMalloc+0x19c>)
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017374:	e004      	b.n	8017380 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017378:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017382:	685b      	ldr	r3, [r3, #4]
 8017384:	687a      	ldr	r2, [r7, #4]
 8017386:	429a      	cmp	r2, r3
 8017388:	d903      	bls.n	8017392 <pvPortMalloc+0xaa>
 801738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d1f1      	bne.n	8017376 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017392:	4b39      	ldr	r3, [pc, #228]	@ (8017478 <pvPortMalloc+0x190>)
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017398:	429a      	cmp	r2, r3
 801739a:	d04e      	beq.n	801743a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801739c:	6a3b      	ldr	r3, [r7, #32]
 801739e:	681b      	ldr	r3, [r3, #0]
 80173a0:	2208      	movs	r2, #8
 80173a2:	4413      	add	r3, r2
 80173a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80173a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173a8:	681a      	ldr	r2, [r3, #0]
 80173aa:	6a3b      	ldr	r3, [r7, #32]
 80173ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80173ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173b0:	685a      	ldr	r2, [r3, #4]
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	1ad2      	subs	r2, r2, r3
 80173b6:	2308      	movs	r3, #8
 80173b8:	005b      	lsls	r3, r3, #1
 80173ba:	429a      	cmp	r2, r3
 80173bc:	d922      	bls.n	8017404 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80173be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	4413      	add	r3, r2
 80173c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80173c6:	69bb      	ldr	r3, [r7, #24]
 80173c8:	f003 0307 	and.w	r3, r3, #7
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	d00d      	beq.n	80173ec <pvPortMalloc+0x104>
	__asm volatile
 80173d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173d4:	b672      	cpsid	i
 80173d6:	f383 8811 	msr	BASEPRI, r3
 80173da:	f3bf 8f6f 	isb	sy
 80173de:	f3bf 8f4f 	dsb	sy
 80173e2:	b662      	cpsie	i
 80173e4:	613b      	str	r3, [r7, #16]
}
 80173e6:	bf00      	nop
 80173e8:	bf00      	nop
 80173ea:	e7fd      	b.n	80173e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80173ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ee:	685a      	ldr	r2, [r3, #4]
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	1ad2      	subs	r2, r2, r3
 80173f4:	69bb      	ldr	r3, [r7, #24]
 80173f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80173f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173fa:	687a      	ldr	r2, [r7, #4]
 80173fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80173fe:	69b8      	ldr	r0, [r7, #24]
 8017400:	f000 f906 	bl	8017610 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017404:	4b1e      	ldr	r3, [pc, #120]	@ (8017480 <pvPortMalloc+0x198>)
 8017406:	681a      	ldr	r2, [r3, #0]
 8017408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801740a:	685b      	ldr	r3, [r3, #4]
 801740c:	1ad3      	subs	r3, r2, r3
 801740e:	4a1c      	ldr	r2, [pc, #112]	@ (8017480 <pvPortMalloc+0x198>)
 8017410:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017412:	4b1b      	ldr	r3, [pc, #108]	@ (8017480 <pvPortMalloc+0x198>)
 8017414:	681a      	ldr	r2, [r3, #0]
 8017416:	4b1c      	ldr	r3, [pc, #112]	@ (8017488 <pvPortMalloc+0x1a0>)
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	429a      	cmp	r2, r3
 801741c:	d203      	bcs.n	8017426 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801741e:	4b18      	ldr	r3, [pc, #96]	@ (8017480 <pvPortMalloc+0x198>)
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	4a19      	ldr	r2, [pc, #100]	@ (8017488 <pvPortMalloc+0x1a0>)
 8017424:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017428:	685a      	ldr	r2, [r3, #4]
 801742a:	4b14      	ldr	r3, [pc, #80]	@ (801747c <pvPortMalloc+0x194>)
 801742c:	681b      	ldr	r3, [r3, #0]
 801742e:	431a      	orrs	r2, r3
 8017430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017432:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017436:	2200      	movs	r2, #0
 8017438:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801743a:	f7ff f815 	bl	8016468 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801743e:	69fb      	ldr	r3, [r7, #28]
 8017440:	2b00      	cmp	r3, #0
 8017442:	d101      	bne.n	8017448 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017444:	f7e9 f88c 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017448:	69fb      	ldr	r3, [r7, #28]
 801744a:	f003 0307 	and.w	r3, r3, #7
 801744e:	2b00      	cmp	r3, #0
 8017450:	d00d      	beq.n	801746e <pvPortMalloc+0x186>
	__asm volatile
 8017452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017456:	b672      	cpsid	i
 8017458:	f383 8811 	msr	BASEPRI, r3
 801745c:	f3bf 8f6f 	isb	sy
 8017460:	f3bf 8f4f 	dsb	sy
 8017464:	b662      	cpsie	i
 8017466:	60fb      	str	r3, [r7, #12]
}
 8017468:	bf00      	nop
 801746a:	bf00      	nop
 801746c:	e7fd      	b.n	801746a <pvPortMalloc+0x182>
	return pvReturn;
 801746e:	69fb      	ldr	r3, [r7, #28]
}
 8017470:	4618      	mov	r0, r3
 8017472:	3728      	adds	r7, #40	@ 0x28
 8017474:	46bd      	mov	sp, r7
 8017476:	bd80      	pop	{r7, pc}
 8017478:	2001b3f8 	.word	0x2001b3f8
 801747c:	2001b404 	.word	0x2001b404
 8017480:	2001b3fc 	.word	0x2001b3fc
 8017484:	2001b3f0 	.word	0x2001b3f0
 8017488:	2001b400 	.word	0x2001b400

0801748c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801748c:	b580      	push	{r7, lr}
 801748e:	b086      	sub	sp, #24
 8017490:	af00      	add	r7, sp, #0
 8017492:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017494:	687b      	ldr	r3, [r7, #4]
 8017496:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d04e      	beq.n	801753c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801749e:	2308      	movs	r3, #8
 80174a0:	425b      	negs	r3, r3
 80174a2:	697a      	ldr	r2, [r7, #20]
 80174a4:	4413      	add	r3, r2
 80174a6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80174a8:	697b      	ldr	r3, [r7, #20]
 80174aa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80174ac:	693b      	ldr	r3, [r7, #16]
 80174ae:	685a      	ldr	r2, [r3, #4]
 80174b0:	4b24      	ldr	r3, [pc, #144]	@ (8017544 <vPortFree+0xb8>)
 80174b2:	681b      	ldr	r3, [r3, #0]
 80174b4:	4013      	ands	r3, r2
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d10d      	bne.n	80174d6 <vPortFree+0x4a>
	__asm volatile
 80174ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174be:	b672      	cpsid	i
 80174c0:	f383 8811 	msr	BASEPRI, r3
 80174c4:	f3bf 8f6f 	isb	sy
 80174c8:	f3bf 8f4f 	dsb	sy
 80174cc:	b662      	cpsie	i
 80174ce:	60fb      	str	r3, [r7, #12]
}
 80174d0:	bf00      	nop
 80174d2:	bf00      	nop
 80174d4:	e7fd      	b.n	80174d2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80174d6:	693b      	ldr	r3, [r7, #16]
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	d00d      	beq.n	80174fa <vPortFree+0x6e>
	__asm volatile
 80174de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174e2:	b672      	cpsid	i
 80174e4:	f383 8811 	msr	BASEPRI, r3
 80174e8:	f3bf 8f6f 	isb	sy
 80174ec:	f3bf 8f4f 	dsb	sy
 80174f0:	b662      	cpsie	i
 80174f2:	60bb      	str	r3, [r7, #8]
}
 80174f4:	bf00      	nop
 80174f6:	bf00      	nop
 80174f8:	e7fd      	b.n	80174f6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80174fa:	693b      	ldr	r3, [r7, #16]
 80174fc:	685a      	ldr	r2, [r3, #4]
 80174fe:	4b11      	ldr	r3, [pc, #68]	@ (8017544 <vPortFree+0xb8>)
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	4013      	ands	r3, r2
 8017504:	2b00      	cmp	r3, #0
 8017506:	d019      	beq.n	801753c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017508:	693b      	ldr	r3, [r7, #16]
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	2b00      	cmp	r3, #0
 801750e:	d115      	bne.n	801753c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017510:	693b      	ldr	r3, [r7, #16]
 8017512:	685a      	ldr	r2, [r3, #4]
 8017514:	4b0b      	ldr	r3, [pc, #44]	@ (8017544 <vPortFree+0xb8>)
 8017516:	681b      	ldr	r3, [r3, #0]
 8017518:	43db      	mvns	r3, r3
 801751a:	401a      	ands	r2, r3
 801751c:	693b      	ldr	r3, [r7, #16]
 801751e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017520:	f7fe ff94 	bl	801644c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017524:	693b      	ldr	r3, [r7, #16]
 8017526:	685a      	ldr	r2, [r3, #4]
 8017528:	4b07      	ldr	r3, [pc, #28]	@ (8017548 <vPortFree+0xbc>)
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	4413      	add	r3, r2
 801752e:	4a06      	ldr	r2, [pc, #24]	@ (8017548 <vPortFree+0xbc>)
 8017530:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017532:	6938      	ldr	r0, [r7, #16]
 8017534:	f000 f86c 	bl	8017610 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017538:	f7fe ff96 	bl	8016468 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801753c:	bf00      	nop
 801753e:	3718      	adds	r7, #24
 8017540:	46bd      	mov	sp, r7
 8017542:	bd80      	pop	{r7, pc}
 8017544:	2001b404 	.word	0x2001b404
 8017548:	2001b3fc 	.word	0x2001b3fc

0801754c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801754c:	b480      	push	{r7}
 801754e:	b085      	sub	sp, #20
 8017550:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017556:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017558:	4b27      	ldr	r3, [pc, #156]	@ (80175f8 <prvHeapInit+0xac>)
 801755a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801755c:	68fb      	ldr	r3, [r7, #12]
 801755e:	f003 0307 	and.w	r3, r3, #7
 8017562:	2b00      	cmp	r3, #0
 8017564:	d00c      	beq.n	8017580 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017566:	68fb      	ldr	r3, [r7, #12]
 8017568:	3307      	adds	r3, #7
 801756a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	f023 0307 	bic.w	r3, r3, #7
 8017572:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017574:	68ba      	ldr	r2, [r7, #8]
 8017576:	68fb      	ldr	r3, [r7, #12]
 8017578:	1ad3      	subs	r3, r2, r3
 801757a:	4a1f      	ldr	r2, [pc, #124]	@ (80175f8 <prvHeapInit+0xac>)
 801757c:	4413      	add	r3, r2
 801757e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017580:	68fb      	ldr	r3, [r7, #12]
 8017582:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017584:	4a1d      	ldr	r2, [pc, #116]	@ (80175fc <prvHeapInit+0xb0>)
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801758a:	4b1c      	ldr	r3, [pc, #112]	@ (80175fc <prvHeapInit+0xb0>)
 801758c:	2200      	movs	r2, #0
 801758e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	68ba      	ldr	r2, [r7, #8]
 8017594:	4413      	add	r3, r2
 8017596:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017598:	2208      	movs	r2, #8
 801759a:	68fb      	ldr	r3, [r7, #12]
 801759c:	1a9b      	subs	r3, r3, r2
 801759e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80175a0:	68fb      	ldr	r3, [r7, #12]
 80175a2:	f023 0307 	bic.w	r3, r3, #7
 80175a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80175a8:	68fb      	ldr	r3, [r7, #12]
 80175aa:	4a15      	ldr	r2, [pc, #84]	@ (8017600 <prvHeapInit+0xb4>)
 80175ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80175ae:	4b14      	ldr	r3, [pc, #80]	@ (8017600 <prvHeapInit+0xb4>)
 80175b0:	681b      	ldr	r3, [r3, #0]
 80175b2:	2200      	movs	r2, #0
 80175b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80175b6:	4b12      	ldr	r3, [pc, #72]	@ (8017600 <prvHeapInit+0xb4>)
 80175b8:	681b      	ldr	r3, [r3, #0]
 80175ba:	2200      	movs	r2, #0
 80175bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80175c2:	683b      	ldr	r3, [r7, #0]
 80175c4:	68fa      	ldr	r2, [r7, #12]
 80175c6:	1ad2      	subs	r2, r2, r3
 80175c8:	683b      	ldr	r3, [r7, #0]
 80175ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80175cc:	4b0c      	ldr	r3, [pc, #48]	@ (8017600 <prvHeapInit+0xb4>)
 80175ce:	681a      	ldr	r2, [r3, #0]
 80175d0:	683b      	ldr	r3, [r7, #0]
 80175d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175d4:	683b      	ldr	r3, [r7, #0]
 80175d6:	685b      	ldr	r3, [r3, #4]
 80175d8:	4a0a      	ldr	r2, [pc, #40]	@ (8017604 <prvHeapInit+0xb8>)
 80175da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80175dc:	683b      	ldr	r3, [r7, #0]
 80175de:	685b      	ldr	r3, [r3, #4]
 80175e0:	4a09      	ldr	r2, [pc, #36]	@ (8017608 <prvHeapInit+0xbc>)
 80175e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80175e4:	4b09      	ldr	r3, [pc, #36]	@ (801760c <prvHeapInit+0xc0>)
 80175e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80175ea:	601a      	str	r2, [r3, #0]
}
 80175ec:	bf00      	nop
 80175ee:	3714      	adds	r7, #20
 80175f0:	46bd      	mov	sp, r7
 80175f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175f6:	4770      	bx	lr
 80175f8:	200133f0 	.word	0x200133f0
 80175fc:	2001b3f0 	.word	0x2001b3f0
 8017600:	2001b3f8 	.word	0x2001b3f8
 8017604:	2001b400 	.word	0x2001b400
 8017608:	2001b3fc 	.word	0x2001b3fc
 801760c:	2001b404 	.word	0x2001b404

08017610 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017610:	b480      	push	{r7}
 8017612:	b085      	sub	sp, #20
 8017614:	af00      	add	r7, sp, #0
 8017616:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017618:	4b28      	ldr	r3, [pc, #160]	@ (80176bc <prvInsertBlockIntoFreeList+0xac>)
 801761a:	60fb      	str	r3, [r7, #12]
 801761c:	e002      	b.n	8017624 <prvInsertBlockIntoFreeList+0x14>
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	681b      	ldr	r3, [r3, #0]
 8017622:	60fb      	str	r3, [r7, #12]
 8017624:	68fb      	ldr	r3, [r7, #12]
 8017626:	681b      	ldr	r3, [r3, #0]
 8017628:	687a      	ldr	r2, [r7, #4]
 801762a:	429a      	cmp	r2, r3
 801762c:	d8f7      	bhi.n	801761e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	685b      	ldr	r3, [r3, #4]
 8017636:	68ba      	ldr	r2, [r7, #8]
 8017638:	4413      	add	r3, r2
 801763a:	687a      	ldr	r2, [r7, #4]
 801763c:	429a      	cmp	r2, r3
 801763e:	d108      	bne.n	8017652 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017640:	68fb      	ldr	r3, [r7, #12]
 8017642:	685a      	ldr	r2, [r3, #4]
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	685b      	ldr	r3, [r3, #4]
 8017648:	441a      	add	r2, r3
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017656:	687b      	ldr	r3, [r7, #4]
 8017658:	685b      	ldr	r3, [r3, #4]
 801765a:	68ba      	ldr	r2, [r7, #8]
 801765c:	441a      	add	r2, r3
 801765e:	68fb      	ldr	r3, [r7, #12]
 8017660:	681b      	ldr	r3, [r3, #0]
 8017662:	429a      	cmp	r2, r3
 8017664:	d118      	bne.n	8017698 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017666:	68fb      	ldr	r3, [r7, #12]
 8017668:	681a      	ldr	r2, [r3, #0]
 801766a:	4b15      	ldr	r3, [pc, #84]	@ (80176c0 <prvInsertBlockIntoFreeList+0xb0>)
 801766c:	681b      	ldr	r3, [r3, #0]
 801766e:	429a      	cmp	r2, r3
 8017670:	d00d      	beq.n	801768e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	685a      	ldr	r2, [r3, #4]
 8017676:	68fb      	ldr	r3, [r7, #12]
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	685b      	ldr	r3, [r3, #4]
 801767c:	441a      	add	r2, r3
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017682:	68fb      	ldr	r3, [r7, #12]
 8017684:	681b      	ldr	r3, [r3, #0]
 8017686:	681a      	ldr	r2, [r3, #0]
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	601a      	str	r2, [r3, #0]
 801768c:	e008      	b.n	80176a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801768e:	4b0c      	ldr	r3, [pc, #48]	@ (80176c0 <prvInsertBlockIntoFreeList+0xb0>)
 8017690:	681a      	ldr	r2, [r3, #0]
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	601a      	str	r2, [r3, #0]
 8017696:	e003      	b.n	80176a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017698:	68fb      	ldr	r3, [r7, #12]
 801769a:	681a      	ldr	r2, [r3, #0]
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80176a0:	68fa      	ldr	r2, [r7, #12]
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	429a      	cmp	r2, r3
 80176a6:	d002      	beq.n	80176ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	687a      	ldr	r2, [r7, #4]
 80176ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80176ae:	bf00      	nop
 80176b0:	3714      	adds	r7, #20
 80176b2:	46bd      	mov	sp, r7
 80176b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176b8:	4770      	bx	lr
 80176ba:	bf00      	nop
 80176bc:	2001b3f0 	.word	0x2001b3f0
 80176c0:	2001b3f8 	.word	0x2001b3f8

080176c4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80176c4:	b580      	push	{r7, lr}
 80176c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80176c8:	2201      	movs	r2, #1
 80176ca:	490e      	ldr	r1, [pc, #56]	@ (8017704 <MX_USB_HOST_Init+0x40>)
 80176cc:	480e      	ldr	r0, [pc, #56]	@ (8017708 <MX_USB_HOST_Init+0x44>)
 80176ce:	f7fb fde1 	bl	8013294 <USBH_Init>
 80176d2:	4603      	mov	r3, r0
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d001      	beq.n	80176dc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80176d8:	f7ea fad4 	bl	8001c84 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80176dc:	490b      	ldr	r1, [pc, #44]	@ (801770c <MX_USB_HOST_Init+0x48>)
 80176de:	480a      	ldr	r0, [pc, #40]	@ (8017708 <MX_USB_HOST_Init+0x44>)
 80176e0:	f7fb feab 	bl	801343a <USBH_RegisterClass>
 80176e4:	4603      	mov	r3, r0
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d001      	beq.n	80176ee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80176ea:	f7ea facb 	bl	8001c84 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80176ee:	4806      	ldr	r0, [pc, #24]	@ (8017708 <MX_USB_HOST_Init+0x44>)
 80176f0:	f7fb ff2f 	bl	8013552 <USBH_Start>
 80176f4:	4603      	mov	r3, r0
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	d001      	beq.n	80176fe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80176fa:	f7ea fac3 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80176fe:	bf00      	nop
 8017700:	bd80      	pop	{r7, pc}
 8017702:	bf00      	nop
 8017704:	08017711 	.word	0x08017711
 8017708:	2001b408 	.word	0x2001b408
 801770c:	20012040 	.word	0x20012040

08017710 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017710:	b480      	push	{r7}
 8017712:	b083      	sub	sp, #12
 8017714:	af00      	add	r7, sp, #0
 8017716:	6078      	str	r0, [r7, #4]
 8017718:	460b      	mov	r3, r1
 801771a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801771c:	78fb      	ldrb	r3, [r7, #3]
 801771e:	3b01      	subs	r3, #1
 8017720:	2b04      	cmp	r3, #4
 8017722:	d819      	bhi.n	8017758 <USBH_UserProcess+0x48>
 8017724:	a201      	add	r2, pc, #4	@ (adr r2, 801772c <USBH_UserProcess+0x1c>)
 8017726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801772a:	bf00      	nop
 801772c:	08017759 	.word	0x08017759
 8017730:	08017749 	.word	0x08017749
 8017734:	08017759 	.word	0x08017759
 8017738:	08017751 	.word	0x08017751
 801773c:	08017741 	.word	0x08017741
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8017740:	4b09      	ldr	r3, [pc, #36]	@ (8017768 <USBH_UserProcess+0x58>)
 8017742:	2203      	movs	r2, #3
 8017744:	701a      	strb	r2, [r3, #0]
  break;
 8017746:	e008      	b.n	801775a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8017748:	4b07      	ldr	r3, [pc, #28]	@ (8017768 <USBH_UserProcess+0x58>)
 801774a:	2202      	movs	r2, #2
 801774c:	701a      	strb	r2, [r3, #0]
  break;
 801774e:	e004      	b.n	801775a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017750:	4b05      	ldr	r3, [pc, #20]	@ (8017768 <USBH_UserProcess+0x58>)
 8017752:	2201      	movs	r2, #1
 8017754:	701a      	strb	r2, [r3, #0]
  break;
 8017756:	e000      	b.n	801775a <USBH_UserProcess+0x4a>

  default:
  break;
 8017758:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801775a:	bf00      	nop
 801775c:	370c      	adds	r7, #12
 801775e:	46bd      	mov	sp, r7
 8017760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017764:	4770      	bx	lr
 8017766:	bf00      	nop
 8017768:	2001b7ec 	.word	0x2001b7ec

0801776c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b08a      	sub	sp, #40	@ 0x28
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017774:	f107 0314 	add.w	r3, r7, #20
 8017778:	2200      	movs	r2, #0
 801777a:	601a      	str	r2, [r3, #0]
 801777c:	605a      	str	r2, [r3, #4]
 801777e:	609a      	str	r2, [r3, #8]
 8017780:	60da      	str	r2, [r3, #12]
 8017782:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801778c:	d13c      	bne.n	8017808 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801778e:	4b20      	ldr	r3, [pc, #128]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 8017790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017792:	4a1f      	ldr	r2, [pc, #124]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 8017794:	f043 0301 	orr.w	r3, r3, #1
 8017798:	6313      	str	r3, [r2, #48]	@ 0x30
 801779a:	4b1d      	ldr	r3, [pc, #116]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 801779c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801779e:	f003 0301 	and.w	r3, r3, #1
 80177a2:	613b      	str	r3, [r7, #16]
 80177a4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80177a6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80177aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80177ac:	2302      	movs	r3, #2
 80177ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80177b0:	2300      	movs	r3, #0
 80177b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80177b4:	2303      	movs	r3, #3
 80177b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80177b8:	230a      	movs	r3, #10
 80177ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80177bc:	f107 0314 	add.w	r3, r7, #20
 80177c0:	4619      	mov	r1, r3
 80177c2:	4814      	ldr	r0, [pc, #80]	@ (8017814 <HAL_HCD_MspInit+0xa8>)
 80177c4:	f7ef fdb8 	bl	8007338 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80177c8:	4b11      	ldr	r3, [pc, #68]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177cc:	4a10      	ldr	r2, [pc, #64]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80177d2:	6353      	str	r3, [r2, #52]	@ 0x34
 80177d4:	4b0e      	ldr	r3, [pc, #56]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80177dc:	60fb      	str	r3, [r7, #12]
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	4b0b      	ldr	r3, [pc, #44]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177e4:	4a0a      	ldr	r2, [pc, #40]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80177ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80177ec:	4b08      	ldr	r3, [pc, #32]	@ (8017810 <HAL_HCD_MspInit+0xa4>)
 80177ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80177f4:	60bb      	str	r3, [r7, #8]
 80177f6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80177f8:	2200      	movs	r2, #0
 80177fa:	2105      	movs	r1, #5
 80177fc:	2043      	movs	r0, #67	@ 0x43
 80177fe:	f7ee fa71 	bl	8005ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017802:	2043      	movs	r0, #67	@ 0x43
 8017804:	f7ee fa8a 	bl	8005d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017808:	bf00      	nop
 801780a:	3728      	adds	r7, #40	@ 0x28
 801780c:	46bd      	mov	sp, r7
 801780e:	bd80      	pop	{r7, pc}
 8017810:	40023800 	.word	0x40023800
 8017814:	40020000 	.word	0x40020000

08017818 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b082      	sub	sp, #8
 801781c:	af00      	add	r7, sp, #0
 801781e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017826:	4618      	mov	r0, r3
 8017828:	f7fc facb 	bl	8013dc2 <USBH_LL_IncTimer>
}
 801782c:	bf00      	nop
 801782e:	3708      	adds	r7, #8
 8017830:	46bd      	mov	sp, r7
 8017832:	bd80      	pop	{r7, pc}

08017834 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017834:	b580      	push	{r7, lr}
 8017836:	b082      	sub	sp, #8
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017842:	4618      	mov	r0, r3
 8017844:	f7fc fb0b 	bl	8013e5e <USBH_LL_Connect>
}
 8017848:	bf00      	nop
 801784a:	3708      	adds	r7, #8
 801784c:	46bd      	mov	sp, r7
 801784e:	bd80      	pop	{r7, pc}

08017850 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017850:	b580      	push	{r7, lr}
 8017852:	b082      	sub	sp, #8
 8017854:	af00      	add	r7, sp, #0
 8017856:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801785e:	4618      	mov	r0, r3
 8017860:	f7fc fb18 	bl	8013e94 <USBH_LL_Disconnect>
}
 8017864:	bf00      	nop
 8017866:	3708      	adds	r7, #8
 8017868:	46bd      	mov	sp, r7
 801786a:	bd80      	pop	{r7, pc}

0801786c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801786c:	b580      	push	{r7, lr}
 801786e:	b082      	sub	sp, #8
 8017870:	af00      	add	r7, sp, #0
 8017872:	6078      	str	r0, [r7, #4]
 8017874:	460b      	mov	r3, r1
 8017876:	70fb      	strb	r3, [r7, #3]
 8017878:	4613      	mov	r3, r2
 801787a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017882:	4618      	mov	r0, r3
 8017884:	f7fc fb6c 	bl	8013f60 <USBH_LL_NotifyURBChange>
#endif
}
 8017888:	bf00      	nop
 801788a:	3708      	adds	r7, #8
 801788c:	46bd      	mov	sp, r7
 801788e:	bd80      	pop	{r7, pc}

08017890 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017890:	b580      	push	{r7, lr}
 8017892:	b082      	sub	sp, #8
 8017894:	af00      	add	r7, sp, #0
 8017896:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801789e:	4618      	mov	r0, r3
 80178a0:	f7fc fab9 	bl	8013e16 <USBH_LL_PortEnabled>
}
 80178a4:	bf00      	nop
 80178a6:	3708      	adds	r7, #8
 80178a8:	46bd      	mov	sp, r7
 80178aa:	bd80      	pop	{r7, pc}

080178ac <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80178ac:	b580      	push	{r7, lr}
 80178ae:	b082      	sub	sp, #8
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80178ba:	4618      	mov	r0, r3
 80178bc:	f7fc fabd 	bl	8013e3a <USBH_LL_PortDisabled>
}
 80178c0:	bf00      	nop
 80178c2:	3708      	adds	r7, #8
 80178c4:	46bd      	mov	sp, r7
 80178c6:	bd80      	pop	{r7, pc}

080178c8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80178c8:	b580      	push	{r7, lr}
 80178ca:	b082      	sub	sp, #8
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80178d6:	2b01      	cmp	r3, #1
 80178d8:	d12a      	bne.n	8017930 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80178da:	4a18      	ldr	r2, [pc, #96]	@ (801793c <USBH_LL_Init+0x74>)
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	4a15      	ldr	r2, [pc, #84]	@ (801793c <USBH_LL_Init+0x74>)
 80178e6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80178ea:	4b14      	ldr	r3, [pc, #80]	@ (801793c <USBH_LL_Init+0x74>)
 80178ec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80178f0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80178f2:	4b12      	ldr	r3, [pc, #72]	@ (801793c <USBH_LL_Init+0x74>)
 80178f4:	2208      	movs	r2, #8
 80178f6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80178f8:	4b10      	ldr	r3, [pc, #64]	@ (801793c <USBH_LL_Init+0x74>)
 80178fa:	2201      	movs	r2, #1
 80178fc:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80178fe:	4b0f      	ldr	r3, [pc, #60]	@ (801793c <USBH_LL_Init+0x74>)
 8017900:	2200      	movs	r2, #0
 8017902:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8017904:	4b0d      	ldr	r3, [pc, #52]	@ (801793c <USBH_LL_Init+0x74>)
 8017906:	2202      	movs	r2, #2
 8017908:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801790a:	4b0c      	ldr	r3, [pc, #48]	@ (801793c <USBH_LL_Init+0x74>)
 801790c:	2200      	movs	r2, #0
 801790e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017910:	480a      	ldr	r0, [pc, #40]	@ (801793c <USBH_LL_Init+0x74>)
 8017912:	f7ef fffa 	bl	800790a <HAL_HCD_Init>
 8017916:	4603      	mov	r3, r0
 8017918:	2b00      	cmp	r3, #0
 801791a:	d001      	beq.n	8017920 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801791c:	f7ea f9b2 	bl	8001c84 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017920:	4806      	ldr	r0, [pc, #24]	@ (801793c <USBH_LL_Init+0x74>)
 8017922:	f7f0 fc37 	bl	8008194 <HAL_HCD_GetCurrentFrame>
 8017926:	4603      	mov	r3, r0
 8017928:	4619      	mov	r1, r3
 801792a:	6878      	ldr	r0, [r7, #4]
 801792c:	f7fc fa3a 	bl	8013da4 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017930:	2300      	movs	r3, #0
}
 8017932:	4618      	mov	r0, r3
 8017934:	3708      	adds	r7, #8
 8017936:	46bd      	mov	sp, r7
 8017938:	bd80      	pop	{r7, pc}
 801793a:	bf00      	nop
 801793c:	2001b7f0 	.word	0x2001b7f0

08017940 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8017940:	b580      	push	{r7, lr}
 8017942:	b084      	sub	sp, #16
 8017944:	af00      	add	r7, sp, #0
 8017946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017948:	2300      	movs	r3, #0
 801794a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801794c:	2300      	movs	r3, #0
 801794e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017956:	4618      	mov	r0, r3
 8017958:	f7f0 fba4 	bl	80080a4 <HAL_HCD_Start>
 801795c:	4603      	mov	r3, r0
 801795e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017960:	7bfb      	ldrb	r3, [r7, #15]
 8017962:	4618      	mov	r0, r3
 8017964:	f000 f94c 	bl	8017c00 <USBH_Get_USB_Status>
 8017968:	4603      	mov	r3, r0
 801796a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801796c:	7bbb      	ldrb	r3, [r7, #14]
}
 801796e:	4618      	mov	r0, r3
 8017970:	3710      	adds	r7, #16
 8017972:	46bd      	mov	sp, r7
 8017974:	bd80      	pop	{r7, pc}

08017976 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017976:	b580      	push	{r7, lr}
 8017978:	b084      	sub	sp, #16
 801797a:	af00      	add	r7, sp, #0
 801797c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801797e:	2300      	movs	r3, #0
 8017980:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017982:	2300      	movs	r3, #0
 8017984:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801798c:	4618      	mov	r0, r3
 801798e:	f7f0 fbac 	bl	80080ea <HAL_HCD_Stop>
 8017992:	4603      	mov	r3, r0
 8017994:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017996:	7bfb      	ldrb	r3, [r7, #15]
 8017998:	4618      	mov	r0, r3
 801799a:	f000 f931 	bl	8017c00 <USBH_Get_USB_Status>
 801799e:	4603      	mov	r3, r0
 80179a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80179a4:	4618      	mov	r0, r3
 80179a6:	3710      	adds	r7, #16
 80179a8:	46bd      	mov	sp, r7
 80179aa:	bd80      	pop	{r7, pc}

080179ac <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80179ac:	b580      	push	{r7, lr}
 80179ae:	b084      	sub	sp, #16
 80179b0:	af00      	add	r7, sp, #0
 80179b2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80179b4:	2301      	movs	r3, #1
 80179b6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80179be:	4618      	mov	r0, r3
 80179c0:	f7f0 fbf6 	bl	80081b0 <HAL_HCD_GetCurrentSpeed>
 80179c4:	4603      	mov	r3, r0
 80179c6:	2b02      	cmp	r3, #2
 80179c8:	d00c      	beq.n	80179e4 <USBH_LL_GetSpeed+0x38>
 80179ca:	2b02      	cmp	r3, #2
 80179cc:	d80d      	bhi.n	80179ea <USBH_LL_GetSpeed+0x3e>
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d002      	beq.n	80179d8 <USBH_LL_GetSpeed+0x2c>
 80179d2:	2b01      	cmp	r3, #1
 80179d4:	d003      	beq.n	80179de <USBH_LL_GetSpeed+0x32>
 80179d6:	e008      	b.n	80179ea <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80179d8:	2300      	movs	r3, #0
 80179da:	73fb      	strb	r3, [r7, #15]
    break;
 80179dc:	e008      	b.n	80179f0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80179de:	2301      	movs	r3, #1
 80179e0:	73fb      	strb	r3, [r7, #15]
    break;
 80179e2:	e005      	b.n	80179f0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80179e4:	2302      	movs	r3, #2
 80179e6:	73fb      	strb	r3, [r7, #15]
    break;
 80179e8:	e002      	b.n	80179f0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80179ea:	2301      	movs	r3, #1
 80179ec:	73fb      	strb	r3, [r7, #15]
    break;
 80179ee:	bf00      	nop
  }
  return  speed;
 80179f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80179f2:	4618      	mov	r0, r3
 80179f4:	3710      	adds	r7, #16
 80179f6:	46bd      	mov	sp, r7
 80179f8:	bd80      	pop	{r7, pc}

080179fa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80179fa:	b580      	push	{r7, lr}
 80179fc:	b084      	sub	sp, #16
 80179fe:	af00      	add	r7, sp, #0
 8017a00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a02:	2300      	movs	r3, #0
 8017a04:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a06:	2300      	movs	r3, #0
 8017a08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017a10:	4618      	mov	r0, r3
 8017a12:	f7f0 fb87 	bl	8008124 <HAL_HCD_ResetPort>
 8017a16:	4603      	mov	r3, r0
 8017a18:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017a1a:	7bfb      	ldrb	r3, [r7, #15]
 8017a1c:	4618      	mov	r0, r3
 8017a1e:	f000 f8ef 	bl	8017c00 <USBH_Get_USB_Status>
 8017a22:	4603      	mov	r3, r0
 8017a24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a26:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a28:	4618      	mov	r0, r3
 8017a2a:	3710      	adds	r7, #16
 8017a2c:	46bd      	mov	sp, r7
 8017a2e:	bd80      	pop	{r7, pc}

08017a30 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b082      	sub	sp, #8
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	6078      	str	r0, [r7, #4]
 8017a38:	460b      	mov	r3, r1
 8017a3a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017a42:	78fa      	ldrb	r2, [r7, #3]
 8017a44:	4611      	mov	r1, r2
 8017a46:	4618      	mov	r0, r3
 8017a48:	f7f0 fb8f 	bl	800816a <HAL_HCD_HC_GetXferCount>
 8017a4c:	4603      	mov	r3, r0
}
 8017a4e:	4618      	mov	r0, r3
 8017a50:	3708      	adds	r7, #8
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bd80      	pop	{r7, pc}

08017a56 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8017a56:	b590      	push	{r4, r7, lr}
 8017a58:	b089      	sub	sp, #36	@ 0x24
 8017a5a:	af04      	add	r7, sp, #16
 8017a5c:	6078      	str	r0, [r7, #4]
 8017a5e:	4608      	mov	r0, r1
 8017a60:	4611      	mov	r1, r2
 8017a62:	461a      	mov	r2, r3
 8017a64:	4603      	mov	r3, r0
 8017a66:	70fb      	strb	r3, [r7, #3]
 8017a68:	460b      	mov	r3, r1
 8017a6a:	70bb      	strb	r3, [r7, #2]
 8017a6c:	4613      	mov	r3, r2
 8017a6e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a70:	2300      	movs	r3, #0
 8017a72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a74:	2300      	movs	r3, #0
 8017a76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017a7e:	787c      	ldrb	r4, [r7, #1]
 8017a80:	78ba      	ldrb	r2, [r7, #2]
 8017a82:	78f9      	ldrb	r1, [r7, #3]
 8017a84:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017a86:	9302      	str	r3, [sp, #8]
 8017a88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017a8c:	9301      	str	r3, [sp, #4]
 8017a8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017a92:	9300      	str	r3, [sp, #0]
 8017a94:	4623      	mov	r3, r4
 8017a96:	f7ef ff9f 	bl	80079d8 <HAL_HCD_HC_Init>
 8017a9a:	4603      	mov	r3, r0
 8017a9c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8017a9e:	7bfb      	ldrb	r3, [r7, #15]
 8017aa0:	4618      	mov	r0, r3
 8017aa2:	f000 f8ad 	bl	8017c00 <USBH_Get_USB_Status>
 8017aa6:	4603      	mov	r3, r0
 8017aa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017aaa:	7bbb      	ldrb	r3, [r7, #14]
}
 8017aac:	4618      	mov	r0, r3
 8017aae:	3714      	adds	r7, #20
 8017ab0:	46bd      	mov	sp, r7
 8017ab2:	bd90      	pop	{r4, r7, pc}

08017ab4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017ab4:	b480      	push	{r7}
 8017ab6:	b083      	sub	sp, #12
 8017ab8:	af00      	add	r7, sp, #0
 8017aba:	6078      	str	r0, [r7, #4]
 8017abc:	460b      	mov	r3, r1
 8017abe:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8017ac0:	2300      	movs	r3, #0
}
 8017ac2:	4618      	mov	r0, r3
 8017ac4:	370c      	adds	r7, #12
 8017ac6:	46bd      	mov	sp, r7
 8017ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017acc:	4770      	bx	lr

08017ace <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8017ace:	b590      	push	{r4, r7, lr}
 8017ad0:	b089      	sub	sp, #36	@ 0x24
 8017ad2:	af04      	add	r7, sp, #16
 8017ad4:	6078      	str	r0, [r7, #4]
 8017ad6:	4608      	mov	r0, r1
 8017ad8:	4611      	mov	r1, r2
 8017ada:	461a      	mov	r2, r3
 8017adc:	4603      	mov	r3, r0
 8017ade:	70fb      	strb	r3, [r7, #3]
 8017ae0:	460b      	mov	r3, r1
 8017ae2:	70bb      	strb	r3, [r7, #2]
 8017ae4:	4613      	mov	r3, r2
 8017ae6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ae8:	2300      	movs	r3, #0
 8017aea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017aec:	2300      	movs	r3, #0
 8017aee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017af6:	787c      	ldrb	r4, [r7, #1]
 8017af8:	78ba      	ldrb	r2, [r7, #2]
 8017afa:	78f9      	ldrb	r1, [r7, #3]
 8017afc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017b00:	9303      	str	r3, [sp, #12]
 8017b02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017b04:	9302      	str	r3, [sp, #8]
 8017b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b08:	9301      	str	r3, [sp, #4]
 8017b0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017b0e:	9300      	str	r3, [sp, #0]
 8017b10:	4623      	mov	r3, r4
 8017b12:	f7f0 f819 	bl	8007b48 <HAL_HCD_HC_SubmitRequest>
 8017b16:	4603      	mov	r3, r0
 8017b18:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8017b1a:	7bfb      	ldrb	r3, [r7, #15]
 8017b1c:	4618      	mov	r0, r3
 8017b1e:	f000 f86f 	bl	8017c00 <USBH_Get_USB_Status>
 8017b22:	4603      	mov	r3, r0
 8017b24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b26:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b28:	4618      	mov	r0, r3
 8017b2a:	3714      	adds	r7, #20
 8017b2c:	46bd      	mov	sp, r7
 8017b2e:	bd90      	pop	{r4, r7, pc}

08017b30 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017b30:	b580      	push	{r7, lr}
 8017b32:	b082      	sub	sp, #8
 8017b34:	af00      	add	r7, sp, #0
 8017b36:	6078      	str	r0, [r7, #4]
 8017b38:	460b      	mov	r3, r1
 8017b3a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017b42:	78fa      	ldrb	r2, [r7, #3]
 8017b44:	4611      	mov	r1, r2
 8017b46:	4618      	mov	r0, r3
 8017b48:	f7f0 fafa 	bl	8008140 <HAL_HCD_HC_GetURBState>
 8017b4c:	4603      	mov	r3, r0
}
 8017b4e:	4618      	mov	r0, r3
 8017b50:	3708      	adds	r7, #8
 8017b52:	46bd      	mov	sp, r7
 8017b54:	bd80      	pop	{r7, pc}

08017b56 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8017b56:	b580      	push	{r7, lr}
 8017b58:	b082      	sub	sp, #8
 8017b5a:	af00      	add	r7, sp, #0
 8017b5c:	6078      	str	r0, [r7, #4]
 8017b5e:	460b      	mov	r3, r1
 8017b60:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017b68:	2b01      	cmp	r3, #1
 8017b6a:	d103      	bne.n	8017b74 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8017b6c:	78fb      	ldrb	r3, [r7, #3]
 8017b6e:	4618      	mov	r0, r3
 8017b70:	f000 f872 	bl	8017c58 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8017b74:	20c8      	movs	r0, #200	@ 0xc8
 8017b76:	f7ed fd41 	bl	80055fc <HAL_Delay>
  return USBH_OK;
 8017b7a:	2300      	movs	r3, #0
}
 8017b7c:	4618      	mov	r0, r3
 8017b7e:	3708      	adds	r7, #8
 8017b80:	46bd      	mov	sp, r7
 8017b82:	bd80      	pop	{r7, pc}

08017b84 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8017b84:	b480      	push	{r7}
 8017b86:	b085      	sub	sp, #20
 8017b88:	af00      	add	r7, sp, #0
 8017b8a:	6078      	str	r0, [r7, #4]
 8017b8c:	460b      	mov	r3, r1
 8017b8e:	70fb      	strb	r3, [r7, #3]
 8017b90:	4613      	mov	r3, r2
 8017b92:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017b9a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8017b9c:	78fa      	ldrb	r2, [r7, #3]
 8017b9e:	68f9      	ldr	r1, [r7, #12]
 8017ba0:	4613      	mov	r3, r2
 8017ba2:	011b      	lsls	r3, r3, #4
 8017ba4:	1a9b      	subs	r3, r3, r2
 8017ba6:	009b      	lsls	r3, r3, #2
 8017ba8:	440b      	add	r3, r1
 8017baa:	3317      	adds	r3, #23
 8017bac:	781b      	ldrb	r3, [r3, #0]
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d00a      	beq.n	8017bc8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8017bb2:	78fa      	ldrb	r2, [r7, #3]
 8017bb4:	68f9      	ldr	r1, [r7, #12]
 8017bb6:	4613      	mov	r3, r2
 8017bb8:	011b      	lsls	r3, r3, #4
 8017bba:	1a9b      	subs	r3, r3, r2
 8017bbc:	009b      	lsls	r3, r3, #2
 8017bbe:	440b      	add	r3, r1
 8017bc0:	333c      	adds	r3, #60	@ 0x3c
 8017bc2:	78ba      	ldrb	r2, [r7, #2]
 8017bc4:	701a      	strb	r2, [r3, #0]
 8017bc6:	e009      	b.n	8017bdc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8017bc8:	78fa      	ldrb	r2, [r7, #3]
 8017bca:	68f9      	ldr	r1, [r7, #12]
 8017bcc:	4613      	mov	r3, r2
 8017bce:	011b      	lsls	r3, r3, #4
 8017bd0:	1a9b      	subs	r3, r3, r2
 8017bd2:	009b      	lsls	r3, r3, #2
 8017bd4:	440b      	add	r3, r1
 8017bd6:	333d      	adds	r3, #61	@ 0x3d
 8017bd8:	78ba      	ldrb	r2, [r7, #2]
 8017bda:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8017bdc:	2300      	movs	r3, #0
}
 8017bde:	4618      	mov	r0, r3
 8017be0:	3714      	adds	r7, #20
 8017be2:	46bd      	mov	sp, r7
 8017be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017be8:	4770      	bx	lr

08017bea <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8017bea:	b580      	push	{r7, lr}
 8017bec:	b082      	sub	sp, #8
 8017bee:	af00      	add	r7, sp, #0
 8017bf0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8017bf2:	6878      	ldr	r0, [r7, #4]
 8017bf4:	f7ed fd02 	bl	80055fc <HAL_Delay>
}
 8017bf8:	bf00      	nop
 8017bfa:	3708      	adds	r7, #8
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	bd80      	pop	{r7, pc}

08017c00 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017c00:	b480      	push	{r7}
 8017c02:	b085      	sub	sp, #20
 8017c04:	af00      	add	r7, sp, #0
 8017c06:	4603      	mov	r3, r0
 8017c08:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017c0a:	2300      	movs	r3, #0
 8017c0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017c0e:	79fb      	ldrb	r3, [r7, #7]
 8017c10:	2b03      	cmp	r3, #3
 8017c12:	d817      	bhi.n	8017c44 <USBH_Get_USB_Status+0x44>
 8017c14:	a201      	add	r2, pc, #4	@ (adr r2, 8017c1c <USBH_Get_USB_Status+0x1c>)
 8017c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c1a:	bf00      	nop
 8017c1c:	08017c2d 	.word	0x08017c2d
 8017c20:	08017c33 	.word	0x08017c33
 8017c24:	08017c39 	.word	0x08017c39
 8017c28:	08017c3f 	.word	0x08017c3f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017c2c:	2300      	movs	r3, #0
 8017c2e:	73fb      	strb	r3, [r7, #15]
    break;
 8017c30:	e00b      	b.n	8017c4a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017c32:	2302      	movs	r3, #2
 8017c34:	73fb      	strb	r3, [r7, #15]
    break;
 8017c36:	e008      	b.n	8017c4a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017c38:	2301      	movs	r3, #1
 8017c3a:	73fb      	strb	r3, [r7, #15]
    break;
 8017c3c:	e005      	b.n	8017c4a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8017c3e:	2302      	movs	r3, #2
 8017c40:	73fb      	strb	r3, [r7, #15]
    break;
 8017c42:	e002      	b.n	8017c4a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017c44:	2302      	movs	r3, #2
 8017c46:	73fb      	strb	r3, [r7, #15]
    break;
 8017c48:	bf00      	nop
  }
  return usb_status;
 8017c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c4c:	4618      	mov	r0, r3
 8017c4e:	3714      	adds	r7, #20
 8017c50:	46bd      	mov	sp, r7
 8017c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c56:	4770      	bx	lr

08017c58 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8017c58:	b580      	push	{r7, lr}
 8017c5a:	b084      	sub	sp, #16
 8017c5c:	af00      	add	r7, sp, #0
 8017c5e:	4603      	mov	r3, r0
 8017c60:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8017c62:	79fb      	ldrb	r3, [r7, #7]
 8017c64:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8017c66:	79fb      	ldrb	r3, [r7, #7]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d102      	bne.n	8017c72 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8017c6c:	2300      	movs	r3, #0
 8017c6e:	73fb      	strb	r3, [r7, #15]
 8017c70:	e001      	b.n	8017c76 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8017c72:	2301      	movs	r3, #1
 8017c74:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8017c76:	7bfb      	ldrb	r3, [r7, #15]
 8017c78:	461a      	mov	r2, r3
 8017c7a:	2120      	movs	r1, #32
 8017c7c:	4803      	ldr	r0, [pc, #12]	@ (8017c8c <MX_DriverVbusFS+0x34>)
 8017c7e:	f7ef fe2b 	bl	80078d8 <HAL_GPIO_WritePin>
}
 8017c82:	bf00      	nop
 8017c84:	3710      	adds	r7, #16
 8017c86:	46bd      	mov	sp, r7
 8017c88:	bd80      	pop	{r7, pc}
 8017c8a:	bf00      	nop
 8017c8c:	40020c00 	.word	0x40020c00

08017c90 <malloc>:
 8017c90:	4b02      	ldr	r3, [pc, #8]	@ (8017c9c <malloc+0xc>)
 8017c92:	4601      	mov	r1, r0
 8017c94:	6818      	ldr	r0, [r3, #0]
 8017c96:	f000 b82d 	b.w	8017cf4 <_malloc_r>
 8017c9a:	bf00      	nop
 8017c9c:	20012064 	.word	0x20012064

08017ca0 <free>:
 8017ca0:	4b02      	ldr	r3, [pc, #8]	@ (8017cac <free+0xc>)
 8017ca2:	4601      	mov	r1, r0
 8017ca4:	6818      	ldr	r0, [r3, #0]
 8017ca6:	f000 b903 	b.w	8017eb0 <_free_r>
 8017caa:	bf00      	nop
 8017cac:	20012064 	.word	0x20012064

08017cb0 <sbrk_aligned>:
 8017cb0:	b570      	push	{r4, r5, r6, lr}
 8017cb2:	4e0f      	ldr	r6, [pc, #60]	@ (8017cf0 <sbrk_aligned+0x40>)
 8017cb4:	460c      	mov	r4, r1
 8017cb6:	6831      	ldr	r1, [r6, #0]
 8017cb8:	4605      	mov	r5, r0
 8017cba:	b911      	cbnz	r1, 8017cc2 <sbrk_aligned+0x12>
 8017cbc:	f000 f8ae 	bl	8017e1c <_sbrk_r>
 8017cc0:	6030      	str	r0, [r6, #0]
 8017cc2:	4621      	mov	r1, r4
 8017cc4:	4628      	mov	r0, r5
 8017cc6:	f000 f8a9 	bl	8017e1c <_sbrk_r>
 8017cca:	1c43      	adds	r3, r0, #1
 8017ccc:	d103      	bne.n	8017cd6 <sbrk_aligned+0x26>
 8017cce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017cd2:	4620      	mov	r0, r4
 8017cd4:	bd70      	pop	{r4, r5, r6, pc}
 8017cd6:	1cc4      	adds	r4, r0, #3
 8017cd8:	f024 0403 	bic.w	r4, r4, #3
 8017cdc:	42a0      	cmp	r0, r4
 8017cde:	d0f8      	beq.n	8017cd2 <sbrk_aligned+0x22>
 8017ce0:	1a21      	subs	r1, r4, r0
 8017ce2:	4628      	mov	r0, r5
 8017ce4:	f000 f89a 	bl	8017e1c <_sbrk_r>
 8017ce8:	3001      	adds	r0, #1
 8017cea:	d1f2      	bne.n	8017cd2 <sbrk_aligned+0x22>
 8017cec:	e7ef      	b.n	8017cce <sbrk_aligned+0x1e>
 8017cee:	bf00      	nop
 8017cf0:	2001bbd0 	.word	0x2001bbd0

08017cf4 <_malloc_r>:
 8017cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cf8:	1ccd      	adds	r5, r1, #3
 8017cfa:	f025 0503 	bic.w	r5, r5, #3
 8017cfe:	3508      	adds	r5, #8
 8017d00:	2d0c      	cmp	r5, #12
 8017d02:	bf38      	it	cc
 8017d04:	250c      	movcc	r5, #12
 8017d06:	2d00      	cmp	r5, #0
 8017d08:	4606      	mov	r6, r0
 8017d0a:	db01      	blt.n	8017d10 <_malloc_r+0x1c>
 8017d0c:	42a9      	cmp	r1, r5
 8017d0e:	d904      	bls.n	8017d1a <_malloc_r+0x26>
 8017d10:	230c      	movs	r3, #12
 8017d12:	6033      	str	r3, [r6, #0]
 8017d14:	2000      	movs	r0, #0
 8017d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017df0 <_malloc_r+0xfc>
 8017d1e:	f000 f869 	bl	8017df4 <__malloc_lock>
 8017d22:	f8d8 3000 	ldr.w	r3, [r8]
 8017d26:	461c      	mov	r4, r3
 8017d28:	bb44      	cbnz	r4, 8017d7c <_malloc_r+0x88>
 8017d2a:	4629      	mov	r1, r5
 8017d2c:	4630      	mov	r0, r6
 8017d2e:	f7ff ffbf 	bl	8017cb0 <sbrk_aligned>
 8017d32:	1c43      	adds	r3, r0, #1
 8017d34:	4604      	mov	r4, r0
 8017d36:	d158      	bne.n	8017dea <_malloc_r+0xf6>
 8017d38:	f8d8 4000 	ldr.w	r4, [r8]
 8017d3c:	4627      	mov	r7, r4
 8017d3e:	2f00      	cmp	r7, #0
 8017d40:	d143      	bne.n	8017dca <_malloc_r+0xd6>
 8017d42:	2c00      	cmp	r4, #0
 8017d44:	d04b      	beq.n	8017dde <_malloc_r+0xea>
 8017d46:	6823      	ldr	r3, [r4, #0]
 8017d48:	4639      	mov	r1, r7
 8017d4a:	4630      	mov	r0, r6
 8017d4c:	eb04 0903 	add.w	r9, r4, r3
 8017d50:	f000 f864 	bl	8017e1c <_sbrk_r>
 8017d54:	4581      	cmp	r9, r0
 8017d56:	d142      	bne.n	8017dde <_malloc_r+0xea>
 8017d58:	6821      	ldr	r1, [r4, #0]
 8017d5a:	1a6d      	subs	r5, r5, r1
 8017d5c:	4629      	mov	r1, r5
 8017d5e:	4630      	mov	r0, r6
 8017d60:	f7ff ffa6 	bl	8017cb0 <sbrk_aligned>
 8017d64:	3001      	adds	r0, #1
 8017d66:	d03a      	beq.n	8017dde <_malloc_r+0xea>
 8017d68:	6823      	ldr	r3, [r4, #0]
 8017d6a:	442b      	add	r3, r5
 8017d6c:	6023      	str	r3, [r4, #0]
 8017d6e:	f8d8 3000 	ldr.w	r3, [r8]
 8017d72:	685a      	ldr	r2, [r3, #4]
 8017d74:	bb62      	cbnz	r2, 8017dd0 <_malloc_r+0xdc>
 8017d76:	f8c8 7000 	str.w	r7, [r8]
 8017d7a:	e00f      	b.n	8017d9c <_malloc_r+0xa8>
 8017d7c:	6822      	ldr	r2, [r4, #0]
 8017d7e:	1b52      	subs	r2, r2, r5
 8017d80:	d420      	bmi.n	8017dc4 <_malloc_r+0xd0>
 8017d82:	2a0b      	cmp	r2, #11
 8017d84:	d917      	bls.n	8017db6 <_malloc_r+0xc2>
 8017d86:	1961      	adds	r1, r4, r5
 8017d88:	42a3      	cmp	r3, r4
 8017d8a:	6025      	str	r5, [r4, #0]
 8017d8c:	bf18      	it	ne
 8017d8e:	6059      	strne	r1, [r3, #4]
 8017d90:	6863      	ldr	r3, [r4, #4]
 8017d92:	bf08      	it	eq
 8017d94:	f8c8 1000 	streq.w	r1, [r8]
 8017d98:	5162      	str	r2, [r4, r5]
 8017d9a:	604b      	str	r3, [r1, #4]
 8017d9c:	4630      	mov	r0, r6
 8017d9e:	f000 f82f 	bl	8017e00 <__malloc_unlock>
 8017da2:	f104 000b 	add.w	r0, r4, #11
 8017da6:	1d23      	adds	r3, r4, #4
 8017da8:	f020 0007 	bic.w	r0, r0, #7
 8017dac:	1ac2      	subs	r2, r0, r3
 8017dae:	bf1c      	itt	ne
 8017db0:	1a1b      	subne	r3, r3, r0
 8017db2:	50a3      	strne	r3, [r4, r2]
 8017db4:	e7af      	b.n	8017d16 <_malloc_r+0x22>
 8017db6:	6862      	ldr	r2, [r4, #4]
 8017db8:	42a3      	cmp	r3, r4
 8017dba:	bf0c      	ite	eq
 8017dbc:	f8c8 2000 	streq.w	r2, [r8]
 8017dc0:	605a      	strne	r2, [r3, #4]
 8017dc2:	e7eb      	b.n	8017d9c <_malloc_r+0xa8>
 8017dc4:	4623      	mov	r3, r4
 8017dc6:	6864      	ldr	r4, [r4, #4]
 8017dc8:	e7ae      	b.n	8017d28 <_malloc_r+0x34>
 8017dca:	463c      	mov	r4, r7
 8017dcc:	687f      	ldr	r7, [r7, #4]
 8017dce:	e7b6      	b.n	8017d3e <_malloc_r+0x4a>
 8017dd0:	461a      	mov	r2, r3
 8017dd2:	685b      	ldr	r3, [r3, #4]
 8017dd4:	42a3      	cmp	r3, r4
 8017dd6:	d1fb      	bne.n	8017dd0 <_malloc_r+0xdc>
 8017dd8:	2300      	movs	r3, #0
 8017dda:	6053      	str	r3, [r2, #4]
 8017ddc:	e7de      	b.n	8017d9c <_malloc_r+0xa8>
 8017dde:	230c      	movs	r3, #12
 8017de0:	6033      	str	r3, [r6, #0]
 8017de2:	4630      	mov	r0, r6
 8017de4:	f000 f80c 	bl	8017e00 <__malloc_unlock>
 8017de8:	e794      	b.n	8017d14 <_malloc_r+0x20>
 8017dea:	6005      	str	r5, [r0, #0]
 8017dec:	e7d6      	b.n	8017d9c <_malloc_r+0xa8>
 8017dee:	bf00      	nop
 8017df0:	2001bbd4 	.word	0x2001bbd4

08017df4 <__malloc_lock>:
 8017df4:	4801      	ldr	r0, [pc, #4]	@ (8017dfc <__malloc_lock+0x8>)
 8017df6:	f000 b84b 	b.w	8017e90 <__retarget_lock_acquire_recursive>
 8017dfa:	bf00      	nop
 8017dfc:	2001bd14 	.word	0x2001bd14

08017e00 <__malloc_unlock>:
 8017e00:	4801      	ldr	r0, [pc, #4]	@ (8017e08 <__malloc_unlock+0x8>)
 8017e02:	f000 b846 	b.w	8017e92 <__retarget_lock_release_recursive>
 8017e06:	bf00      	nop
 8017e08:	2001bd14 	.word	0x2001bd14

08017e0c <memset>:
 8017e0c:	4402      	add	r2, r0
 8017e0e:	4603      	mov	r3, r0
 8017e10:	4293      	cmp	r3, r2
 8017e12:	d100      	bne.n	8017e16 <memset+0xa>
 8017e14:	4770      	bx	lr
 8017e16:	f803 1b01 	strb.w	r1, [r3], #1
 8017e1a:	e7f9      	b.n	8017e10 <memset+0x4>

08017e1c <_sbrk_r>:
 8017e1c:	b538      	push	{r3, r4, r5, lr}
 8017e1e:	4d06      	ldr	r5, [pc, #24]	@ (8017e38 <_sbrk_r+0x1c>)
 8017e20:	2300      	movs	r3, #0
 8017e22:	4604      	mov	r4, r0
 8017e24:	4608      	mov	r0, r1
 8017e26:	602b      	str	r3, [r5, #0]
 8017e28:	f7eb f9ac 	bl	8003184 <_sbrk>
 8017e2c:	1c43      	adds	r3, r0, #1
 8017e2e:	d102      	bne.n	8017e36 <_sbrk_r+0x1a>
 8017e30:	682b      	ldr	r3, [r5, #0]
 8017e32:	b103      	cbz	r3, 8017e36 <_sbrk_r+0x1a>
 8017e34:	6023      	str	r3, [r4, #0]
 8017e36:	bd38      	pop	{r3, r4, r5, pc}
 8017e38:	2001bd10 	.word	0x2001bd10

08017e3c <__errno>:
 8017e3c:	4b01      	ldr	r3, [pc, #4]	@ (8017e44 <__errno+0x8>)
 8017e3e:	6818      	ldr	r0, [r3, #0]
 8017e40:	4770      	bx	lr
 8017e42:	bf00      	nop
 8017e44:	20012064 	.word	0x20012064

08017e48 <__libc_init_array>:
 8017e48:	b570      	push	{r4, r5, r6, lr}
 8017e4a:	4d0d      	ldr	r5, [pc, #52]	@ (8017e80 <__libc_init_array+0x38>)
 8017e4c:	4c0d      	ldr	r4, [pc, #52]	@ (8017e84 <__libc_init_array+0x3c>)
 8017e4e:	1b64      	subs	r4, r4, r5
 8017e50:	10a4      	asrs	r4, r4, #2
 8017e52:	2600      	movs	r6, #0
 8017e54:	42a6      	cmp	r6, r4
 8017e56:	d109      	bne.n	8017e6c <__libc_init_array+0x24>
 8017e58:	4d0b      	ldr	r5, [pc, #44]	@ (8017e88 <__libc_init_array+0x40>)
 8017e5a:	4c0c      	ldr	r4, [pc, #48]	@ (8017e8c <__libc_init_array+0x44>)
 8017e5c:	f000 f872 	bl	8017f44 <_init>
 8017e60:	1b64      	subs	r4, r4, r5
 8017e62:	10a4      	asrs	r4, r4, #2
 8017e64:	2600      	movs	r6, #0
 8017e66:	42a6      	cmp	r6, r4
 8017e68:	d105      	bne.n	8017e76 <__libc_init_array+0x2e>
 8017e6a:	bd70      	pop	{r4, r5, r6, pc}
 8017e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e70:	4798      	blx	r3
 8017e72:	3601      	adds	r6, #1
 8017e74:	e7ee      	b.n	8017e54 <__libc_init_array+0xc>
 8017e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e7a:	4798      	blx	r3
 8017e7c:	3601      	adds	r6, #1
 8017e7e:	e7f2      	b.n	8017e66 <__libc_init_array+0x1e>
 8017e80:	08018014 	.word	0x08018014
 8017e84:	08018014 	.word	0x08018014
 8017e88:	08018014 	.word	0x08018014
 8017e8c:	08018018 	.word	0x08018018

08017e90 <__retarget_lock_acquire_recursive>:
 8017e90:	4770      	bx	lr

08017e92 <__retarget_lock_release_recursive>:
 8017e92:	4770      	bx	lr

08017e94 <memcpy>:
 8017e94:	440a      	add	r2, r1
 8017e96:	4291      	cmp	r1, r2
 8017e98:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8017e9c:	d100      	bne.n	8017ea0 <memcpy+0xc>
 8017e9e:	4770      	bx	lr
 8017ea0:	b510      	push	{r4, lr}
 8017ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017ea6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017eaa:	4291      	cmp	r1, r2
 8017eac:	d1f9      	bne.n	8017ea2 <memcpy+0xe>
 8017eae:	bd10      	pop	{r4, pc}

08017eb0 <_free_r>:
 8017eb0:	b538      	push	{r3, r4, r5, lr}
 8017eb2:	4605      	mov	r5, r0
 8017eb4:	2900      	cmp	r1, #0
 8017eb6:	d041      	beq.n	8017f3c <_free_r+0x8c>
 8017eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017ebc:	1f0c      	subs	r4, r1, #4
 8017ebe:	2b00      	cmp	r3, #0
 8017ec0:	bfb8      	it	lt
 8017ec2:	18e4      	addlt	r4, r4, r3
 8017ec4:	f7ff ff96 	bl	8017df4 <__malloc_lock>
 8017ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8017f40 <_free_r+0x90>)
 8017eca:	6813      	ldr	r3, [r2, #0]
 8017ecc:	b933      	cbnz	r3, 8017edc <_free_r+0x2c>
 8017ece:	6063      	str	r3, [r4, #4]
 8017ed0:	6014      	str	r4, [r2, #0]
 8017ed2:	4628      	mov	r0, r5
 8017ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ed8:	f7ff bf92 	b.w	8017e00 <__malloc_unlock>
 8017edc:	42a3      	cmp	r3, r4
 8017ede:	d908      	bls.n	8017ef2 <_free_r+0x42>
 8017ee0:	6820      	ldr	r0, [r4, #0]
 8017ee2:	1821      	adds	r1, r4, r0
 8017ee4:	428b      	cmp	r3, r1
 8017ee6:	bf01      	itttt	eq
 8017ee8:	6819      	ldreq	r1, [r3, #0]
 8017eea:	685b      	ldreq	r3, [r3, #4]
 8017eec:	1809      	addeq	r1, r1, r0
 8017eee:	6021      	streq	r1, [r4, #0]
 8017ef0:	e7ed      	b.n	8017ece <_free_r+0x1e>
 8017ef2:	461a      	mov	r2, r3
 8017ef4:	685b      	ldr	r3, [r3, #4]
 8017ef6:	b10b      	cbz	r3, 8017efc <_free_r+0x4c>
 8017ef8:	42a3      	cmp	r3, r4
 8017efa:	d9fa      	bls.n	8017ef2 <_free_r+0x42>
 8017efc:	6811      	ldr	r1, [r2, #0]
 8017efe:	1850      	adds	r0, r2, r1
 8017f00:	42a0      	cmp	r0, r4
 8017f02:	d10b      	bne.n	8017f1c <_free_r+0x6c>
 8017f04:	6820      	ldr	r0, [r4, #0]
 8017f06:	4401      	add	r1, r0
 8017f08:	1850      	adds	r0, r2, r1
 8017f0a:	4283      	cmp	r3, r0
 8017f0c:	6011      	str	r1, [r2, #0]
 8017f0e:	d1e0      	bne.n	8017ed2 <_free_r+0x22>
 8017f10:	6818      	ldr	r0, [r3, #0]
 8017f12:	685b      	ldr	r3, [r3, #4]
 8017f14:	6053      	str	r3, [r2, #4]
 8017f16:	4408      	add	r0, r1
 8017f18:	6010      	str	r0, [r2, #0]
 8017f1a:	e7da      	b.n	8017ed2 <_free_r+0x22>
 8017f1c:	d902      	bls.n	8017f24 <_free_r+0x74>
 8017f1e:	230c      	movs	r3, #12
 8017f20:	602b      	str	r3, [r5, #0]
 8017f22:	e7d6      	b.n	8017ed2 <_free_r+0x22>
 8017f24:	6820      	ldr	r0, [r4, #0]
 8017f26:	1821      	adds	r1, r4, r0
 8017f28:	428b      	cmp	r3, r1
 8017f2a:	bf04      	itt	eq
 8017f2c:	6819      	ldreq	r1, [r3, #0]
 8017f2e:	685b      	ldreq	r3, [r3, #4]
 8017f30:	6063      	str	r3, [r4, #4]
 8017f32:	bf04      	itt	eq
 8017f34:	1809      	addeq	r1, r1, r0
 8017f36:	6021      	streq	r1, [r4, #0]
 8017f38:	6054      	str	r4, [r2, #4]
 8017f3a:	e7ca      	b.n	8017ed2 <_free_r+0x22>
 8017f3c:	bd38      	pop	{r3, r4, r5, pc}
 8017f3e:	bf00      	nop
 8017f40:	2001bbd4 	.word	0x2001bbd4

08017f44 <_init>:
 8017f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f46:	bf00      	nop
 8017f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f4a:	bc08      	pop	{r3}
 8017f4c:	469e      	mov	lr, r3
 8017f4e:	4770      	bx	lr

08017f50 <_fini>:
 8017f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f52:	bf00      	nop
 8017f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f56:	bc08      	pop	{r3}
 8017f58:	469e      	mov	lr, r3
 8017f5a:	4770      	bx	lr
