# Arithmetic-Logic-Unit

This project aims to design a parameterized, scalable ALU that supports multiple operations including addition, subtraction, logical functions, shift operations, and comparison. The ALU is implemented in Verilog and verified through testbenches and waveform analysis.
