Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 17 19:53:41 2022
| Host         : daniel-HP-Pavilion-15-Notebook-PC running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.672      -68.110                    495                 8481        0.140        0.000                      0                 8481        4.500        0.000                       0                  4231  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.672      -68.110                    495                 8481        0.140        0.000                      0                 8481        4.500        0.000                       0                  4231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          495  Failing Endpoints,  Worst Slack       -0.672ns,  Total Violation      -68.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[182][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 2.321ns (22.339%)  route 8.069ns (77.661%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          0.680    14.502    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I1_O)        0.124    14.626 r  bubble_sort_1/w_data_array[182][7]_i_1/O
                         net (fo=8, routed)           1.172    15.798    bubble_sort_1/w_data_array[182][7]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  bubble_sort_1/w_data_array_reg[182][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.676    15.098    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  bubble_sort_1/w_data_array_reg[182][6]/C
                         clock pessimism              0.267    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X27Y21         FDRE (Setup_fdre_C_CE)      -0.205    15.125    bubble_sort_1/w_data_array_reg[182][6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.798    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[150][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.321ns (22.826%)  route 7.847ns (77.174%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          1.090    14.911    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.035 r  bubble_sort_1/w_data_array[150][7]_i_1/O
                         net (fo=8, routed)           0.541    15.576    bubble_sort_1/w_data_array[150][7]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.669    15.091    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][0]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X39Y22         FDRE (Setup_fdre_C_CE)      -0.205    15.118    bubble_sort_1/w_data_array_reg[150][0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[150][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.321ns (22.826%)  route 7.847ns (77.174%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          1.090    14.911    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.035 r  bubble_sort_1/w_data_array[150][7]_i_1/O
                         net (fo=8, routed)           0.541    15.576    bubble_sort_1/w_data_array[150][7]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.669    15.091    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][6]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X39Y22         FDRE (Setup_fdre_C_CE)      -0.205    15.118    bubble_sort_1/w_data_array_reg[150][6]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[150][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 2.321ns (22.938%)  route 7.798ns (77.062%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          1.090    14.911    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.035 r  bubble_sort_1/w_data_array[150][7]_i_1/O
                         net (fo=8, routed)           0.491    15.526    bubble_sort_1/w_data_array[150][7]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.668    15.090    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][1]/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    15.117    bubble_sort_1/w_data_array_reg[150][1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[150][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 2.321ns (22.938%)  route 7.798ns (77.062%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          1.090    14.911    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.035 r  bubble_sort_1/w_data_array[150][7]_i_1/O
                         net (fo=8, routed)           0.491    15.526    bubble_sort_1/w_data_array[150][7]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.668    15.090    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][3]/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    15.117    bubble_sort_1/w_data_array_reg[150][3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[150][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 2.321ns (22.938%)  route 7.798ns (77.062%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          1.090    14.911    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.035 r  bubble_sort_1/w_data_array[150][7]_i_1/O
                         net (fo=8, routed)           0.491    15.526    bubble_sort_1/w_data_array[150][7]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.668    15.090    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  bubble_sort_1/w_data_array_reg[150][5]/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    15.117    bubble_sort_1/w_data_array_reg[150][5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[192][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 2.425ns (23.864%)  route 7.737ns (76.136%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          1.791    13.910    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.060 f  bubble_sort_1/w_data_array[192][7]_i_3/O
                         net (fo=1, routed)           0.436    14.497    bubble_sort_1/w_data_array[192][7]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.326    14.823 r  bubble_sort_1/w_data_array[192][7]_i_1/O
                         net (fo=8, routed)           0.747    15.569    bubble_sort_1/w_data_array[192][7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  bubble_sort_1/w_data_array_reg[192][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.673    15.095    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  bubble_sort_1/w_data_array_reg[192][6]/C
                         clock pessimism              0.283    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X34Y21         FDRE (Setup_fdre_C_CE)      -0.169    15.174    bubble_sort_1/w_data_array_reg[192][6]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[239][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 2.197ns (21.775%)  route 7.892ns (78.225%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          1.153    13.272    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.396 f  bubble_sort_1/w_data_array[15][7]_i_3/O
                         net (fo=7, routed)           0.733    14.129    bubble_sort_1/w_data_array[15][7]_i_3_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.253 r  bubble_sort_1/w_data_array[239][7]_i_1/O
                         net (fo=8, routed)           1.244    15.497    bubble_sort_1/w_data_array[239][7]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[239][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.671    15.093    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[239][4]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    15.120    bubble_sort_1/w_data_array_reg[239][4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.497    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[239][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 2.197ns (21.775%)  route 7.892ns (78.225%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          1.153    13.272    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.396 f  bubble_sort_1/w_data_array[15][7]_i_3/O
                         net (fo=7, routed)           0.733    14.129    bubble_sort_1/w_data_array[15][7]_i_3_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.253 r  bubble_sort_1/w_data_array[239][7]_i_1/O
                         net (fo=8, routed)           1.244    15.497    bubble_sort_1/w_data_array[239][7]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[239][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.671    15.093    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[239][7]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    15.120    bubble_sort_1/w_data_array_reg[239][7]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.497    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 bubble_sort_1/w_data_array_reg[211][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[154][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 2.321ns (22.897%)  route 7.816ns (77.103%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.805     5.408    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bubble_sort_1/w_data_array_reg[211][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  bubble_sort_1/w_data_array_reg[211][6]/Q
                         net (fo=3, routed)           1.574     7.500    bubble_sort_1/w_data_array_reg_n_0_[211][6]
    SLICE_X19Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  bubble_sort_1/w_data_array[2][6]_i_80/O
                         net (fo=1, routed)           0.000     7.624    bubble_sort_1/w_data_array[2][6]_i_80_n_0
    SLICE_X19Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  bubble_sort_1/w_data_array_reg[2][6]_i_34/O
                         net (fo=2, routed)           0.000     7.862    bubble_sort_1/w_data_array_reg[2][6]_i_34_n_0
    SLICE_X19Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.966 r  bubble_sort_1/w_data_array_reg[2][6]_i_12/O
                         net (fo=1, routed)           1.243     9.209    bubble_sort_1/w_data_array_reg[2][6]_i_12_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.525 r  bubble_sort_1/w_data_array[2][6]_i_4/O
                         net (fo=9, routed)           1.140    10.665    bubble_sort_1/w_data_array[2][6]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.789 r  bubble_sort_1/w_data_array[2][6]_i_2/O
                         net (fo=10, routed)          0.805    11.594    bubble_sort_1/w_data_array[2][6]_i_2_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  bubble_sort_1/w_data_array[32][7]_i_11/O
                         net (fo=1, routed)           0.000    11.718    bubble_sort_1/w_data_array[32][7]_i_11_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.119 r  bubble_sort_1/w_data_array_reg[32][7]_i_4/CO[3]
                         net (fo=32, routed)          0.924    13.043    bubble_sort_1/w_data_array_reg[32][7]_i_4_n_0
    SLICE_X19Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.167 f  bubble_sort_1/w_data_array[8][7]_i_3/O
                         net (fo=39, routed)          0.530    13.698    bubble_sort_1/w_data_array[8][7]_i_3_n_0
    SLICE_X18Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.822 f  bubble_sort_1/w_data_array[130][7]_i_3/O
                         net (fo=16, routed)          0.900    14.722    bubble_sort_1/w_data_array[130][7]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.846 r  bubble_sort_1/w_data_array[154][7]_i_1/O
                         net (fo=8, routed)           0.698    15.544    bubble_sort_1/w_data_array[154][7]_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  bubble_sort_1/w_data_array_reg[154][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        1.674    15.096    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  bubble_sort_1/w_data_array_reg[154][2]/C
                         clock pessimism              0.283    15.380    
                         clock uncertainty           -0.035    15.344    
    SLICE_X34Y20         FDRE (Setup_fdre_C_CE)      -0.169    15.175    bubble_sort_1/w_data_array_reg[154][2]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 -0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[63][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[63][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.635     1.555    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  bubble_sort_1/recived_data_array_reg[63][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  bubble_sort_1/recived_data_array_reg[63][2]/Q
                         net (fo=1, routed)           0.087     1.783    bubble_sort_1/recived_data_array_reg_n_0_[63][2]
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  bubble_sort_1/w_data_array[63][2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    bubble_sort_1/w_data_array[63][2]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  bubble_sort_1/w_data_array_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.908     2.073    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  bubble_sort_1/w_data_array_reg[63][2]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.120     1.688    bubble_sort_1/w_data_array_reg[63][2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[157][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[157][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.194%)  route 0.113ns (37.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.625     1.545    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  bubble_sort_1/recived_data_array_reg[157][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  bubble_sort_1/recived_data_array_reg[157][1]/Q
                         net (fo=1, routed)           0.113     1.799    bubble_sort_1/recived_data_array_reg_n_0_[157][1]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  bubble_sort_1/w_data_array[157][1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    bubble_sort_1/w_data_array[157][1]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  bubble_sort_1/w_data_array_reg[157][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.898     2.063    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  bubble_sort_1/w_data_array_reg[157][1]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.120     1.700    bubble_sort_1/w_data_array_reg[157][1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[129][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[129][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.630     1.550    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  bubble_sort_1/recived_data_array_reg[129][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  bubble_sort_1/recived_data_array_reg[129][3]/Q
                         net (fo=1, routed)           0.087     1.778    bubble_sort_1/recived_data_array_reg_n_0_[129][3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  bubble_sort_1/w_data_array[129][3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    bubble_sort_1/w_data_array[129][3]_i_1_n_0
    SLICE_X21Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[129][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.903     2.068    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y27         FDRE                                         r  bubble_sort_1/w_data_array_reg[129][3]/C
                         clock pessimism             -0.505     1.563    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.092     1.655    bubble_sort_1/w_data_array_reg[129][3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[68][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.543%)  route 0.116ns (38.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.638     1.558    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y10         FDRE                                         r  bubble_sort_1/recived_data_array_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  bubble_sort_1/recived_data_array_reg[68][2]/Q
                         net (fo=1, routed)           0.116     1.815    bubble_sort_1/recived_data_array_reg_n_0_[68][2]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  bubble_sort_1/w_data_array[68][2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    bubble_sort_1/w_data_array[68][2]_i_1_n_0
    SLICE_X15Y11         FDRE                                         r  bubble_sort_1/w_data_array_reg[68][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.914     2.079    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  bubble_sort_1/w_data_array_reg[68][2]/C
                         clock pessimism             -0.483     1.596    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.092     1.688    bubble_sort_1/w_data_array_reg[68][2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_RX_1/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_1/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.571     1.490    UART_RX_1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  UART_RX_1/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  UART_RX_1/r_Clk_Count_reg[9]/Q
                         net (fo=6, routed)           0.447     2.078    UART_RX_1/r_Clk_Count_reg_n_0_[9]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.123 r  UART_RX_1/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    UART_RX_1/r_SM_Main[1]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  UART_RX_1/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.912     2.077    UART_RX_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  UART_RX_1/r_SM_Main_reg[1]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     1.946    UART_RX_1/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[181][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[181][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.636     1.556    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  bubble_sort_1/recived_data_array_reg[181][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  bubble_sort_1/recived_data_array_reg[181][2]/Q
                         net (fo=1, routed)           0.097     1.794    bubble_sort_1/recived_data_array_reg_n_0_[181][2]
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  bubble_sort_1/w_data_array[181][2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    bubble_sort_1/w_data_array[181][2]_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  bubble_sort_1/w_data_array_reg[181][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.911     2.076    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  bubble_sort_1/w_data_array_reg[181][2]/C
                         clock pessimism             -0.507     1.569    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.091     1.660    bubble_sort_1/w_data_array_reg[181][2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[200][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[200][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.630     1.550    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  bubble_sort_1/recived_data_array_reg[200][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  bubble_sort_1/recived_data_array_reg[200][2]/Q
                         net (fo=1, routed)           0.122     1.813    bubble_sort_1/recived_data_array_reg_n_0_[200][2]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  bubble_sort_1/w_data_array[200][2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    bubble_sort_1/w_data_array[200][2]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  bubble_sort_1/w_data_array_reg[200][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.904     2.069    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  bubble_sort_1/w_data_array_reg[200][2]/C
                         clock pessimism             -0.483     1.586    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.092     1.678    bubble_sort_1/w_data_array_reg[200][2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[112][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[112][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.415%)  route 0.132ns (41.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.637     1.557    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  bubble_sort_1/recived_data_array_reg[112][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  bubble_sort_1/recived_data_array_reg[112][6]/Q
                         net (fo=1, routed)           0.132     1.830    bubble_sort_1/recived_data_array_reg_n_0_[112][6]
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.875 r  bubble_sort_1/w_data_array[112][6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    bubble_sort_1/w_data_array[112][6]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  bubble_sort_1/w_data_array_reg[112][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.911     2.076    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  bubble_sort_1/w_data_array_reg[112][6]/C
                         clock pessimism             -0.504     1.572    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.121     1.693    bubble_sort_1/w_data_array_reg[112][6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_RX_1/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_1/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.644%)  route 0.270ns (56.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.638     1.558    UART_RX_1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  UART_RX_1/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  UART_RX_1/r_SM_Main_reg[1]/Q
                         net (fo=27, routed)          0.270     1.992    UART_RX_1/r_SM_Main_reg_n_0_[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.045     2.037 r  UART_RX_1/r_Clk_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.037    UART_RX_1/r_Clk_Count[7]_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  UART_RX_1/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.843     2.008    UART_RX_1/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  UART_RX_1/r_Clk_Count_reg[7]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091     1.848    UART_RX_1/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bubble_sort_1/recived_data_array_reg[87][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_sort_1/w_data_array_reg[87][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.903%)  route 0.108ns (34.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.637     1.557    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  bubble_sort_1/recived_data_array_reg[87][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  bubble_sort_1/recived_data_array_reg[87][2]/Q
                         net (fo=1, routed)           0.108     1.829    bubble_sort_1/recived_data_array_reg_n_0_[87][2]
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  bubble_sort_1/w_data_array[87][2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    bubble_sort_1/w_data_array[87][2]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  bubble_sort_1/w_data_array_reg[87][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4230, routed)        0.911     2.076    bubble_sort_1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  bubble_sort_1/w_data_array_reg[87][2]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.091     1.684    bubble_sort_1/w_data_array_reg[87][2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49    UART_RX_1/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49    UART_RX_1/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49    UART_RX_1/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y3     bubble_sort_1/recived_data_array_reg[13][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y2     bubble_sort_1/recived_data_array_reg[13][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y2     bubble_sort_1/recived_data_array_reg[13][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y3     bubble_sort_1/recived_data_array_reg[13][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y3     bubble_sort_1/recived_data_array_reg[13][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y10    bubble_sort_1/recived_data_array_reg[140][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y14    bubble_sort_1/w_data_array_reg[210][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y14    bubble_sort_1/w_data_array_reg[210][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y14    bubble_sort_1/w_data_array_reg[210][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y14    bubble_sort_1/w_data_array_reg[211][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y14    bubble_sort_1/w_data_array_reg[211][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y14    bubble_sort_1/w_data_array_reg[211][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24    bubble_sort_1/recived_data_array_reg[143][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24    bubble_sort_1/recived_data_array_reg[143][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25    bubble_sort_1/recived_data_array_reg[144][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     bubble_sort_1/recived_data_array_reg[48][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9      bubble_sort_1/recived_data_array_reg[46][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11     bubble_sort_1/recived_data_array_reg[46][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11     bubble_sort_1/recived_data_array_reg[46][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9      bubble_sort_1/recived_data_array_reg[46][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11     bubble_sort_1/recived_data_array_reg[46][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11     bubble_sort_1/recived_data_array_reg[46][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9      bubble_sort_1/recived_data_array_reg[46][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9      bubble_sort_1/recived_data_array_reg[46][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22    bubble_sort_1/w_data_array_reg[146][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22    bubble_sort_1/w_data_array_reg[146][2]/C



