<profile>

<section name = "Vivado HLS Report for 'qspline'" level="0">
<item name = "Date">Mon Apr 27 13:57:49 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj</item>
<item name = "Solution">sol</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.261, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">30202, 30202, 30202, 30202, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">30200, 30200, 302, -, -, 100, no</column>
<column name=" + Loop 1.1">300, 300, 3, -, -, 100, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, 12, 0, 296, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 169, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="qspline_mul_mul_16s_16s_30_1_1_U3">qspline_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="qspline_mul_mul_16s_16s_32_1_1_U1">qspline_mul_mul_16s_16s_32_1_1, i0 * i0</column>
<column name="qspline_mul_mul_16s_16s_32_1_1_U2">qspline_mul_mul_16s_16s_32_1_1, i0 * i1</column>
<column name="qspline_mul_mul_16s_16s_32_1_1_U4">qspline_mul_mul_16s_16s_32_1_1, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln12_2_fu_207_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln12_3_fu_219_p2">*, 2, 0, 20, 32, 16</column>
<column name="mul_ln12_5_fu_283_p2">*, 2, 0, 20, 32, 16</column>
<column name="tmp5_fu_267_p2">*, 2, 0, 20, 32, 16</column>
<column name="tmp7_fu_288_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln12_fu_279_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_fu_171_p2">+, 0, 0, 7, 7, 1</column>
<column name="k_fu_183_p2">+, 0, 0, 7, 7, 1</column>
<column name="out_r_d0">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_273_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp4_fu_261_p2">+, 0, 0, 32, 32, 32</column>
<column name="sub_ln12_fu_236_p2">-, 0, 0, 32, 32, 32</column>
<column name="icmp_ln11_fu_177_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="icmp_ln9_fu_165_p2">icmp, 0, 0, 11, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="i_0_reg_143">9, 2, 7, 14</column>
<column name="k_0_reg_154">9, 2, 7, 14</column>
<column name="out_r_address0">15, 3, 7, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="i_0_reg_143">7, 0, 7, 0</column>
<column name="i_reg_334">7, 0, 7, 0</column>
<column name="k_0_reg_154">7, 0, 7, 0</column>
<column name="k_reg_342">7, 0, 7, 0</column>
<column name="mul_ln12_2_reg_388">32, 0, 32, 0</column>
<column name="sext_ln12_2_reg_393">32, 0, 32, 0</column>
<column name="sext_ln12_reg_382">32, 0, 32, 0</column>
<column name="tmp3_reg_399">32, 0, 32, 0</column>
<column name="zext_ln12_reg_347">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, qspline, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, qspline, return value</column>
<column name="a_address0">out, 7, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 16, ap_memory, a, array</column>
<column name="b_address0">out, 7, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 16, ap_memory, b, array</column>
<column name="c_address0">out, 7, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 16, ap_memory, c, array</column>
<column name="d_address0">out, 7, ap_memory, d, array</column>
<column name="d_ce0">out, 1, ap_memory, d, array</column>
<column name="d_we0">out, 1, ap_memory, d, array</column>
<column name="d_d0">out, 16, ap_memory, d, array</column>
<column name="d_q0">in, 16, ap_memory, d, array</column>
<column name="d_address1">out, 7, ap_memory, d, array</column>
<column name="d_ce1">out, 1, ap_memory, d, array</column>
<column name="d_we1">out, 1, ap_memory, d, array</column>
<column name="d_d1">out, 16, ap_memory, d, array</column>
<column name="d_q1">in, 16, ap_memory, d, array</column>
<column name="e_address0">out, 7, ap_memory, e, array</column>
<column name="e_ce0">out, 1, ap_memory, e, array</column>
<column name="e_q0">in, 16, ap_memory, e, array</column>
<column name="f_address0">out, 7, ap_memory, f, array</column>
<column name="f_ce0">out, 1, ap_memory, f, array</column>
<column name="f_q0">in, 16, ap_memory, f, array</column>
<column name="g_address0">out, 7, ap_memory, g, array</column>
<column name="g_ce0">out, 1, ap_memory, g, array</column>
<column name="g_q0">in, 16, ap_memory, g, array</column>
<column name="out_r_address0">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
<column name="out_r_q0">in, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
