TimeQuest Timing Analyzer report for vga_block
Sun Apr 08 16:12:38 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Output Ports
 46. Unconstrained Output Ports
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vga_block                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; vga_block.SDC ; OK     ; Sun Apr 08 16:12:37 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 168.15 MHz ; 168.15 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.053 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.819  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.709 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 34.053 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.872      ;
; 34.053 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.872      ;
; 34.057 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.868      ;
; 34.058 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.867      ;
; 34.127 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.794      ;
; 34.134 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.787      ;
; 34.171 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.745      ;
; 34.171 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.745      ;
; 34.171 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.745      ;
; 34.173 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.743      ;
; 34.173 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.743      ;
; 34.174 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.742      ;
; 34.174 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.742      ;
; 34.174 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.742      ;
; 34.175 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.741      ;
; 34.176 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.740      ;
; 34.180 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.747      ;
; 34.181 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.746      ;
; 34.227 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.691      ;
; 34.228 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.690      ;
; 34.229 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.689      ;
; 34.230 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.688      ;
; 34.231 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.687      ;
; 34.239 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.679      ;
; 34.246 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.670      ;
; 34.247 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.669      ;
; 34.248 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.668      ;
; 34.248 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.668      ;
; 34.250 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.666      ;
; 34.251 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.665      ;
; 34.251 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.665      ;
; 34.252 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.664      ;
; 34.252 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.664      ;
; 34.252 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.664      ;
; 34.254 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.662      ;
; 34.257 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.666      ;
; 34.257 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.659      ;
; 34.276 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 5.638      ;
; 34.293 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.625      ;
; 34.294 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.624      ;
; 34.295 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.623      ;
; 34.297 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.621      ;
; 34.297 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.621      ;
; 34.297 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.621      ;
; 34.298 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.620      ;
; 34.299 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.619      ;
; 34.302 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.623      ;
; 34.302 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.623      ;
; 34.303 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.615      ;
; 34.303 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.615      ;
; 34.304 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.614      ;
; 34.310 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.615      ;
; 34.311 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.614      ;
; 34.312 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.613      ;
; 34.319 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.606      ;
; 34.325 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.600      ;
; 34.326 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.599      ;
; 34.327 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.598      ;
; 34.334 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.591      ;
; 34.340 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 5.574      ;
; 34.344 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.565      ;
; 34.344 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.565      ;
; 34.344 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.565      ;
; 34.345 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.564      ;
; 34.346 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.563      ;
; 34.374 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.544      ;
; 34.374 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.544      ;
; 34.375 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.543      ;
; 34.375 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.543      ;
; 34.376 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.545      ;
; 34.377 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.541      ;
; 34.380 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.538      ;
; 34.393 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.516      ;
; 34.393 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.516      ;
; 34.394 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.515      ;
; 34.394 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.515      ;
; 34.396 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.513      ;
; 34.399 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.510      ;
; 34.416 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.502      ;
; 34.417 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.501      ;
; 34.420 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.496      ;
; 34.420 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.496      ;
; 34.420 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.496      ;
; 34.420 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.489      ;
; 34.420 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.489      ;
; 34.420 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.489      ;
; 34.421 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.488      ;
; 34.422 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.494      ;
; 34.422 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.494      ;
; 34.422 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.487      ;
; 34.439 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.479      ;
; 34.440 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.478      ;
; 34.441 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.477      ;
; 34.448 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.470      ;
; 34.457 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.452      ;
; 34.457 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.452      ;
; 34.458 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.451      ;
; 34.458 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.451      ;
; 34.460 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.449      ;
; 34.463 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 5.446      ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                 ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; vga:vga_inst|hsync     ; vga:vga_inst|hsync     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.442 ; vga:vga_inst|h_cnt[10] ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.708      ;
; 0.656 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.662 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; vga:vga_inst|v_cnt[8]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.932      ;
; 0.669 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.674 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.940      ;
; 0.684 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.827 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.093      ;
; 0.850 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.116      ;
; 0.851 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.117      ;
; 0.857 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.123      ;
; 0.972 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.241      ;
; 0.979 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.245      ;
; 0.985 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.260      ;
; 0.996 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.262      ;
; 1.001 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.267      ;
; 1.023 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.289      ;
; 1.049 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.315      ;
; 1.050 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.316      ;
; 1.056 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.322      ;
; 1.095 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.361      ;
; 1.100 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.367      ;
; 1.108 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.374      ;
; 1.112 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.378      ;
; 1.114 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.383      ;
; 1.119 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.386      ;
; 1.124 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.390      ;
; 1.154 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.159 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.216 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.482      ;
; 1.222 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.488      ;
; 1.226 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.492      ;
; 1.229 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.495      ;
; 1.234 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.500      ;
; 1.237 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.503      ;
; 1.241 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.507      ;
; 1.245 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.511      ;
; 1.246 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.512      ;
; 1.280 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.546      ;
; 1.285 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.551      ;
; 1.318 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.584      ;
; 1.341 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.607      ;
; 1.347 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.613      ;
; 1.353 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.619      ;
; 1.355 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.621      ;
; 1.360 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.626      ;
; 1.366 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.632      ;
; 1.368 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.634      ;
; 1.389 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.659      ;
; 1.460 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.726      ;
; 1.469 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.739      ;
; 1.470 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.734      ;
; 1.478 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.744      ;
; 1.484 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.748      ;
; 1.497 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.763      ;
; 1.517 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.781      ;
; 1.530 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.796      ;
; 1.550 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.816      ;
; 1.565 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|vga_r[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.834      ;
; 1.568 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.834      ;
; 1.571 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.835      ;
; 1.588 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.854      ;
; 1.596 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.860      ;
; 1.605 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.869      ;
; 1.610 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.874      ;
; 1.641 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.911      ;
; 1.653 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.917      ;
; 1.676 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.942      ;
; 1.697 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.961      ;
; 1.714 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.980      ;
; 1.722 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.986      ;
; 1.731 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.995      ;
; 1.736 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.000      ;
; 1.758 ; vga:vga_inst|vsync     ; vga:vga_inst|vsync     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.024      ;
; 1.758 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|vga_r[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.027      ;
; 1.769 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.033      ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 183.39 MHz ; 183.39 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.547 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.799  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.711 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 34.547 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.389      ;
; 34.547 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.389      ;
; 34.561 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.375      ;
; 34.561 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.375      ;
; 34.580 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.352      ;
; 34.594 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.338      ;
; 34.663 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.263      ;
; 34.663 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.263      ;
; 34.663 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.263      ;
; 34.665 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.261      ;
; 34.665 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.261      ;
; 34.677 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.249      ;
; 34.677 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.249      ;
; 34.677 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.249      ;
; 34.679 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.247      ;
; 34.679 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.247      ;
; 34.689 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.237      ;
; 34.689 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.237      ;
; 34.690 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.236      ;
; 34.690 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.236      ;
; 34.690 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.247      ;
; 34.690 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.247      ;
; 34.692 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.234      ;
; 34.695 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.231      ;
; 34.703 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.223      ;
; 34.703 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.223      ;
; 34.704 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.222      ;
; 34.704 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.222      ;
; 34.706 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.220      ;
; 34.709 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.217      ;
; 34.710 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.217      ;
; 34.710 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.217      ;
; 34.711 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.216      ;
; 34.711 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.216      ;
; 34.712 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.215      ;
; 34.719 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.208      ;
; 34.723 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 5.210      ;
; 34.740 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.196      ;
; 34.741 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.195      ;
; 34.742 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.194      ;
; 34.749 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.187      ;
; 34.754 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.182      ;
; 34.755 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.181      ;
; 34.756 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.180      ;
; 34.761 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 5.162      ;
; 34.762 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.165      ;
; 34.763 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.164      ;
; 34.763 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.173      ;
; 34.764 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.163      ;
; 34.768 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.168      ;
; 34.768 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.168      ;
; 34.771 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.156      ;
; 34.772 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.155      ;
; 34.773 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.154      ;
; 34.801 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.131      ;
; 34.806 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.121      ;
; 34.806 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.121      ;
; 34.806 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.121      ;
; 34.808 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.119      ;
; 34.808 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.119      ;
; 34.817 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.100      ;
; 34.817 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.100      ;
; 34.817 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.100      ;
; 34.819 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.098      ;
; 34.819 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.098      ;
; 34.823 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 5.100      ;
; 34.832 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.095      ;
; 34.832 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.095      ;
; 34.833 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.094      ;
; 34.833 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.094      ;
; 34.835 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.092      ;
; 34.838 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.089      ;
; 34.870 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.047      ;
; 34.870 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.047      ;
; 34.871 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.046      ;
; 34.871 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.046      ;
; 34.872 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.055      ;
; 34.873 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.044      ;
; 34.873 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.054      ;
; 34.876 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.041      ;
; 34.879 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.038      ;
; 34.879 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.038      ;
; 34.879 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.038      ;
; 34.881 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.036      ;
; 34.881 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 5.036      ;
; 34.883 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.054      ;
; 34.884 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.042      ;
; 34.884 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.042      ;
; 34.884 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.042      ;
; 34.884 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.053      ;
; 34.885 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.052      ;
; 34.886 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.040      ;
; 34.886 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.040      ;
; 34.892 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.045      ;
; 34.896 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.031      ;
; 34.897 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.030      ;
; 34.898 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.029      ;
; 34.905 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.022      ;
; 34.910 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.016      ;
; 34.910 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.016      ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                  ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.355 ; vga:vga_inst|hsync     ; vga:vga_inst|hsync     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.399 ; vga:vga_inst|h_cnt[10] ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.642      ;
; 0.599 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.605 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; vga:vga_inst|v_cnt[8]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.851      ;
; 0.612 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.854      ;
; 0.617 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.859      ;
; 0.625 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.766 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.008      ;
; 0.778 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.020      ;
; 0.779 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.021      ;
; 0.785 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.027      ;
; 0.884 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.126      ;
; 0.885 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.127      ;
; 0.888 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.136      ;
; 0.899 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.144      ;
; 0.903 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.146      ;
; 0.911 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.153      ;
; 0.942 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.184      ;
; 0.953 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.195      ;
; 0.954 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.196      ;
; 0.960 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.202      ;
; 0.984 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.227      ;
; 0.995 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.238      ;
; 0.999 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.242      ;
; 1.002 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.245      ;
; 1.006 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.248      ;
; 1.009 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.252      ;
; 1.013 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.256      ;
; 1.014 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.257      ;
; 1.023 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.265      ;
; 1.029 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.272      ;
; 1.054 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.065 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.098 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.341      ;
; 1.105 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.347      ;
; 1.108 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.351      ;
; 1.112 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.355      ;
; 1.116 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.358      ;
; 1.123 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.367      ;
; 1.129 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.371      ;
; 1.164 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.406      ;
; 1.175 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.417      ;
; 1.198 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.440      ;
; 1.204 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.447      ;
; 1.215 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.219 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.462      ;
; 1.222 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.465      ;
; 1.226 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.468      ;
; 1.229 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.472      ;
; 1.244 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.486      ;
; 1.287 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.534      ;
; 1.311 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.558      ;
; 1.325 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.568      ;
; 1.331 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.574      ;
; 1.343 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.586      ;
; 1.356 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.597      ;
; 1.359 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.600      ;
; 1.367 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.608      ;
; 1.395 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.638      ;
; 1.404 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.645      ;
; 1.414 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|vga_r[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.660      ;
; 1.414 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.657      ;
; 1.425 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.668      ;
; 1.439 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.680      ;
; 1.444 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.687      ;
; 1.469 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.710      ;
; 1.477 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.718      ;
; 1.507 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.754      ;
; 1.514 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.755      ;
; 1.519 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.760      ;
; 1.524 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.767      ;
; 1.549 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.790      ;
; 1.554 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.797      ;
; 1.566 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|vga_r[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.812      ;
; 1.576 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.817      ;
; 1.579 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.820      ;
; 1.587 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.828      ;
; 1.613 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.856      ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.134 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 9.400  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 37.134 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.820      ;
; 37.134 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.820      ;
; 37.134 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.816      ;
; 37.135 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.819      ;
; 37.135 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.819      ;
; 37.135 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.815      ;
; 37.158 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.786      ;
; 37.159 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.787      ;
; 37.159 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.785      ;
; 37.159 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.785      ;
; 37.159 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.785      ;
; 37.160 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.786      ;
; 37.160 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.784      ;
; 37.160 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.784      ;
; 37.160 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.784      ;
; 37.161 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.785      ;
; 37.161 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.783      ;
; 37.162 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.782      ;
; 37.163 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.781      ;
; 37.164 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.780      ;
; 37.165 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.779      ;
; 37.169 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.777      ;
; 37.176 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.768      ;
; 37.176 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.768      ;
; 37.176 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.768      ;
; 37.177 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.767      ;
; 37.177 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.767      ;
; 37.177 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.767      ;
; 37.178 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.766      ;
; 37.178 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.766      ;
; 37.179 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.765      ;
; 37.179 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.765      ;
; 37.201 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.755      ;
; 37.201 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.755      ;
; 37.201 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 2.751      ;
; 37.203 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.743      ;
; 37.204 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.742      ;
; 37.205 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.741      ;
; 37.213 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.733      ;
; 37.225 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.721      ;
; 37.226 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.720      ;
; 37.226 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.720      ;
; 37.227 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.719      ;
; 37.229 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.717      ;
; 37.231 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.715      ;
; 37.235 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.719      ;
; 37.236 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.718      ;
; 37.236 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.718      ;
; 37.237 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.717      ;
; 37.237 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.717      ;
; 37.238 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.716      ;
; 37.243 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.703      ;
; 37.243 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.703      ;
; 37.243 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.703      ;
; 37.245 ; vga:vga_inst|v_cnt[2] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.709      ;
; 37.245 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.701      ;
; 37.245 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.701      ;
; 37.246 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.700      ;
; 37.246 ; vga:vga_inst|v_cnt[3] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.708      ;
; 37.247 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.699      ;
; 37.251 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.703      ;
; 37.251 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.703      ;
; 37.251 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.699      ;
; 37.252 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.690      ;
; 37.265 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.681      ;
; 37.266 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.680      ;
; 37.267 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.679      ;
; 37.275 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.669      ;
; 37.275 ; vga:vga_inst|h_cnt[0] ; vga:vga_inst|vga_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.671      ;
; 37.275 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.661      ;
; 37.275 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.661      ;
; 37.275 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.661      ;
; 37.276 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.660      ;
; 37.276 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.668      ;
; 37.276 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.668      ;
; 37.276 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.660      ;
; 37.276 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.670      ;
; 37.277 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.667      ;
; 37.277 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.669      ;
; 37.278 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.658      ;
; 37.279 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.665      ;
; 37.280 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.656      ;
; 37.281 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.663      ;
; 37.282 ; vga:vga_inst|h_cnt[2] ; vga:vga_inst|vga_b[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.654      ;
; 37.285 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_b[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.657      ;
; 37.293 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.651      ;
; 37.293 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.651      ;
; 37.293 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.651      ;
; 37.295 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.649      ;
; 37.295 ; vga:vga_inst|v_cnt[0] ; vga:vga_inst|vga_r[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.649      ;
; 37.302 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.654      ;
; 37.303 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.653      ;
; 37.304 ; vga:vga_inst|v_cnt[7] ; vga:vga_inst|vga_g[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.652      ;
; 37.305 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.631      ;
; 37.305 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.631      ;
; 37.305 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.631      ;
; 37.306 ; vga:vga_inst|h_cnt[3] ; vga:vga_inst|vga_r[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.630      ;
+--------+-----------------------+-----------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                  ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.182 ; vga:vga_inst|hsync     ; vga:vga_inst|hsync     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.199 ; vga:vga_inst|h_cnt[10] ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.324      ;
; 0.299 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.305 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; vga:vga_inst|v_cnt[8]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.313 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.438      ;
; 0.372 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.497      ;
; 0.390 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.515      ;
; 0.391 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.516      ;
; 0.396 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.521      ;
; 0.448 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.576      ;
; 0.456 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.582      ;
; 0.458 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.589      ;
; 0.467 ; vga:vga_inst|v_cnt[6]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.592      ;
; 0.486 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.611      ;
; 0.487 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.612      ;
; 0.492 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.617      ;
; 0.510 ; vga:vga_inst|h_cnt[9]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.635      ;
; 0.511 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.636      ;
; 0.514 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.641      ;
; 0.520 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.645      ;
; 0.522 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.647      ;
; 0.525 ; vga:vga_inst|v_cnt[5]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.655      ;
; 0.533 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.658      ;
; 0.558 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.683      ;
; 0.574 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.699      ;
; 0.579 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.705      ;
; 0.583 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.708      ;
; 0.586 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.711      ;
; 0.590 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.715      ;
; 0.595 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.720      ;
; 0.595 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.720      ;
; 0.596 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.721      ;
; 0.599 ; vga:vga_inst|v_cnt[4]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.724      ;
; 0.606 ; vga:vga_inst|v_cnt[7]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.731      ;
; 0.610 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.735      ;
; 0.626 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.755      ;
; 0.643 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.768      ;
; 0.648 ; vga:vga_inst|h_cnt[3]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.773      ;
; 0.649 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.774      ;
; 0.652 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.777      ;
; 0.658 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.783      ;
; 0.659 ; vga:vga_inst|h_cnt[2]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.784      ;
; 0.671 ; vga:vga_inst|h_cnt[8]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.796      ;
; 0.676 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.799      ;
; 0.688 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.811      ;
; 0.689 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.818      ;
; 0.701 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.824      ;
; 0.704 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.829      ;
; 0.712 ; vga:vga_inst|h_cnt[1]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.837      ;
; 0.718 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.843      ;
; 0.722 ; vga:vga_inst|h_cnt[7]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.847      ;
; 0.727 ; vga:vga_inst|h_cnt[0]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.852      ;
; 0.736 ; vga:vga_inst|h_cnt[6]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.861      ;
; 0.739 ; vga:vga_inst|v_cnt[9]  ; vga:vga_inst|vga_r[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.868      ;
; 0.739 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.862      ;
; 0.742 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.865      ;
; 0.751 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.874      ;
; 0.754 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.877      ;
; 0.758 ; vga:vga_inst|h_cnt[5]  ; vga:vga_inst|h_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.887      ;
; 0.770 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.893      ;
; 0.773 ; vga:vga_inst|vsync     ; vga:vga_inst|vsync     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.898      ;
; 0.784 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.909      ;
; 0.802 ; vga:vga_inst|h_cnt[4]  ; vga:vga_inst|h_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.927      ;
; 0.805 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.928      ;
; 0.808 ; vga:vga_inst|v_cnt[3]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.931      ;
; 0.817 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.940      ;
; 0.818 ; vga:vga_inst|v_cnt[1]  ; vga:vga_inst|v_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.945      ;
; 0.820 ; vga:vga_inst|v_cnt[2]  ; vga:vga_inst|v_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.943      ;
; 0.833 ; vga:vga_inst|v_cnt[0]  ; vga:vga_inst|v_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.956      ;
+-------+------------------------+------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 34.053 ; 0.182 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.053 ; 0.182 ; N/A      ; N/A     ; 19.709              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 3694     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 3694     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Apr 08 16:12:37 2018
Info: Command: quartus_sta vga_block -c vga_block
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'vga_block.SDC'
Warning (332174): Ignored filter at vga_block.sdc(10): CLOCK2_50 could not be matched with a port File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 10
Warning (332049): Ignored create_clock at vga_block.sdc(10): Argument <targets> is an empty collection File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 10
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK2_50] File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 10
Warning (332174): Ignored filter at vga_block.sdc(11): CLOCK3_50 could not be matched with a port File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 11
Warning (332049): Ignored create_clock at vga_block.sdc(11): Argument <targets> is an empty collection File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 11
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK3_50] File: E:/FPGA_tutor/EDA_Lab/VGA/vga_block/prj/vga_block.sdc Line: 11
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 34.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.053               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    19.709               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 34.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.547               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    19.711               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.134               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    19.782               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 785 megabytes
    Info: Processing ended: Sun Apr 08 16:12:38 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


