/// Auto-generated bit field definitions for OTG_HS_DEVICE
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::otg_hs_device {

using namespace alloy::hal::bitfields;

// ============================================================================
// OTG_HS_DEVICE Bit Field Definitions
// ============================================================================

/// OTG_HS_DCFG - OTG_HS device configuration register
namespace otg_hs_dcfg {
    /// Device speed
    /// Position: 0, Width: 2
    using DSPD = BitField<0, 2>;
    constexpr uint32_t DSPD_Pos = 0;
    constexpr uint32_t DSPD_Msk = DSPD::mask;

    /// Nonzero-length status OUT handshake
    /// Position: 2, Width: 1
    using NZLSOHSK = BitField<2, 1>;
    constexpr uint32_t NZLSOHSK_Pos = 2;
    constexpr uint32_t NZLSOHSK_Msk = NZLSOHSK::mask;

    /// Device address
    /// Position: 4, Width: 7
    using DAD = BitField<4, 7>;
    constexpr uint32_t DAD_Pos = 4;
    constexpr uint32_t DAD_Msk = DAD::mask;

    /// Periodic (micro)frame interval
    /// Position: 11, Width: 2
    using PFIVL = BitField<11, 2>;
    constexpr uint32_t PFIVL_Pos = 11;
    constexpr uint32_t PFIVL_Msk = PFIVL::mask;

    /// Periodic scheduling interval
    /// Position: 24, Width: 2
    using PERSCHIVL = BitField<24, 2>;
    constexpr uint32_t PERSCHIVL_Pos = 24;
    constexpr uint32_t PERSCHIVL_Msk = PERSCHIVL::mask;

}  // namespace otg_hs_dcfg

/// OTG_HS_DCTL - OTG_HS device control register
namespace otg_hs_dctl {
    /// Remote wakeup signaling
    /// Position: 0, Width: 1
    /// Access: read-write
    using RWUSIG = BitField<0, 1>;
    constexpr uint32_t RWUSIG_Pos = 0;
    constexpr uint32_t RWUSIG_Msk = RWUSIG::mask;

    /// Soft disconnect
    /// Position: 1, Width: 1
    /// Access: read-write
    using SDIS = BitField<1, 1>;
    constexpr uint32_t SDIS_Pos = 1;
    constexpr uint32_t SDIS_Msk = SDIS::mask;

    /// Global IN NAK status
    /// Position: 2, Width: 1
    /// Access: read-only
    using GINSTS = BitField<2, 1>;
    constexpr uint32_t GINSTS_Pos = 2;
    constexpr uint32_t GINSTS_Msk = GINSTS::mask;

    /// Global OUT NAK status
    /// Position: 3, Width: 1
    /// Access: read-only
    using GONSTS = BitField<3, 1>;
    constexpr uint32_t GONSTS_Pos = 3;
    constexpr uint32_t GONSTS_Msk = GONSTS::mask;

    /// Test control
    /// Position: 4, Width: 3
    /// Access: read-write
    using TCTL = BitField<4, 3>;
    constexpr uint32_t TCTL_Pos = 4;
    constexpr uint32_t TCTL_Msk = TCTL::mask;

    /// Set global IN NAK
    /// Position: 7, Width: 1
    /// Access: write-only
    using SGINAK = BitField<7, 1>;
    constexpr uint32_t SGINAK_Pos = 7;
    constexpr uint32_t SGINAK_Msk = SGINAK::mask;

    /// Clear global IN NAK
    /// Position: 8, Width: 1
    /// Access: write-only
    using CGINAK = BitField<8, 1>;
    constexpr uint32_t CGINAK_Pos = 8;
    constexpr uint32_t CGINAK_Msk = CGINAK::mask;

    /// Set global OUT NAK
    /// Position: 9, Width: 1
    /// Access: write-only
    using SGONAK = BitField<9, 1>;
    constexpr uint32_t SGONAK_Pos = 9;
    constexpr uint32_t SGONAK_Msk = SGONAK::mask;

    /// Clear global OUT NAK
    /// Position: 10, Width: 1
    /// Access: write-only
    using CGONAK = BitField<10, 1>;
    constexpr uint32_t CGONAK_Pos = 10;
    constexpr uint32_t CGONAK_Msk = CGONAK::mask;

    /// Power-on programming done
    /// Position: 11, Width: 1
    /// Access: read-write
    using POPRGDNE = BitField<11, 1>;
    constexpr uint32_t POPRGDNE_Pos = 11;
    constexpr uint32_t POPRGDNE_Msk = POPRGDNE::mask;

}  // namespace otg_hs_dctl

/// OTG_HS_DSTS - OTG_HS device status register
namespace otg_hs_dsts {
    /// Suspend status
    /// Position: 0, Width: 1
    using SUSPSTS = BitField<0, 1>;
    constexpr uint32_t SUSPSTS_Pos = 0;
    constexpr uint32_t SUSPSTS_Msk = SUSPSTS::mask;

    /// Enumerated speed
    /// Position: 1, Width: 2
    using ENUMSPD = BitField<1, 2>;
    constexpr uint32_t ENUMSPD_Pos = 1;
    constexpr uint32_t ENUMSPD_Msk = ENUMSPD::mask;

    /// Erratic error
    /// Position: 3, Width: 1
    using EERR = BitField<3, 1>;
    constexpr uint32_t EERR_Pos = 3;
    constexpr uint32_t EERR_Msk = EERR::mask;

    /// Frame number of the received SOF
    /// Position: 8, Width: 14
    using FNSOF = BitField<8, 14>;
    constexpr uint32_t FNSOF_Pos = 8;
    constexpr uint32_t FNSOF_Msk = FNSOF::mask;

}  // namespace otg_hs_dsts

/// OTG_HS_DIEPMSK - OTG_HS device IN endpoint common interrupt mask register
namespace otg_hs_diepmsk {
    /// Transfer completed interrupt mask
    /// Position: 0, Width: 1
    using XFRCM = BitField<0, 1>;
    constexpr uint32_t XFRCM_Pos = 0;
    constexpr uint32_t XFRCM_Msk = XFRCM::mask;

    /// Endpoint disabled interrupt mask
    /// Position: 1, Width: 1
    using EPDM = BitField<1, 1>;
    constexpr uint32_t EPDM_Pos = 1;
    constexpr uint32_t EPDM_Msk = EPDM::mask;

    /// Timeout condition mask (nonisochronous endpoints)
    /// Position: 3, Width: 1
    using TOM = BitField<3, 1>;
    constexpr uint32_t TOM_Pos = 3;
    constexpr uint32_t TOM_Msk = TOM::mask;

    /// IN token received when TxFIFO empty mask
    /// Position: 4, Width: 1
    using ITTXFEMSK = BitField<4, 1>;
    constexpr uint32_t ITTXFEMSK_Pos = 4;
    constexpr uint32_t ITTXFEMSK_Msk = ITTXFEMSK::mask;

    /// IN token received with EP mismatch mask
    /// Position: 5, Width: 1
    using INEPNMM = BitField<5, 1>;
    constexpr uint32_t INEPNMM_Pos = 5;
    constexpr uint32_t INEPNMM_Msk = INEPNMM::mask;

    /// IN endpoint NAK effective mask
    /// Position: 6, Width: 1
    using INEPNEM = BitField<6, 1>;
    constexpr uint32_t INEPNEM_Pos = 6;
    constexpr uint32_t INEPNEM_Msk = INEPNEM::mask;

    /// FIFO underrun mask
    /// Position: 8, Width: 1
    using TXFURM = BitField<8, 1>;
    constexpr uint32_t TXFURM_Pos = 8;
    constexpr uint32_t TXFURM_Msk = TXFURM::mask;

    /// BNA interrupt mask
    /// Position: 9, Width: 1
    using BIM = BitField<9, 1>;
    constexpr uint32_t BIM_Pos = 9;
    constexpr uint32_t BIM_Msk = BIM::mask;

}  // namespace otg_hs_diepmsk

/// OTG_HS_DOEPMSK - OTG_HS device OUT endpoint common interrupt mask register
namespace otg_hs_doepmsk {
    /// Transfer completed interrupt mask
    /// Position: 0, Width: 1
    using XFRCM = BitField<0, 1>;
    constexpr uint32_t XFRCM_Pos = 0;
    constexpr uint32_t XFRCM_Msk = XFRCM::mask;

    /// Endpoint disabled interrupt mask
    /// Position: 1, Width: 1
    using EPDM = BitField<1, 1>;
    constexpr uint32_t EPDM_Pos = 1;
    constexpr uint32_t EPDM_Msk = EPDM::mask;

    /// SETUP phase done mask
    /// Position: 3, Width: 1
    using STUPM = BitField<3, 1>;
    constexpr uint32_t STUPM_Pos = 3;
    constexpr uint32_t STUPM_Msk = STUPM::mask;

    /// OUT token received when endpoint disabled mask
    /// Position: 4, Width: 1
    using OTEPDM = BitField<4, 1>;
    constexpr uint32_t OTEPDM_Pos = 4;
    constexpr uint32_t OTEPDM_Msk = OTEPDM::mask;

    /// Back-to-back SETUP packets received mask
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// OUT packet error mask
    /// Position: 8, Width: 1
    using OPEM = BitField<8, 1>;
    constexpr uint32_t OPEM_Pos = 8;
    constexpr uint32_t OPEM_Msk = OPEM::mask;

    /// BNA interrupt mask
    /// Position: 9, Width: 1
    using BOIM = BitField<9, 1>;
    constexpr uint32_t BOIM_Pos = 9;
    constexpr uint32_t BOIM_Msk = BOIM::mask;

}  // namespace otg_hs_doepmsk

/// OTG_HS_DAINT - OTG_HS device all endpoints interrupt register
namespace otg_hs_daint {
    /// IN endpoint interrupt bits
    /// Position: 0, Width: 16
    using IEPINT = BitField<0, 16>;
    constexpr uint32_t IEPINT_Pos = 0;
    constexpr uint32_t IEPINT_Msk = IEPINT::mask;

    /// OUT endpoint interrupt bits
    /// Position: 16, Width: 16
    using OEPINT = BitField<16, 16>;
    constexpr uint32_t OEPINT_Pos = 16;
    constexpr uint32_t OEPINT_Msk = OEPINT::mask;

}  // namespace otg_hs_daint

/// OTG_HS_DAINTMSK - OTG_HS all endpoints interrupt mask register
namespace otg_hs_daintmsk {
    /// IN EP interrupt mask bits
    /// Position: 0, Width: 16
    using IEPM = BitField<0, 16>;
    constexpr uint32_t IEPM_Pos = 0;
    constexpr uint32_t IEPM_Msk = IEPM::mask;

    /// OUT EP interrupt mask bits
    /// Position: 16, Width: 16
    using OEPM = BitField<16, 16>;
    constexpr uint32_t OEPM_Pos = 16;
    constexpr uint32_t OEPM_Msk = OEPM::mask;

}  // namespace otg_hs_daintmsk

/// OTG_HS_DVBUSDIS - OTG_HS device VBUS discharge time register
namespace otg_hs_dvbusdis {
    /// Device VBUS discharge time
    /// Position: 0, Width: 16
    using VBUSDT = BitField<0, 16>;
    constexpr uint32_t VBUSDT_Pos = 0;
    constexpr uint32_t VBUSDT_Msk = VBUSDT::mask;

}  // namespace otg_hs_dvbusdis

/// OTG_HS_DVBUSPULSE - OTG_HS device VBUS pulsing time register
namespace otg_hs_dvbuspulse {
    /// Device VBUS pulsing time
    /// Position: 0, Width: 12
    using DVBUSP = BitField<0, 12>;
    constexpr uint32_t DVBUSP_Pos = 0;
    constexpr uint32_t DVBUSP_Msk = DVBUSP::mask;

}  // namespace otg_hs_dvbuspulse

/// OTG_HS_DTHRCTL - OTG_HS Device threshold control register
namespace otg_hs_dthrctl {
    /// Nonisochronous IN endpoints threshold enable
    /// Position: 0, Width: 1
    using NONISOTHREN = BitField<0, 1>;
    constexpr uint32_t NONISOTHREN_Pos = 0;
    constexpr uint32_t NONISOTHREN_Msk = NONISOTHREN::mask;

    /// ISO IN endpoint threshold enable
    /// Position: 1, Width: 1
    using ISOTHREN = BitField<1, 1>;
    constexpr uint32_t ISOTHREN_Pos = 1;
    constexpr uint32_t ISOTHREN_Msk = ISOTHREN::mask;

    /// Transmit threshold length
    /// Position: 2, Width: 9
    using TXTHRLEN = BitField<2, 9>;
    constexpr uint32_t TXTHRLEN_Pos = 2;
    constexpr uint32_t TXTHRLEN_Msk = TXTHRLEN::mask;

    /// Receive threshold enable
    /// Position: 16, Width: 1
    using RXTHREN = BitField<16, 1>;
    constexpr uint32_t RXTHREN_Pos = 16;
    constexpr uint32_t RXTHREN_Msk = RXTHREN::mask;

    /// Receive threshold length
    /// Position: 17, Width: 9
    using RXTHRLEN = BitField<17, 9>;
    constexpr uint32_t RXTHRLEN_Pos = 17;
    constexpr uint32_t RXTHRLEN_Msk = RXTHRLEN::mask;

    /// Arbiter parking enable
    /// Position: 27, Width: 1
    using ARPEN = BitField<27, 1>;
    constexpr uint32_t ARPEN_Pos = 27;
    constexpr uint32_t ARPEN_Msk = ARPEN::mask;

}  // namespace otg_hs_dthrctl

/// OTG_HS_DIEPEMPMSK - OTG_HS device IN endpoint FIFO empty interrupt mask register
namespace otg_hs_diepempmsk {
    /// IN EP Tx FIFO empty interrupt mask bits
    /// Position: 0, Width: 16
    using INEPTXFEM = BitField<0, 16>;
    constexpr uint32_t INEPTXFEM_Pos = 0;
    constexpr uint32_t INEPTXFEM_Msk = INEPTXFEM::mask;

}  // namespace otg_hs_diepempmsk

/// OTG_HS_DEACHINT - OTG_HS device each endpoint interrupt register
namespace otg_hs_deachint {
    /// IN endpoint 1interrupt bit
    /// Position: 1, Width: 1
    using IEP1INT = BitField<1, 1>;
    constexpr uint32_t IEP1INT_Pos = 1;
    constexpr uint32_t IEP1INT_Msk = IEP1INT::mask;

    /// OUT endpoint 1 interrupt bit
    /// Position: 17, Width: 1
    using OEP1INT = BitField<17, 1>;
    constexpr uint32_t OEP1INT_Pos = 17;
    constexpr uint32_t OEP1INT_Msk = OEP1INT::mask;

}  // namespace otg_hs_deachint

/// OTG_HS_DEACHINTMSK - OTG_HS device each endpoint interrupt register mask
namespace otg_hs_deachintmsk {
    /// IN Endpoint 1 interrupt mask bit
    /// Position: 1, Width: 1
    using IEP1INTM = BitField<1, 1>;
    constexpr uint32_t IEP1INTM_Pos = 1;
    constexpr uint32_t IEP1INTM_Msk = IEP1INTM::mask;

    /// OUT Endpoint 1 interrupt mask bit
    /// Position: 17, Width: 1
    using OEP1INTM = BitField<17, 1>;
    constexpr uint32_t OEP1INTM_Pos = 17;
    constexpr uint32_t OEP1INTM_Msk = OEP1INTM::mask;

}  // namespace otg_hs_deachintmsk

/// OTG_HS_DIEPCTL0 - OTG device endpoint-0 control register
namespace otg_hs_diepctl0 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl0

/// OTG_HS_DIEPINT0 - OTG device endpoint-0 interrupt register
namespace otg_hs_diepint0 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint0

/// OTG_HS_DIEPTSIZ0 - OTG_HS device IN endpoint 0 transfer size register
namespace otg_hs_dieptsiz0 {
    /// Transfer size
    /// Position: 0, Width: 7
    using XFRSIZ = BitField<0, 7>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 2
    using PKTCNT = BitField<19, 2>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

}  // namespace otg_hs_dieptsiz0

/// OTG_HS_DIEPDMA0 - OTG_HS device endpoint-1 DMA address register
namespace otg_hs_diepdma0 {
    /// DMA address
    /// Position: 0, Width: 32
    using DMAADDR = BitField<0, 32>;
    constexpr uint32_t DMAADDR_Pos = 0;
    constexpr uint32_t DMAADDR_Msk = DMAADDR::mask;

}  // namespace otg_hs_diepdma0

/// OTG_HS_DTXFSTS0 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts0 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts0

/// OTG_HS_DIEPCTL1 - OTG device endpoint-1 control register
namespace otg_hs_diepctl1 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl1

/// OTG_HS_DIEPINT1 - OTG device endpoint-1 interrupt register
namespace otg_hs_diepint1 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint1

/// OTG_HS_DIEPTSIZ1 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz1 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz1

/// OTG_HS_DIEPDMA1 - OTG_HS device endpoint-2 DMA address register
namespace otg_hs_diepdma1 {
    /// DMA address
    /// Position: 0, Width: 32
    using DMAADDR = BitField<0, 32>;
    constexpr uint32_t DMAADDR_Pos = 0;
    constexpr uint32_t DMAADDR_Msk = DMAADDR::mask;

}  // namespace otg_hs_diepdma1

/// OTG_HS_DTXFSTS1 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts1 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts1

/// OTG_HS_DIEPCTL2 - OTG device endpoint-2 control register
namespace otg_hs_diepctl2 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl2

/// OTG_HS_DIEPINT2 - OTG device endpoint-2 interrupt register
namespace otg_hs_diepint2 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint2

/// OTG_HS_DIEPTSIZ2 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz2 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz2

/// OTG_HS_DIEPDMA2 - OTG_HS device endpoint-3 DMA address register
namespace otg_hs_diepdma2 {
    /// DMA address
    /// Position: 0, Width: 32
    using DMAADDR = BitField<0, 32>;
    constexpr uint32_t DMAADDR_Pos = 0;
    constexpr uint32_t DMAADDR_Msk = DMAADDR::mask;

}  // namespace otg_hs_diepdma2

/// OTG_HS_DTXFSTS2 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts2 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts2

/// OTG_HS_DIEPCTL3 - OTG device endpoint-3 control register
namespace otg_hs_diepctl3 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl3

/// OTG_HS_DIEPINT3 - OTG device endpoint-3 interrupt register
namespace otg_hs_diepint3 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint3

/// OTG_HS_DIEPTSIZ3 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz3 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz3

/// OTG_HS_DIEPDMA3 - OTG_HS device endpoint-4 DMA address register
namespace otg_hs_diepdma3 {
    /// DMA address
    /// Position: 0, Width: 32
    using DMAADDR = BitField<0, 32>;
    constexpr uint32_t DMAADDR_Pos = 0;
    constexpr uint32_t DMAADDR_Msk = DMAADDR::mask;

}  // namespace otg_hs_diepdma3

/// OTG_HS_DTXFSTS3 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts3 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts3

/// OTG_HS_DIEPCTL4 - OTG device endpoint-4 control register
namespace otg_hs_diepctl4 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl4

/// OTG_HS_DIEPINT4 - OTG device endpoint-4 interrupt register
namespace otg_hs_diepint4 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint4

/// OTG_HS_DIEPTSIZ4 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz4 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz4

/// OTG_HS_DIEPDMA4 - OTG_HS device endpoint-5 DMA address register
namespace otg_hs_diepdma4 {
    /// DMA address
    /// Position: 0, Width: 32
    using DMAADDR = BitField<0, 32>;
    constexpr uint32_t DMAADDR_Pos = 0;
    constexpr uint32_t DMAADDR_Msk = DMAADDR::mask;

}  // namespace otg_hs_diepdma4

/// OTG_HS_DTXFSTS4 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts4 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts4

/// OTG_HS_DIEPCTL5 - OTG device endpoint-5 control register
namespace otg_hs_diepctl5 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl5

/// OTG_HS_DIEPINT5 - OTG device endpoint-5 interrupt register
namespace otg_hs_diepint5 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint5

/// OTG_HS_DIEPTSIZ5 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz5 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz5

/// OTG_HS_DTXFSTS5 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts5 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts5

/// OTG_HS_DIEPCTL6 - OTG device endpoint-6 control register
namespace otg_hs_diepctl6 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl6

/// OTG_HS_DIEPINT6 - OTG device endpoint-6 interrupt register
namespace otg_hs_diepint6 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint6

/// OTG_HS_DIEPTSIZ6 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz6 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz6

/// OTG_HS_DTXFSTS6 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts6 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts6

/// OTG_HS_DIEPCTL7 - OTG device endpoint-7 control register
namespace otg_hs_diepctl7 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even/odd frame
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// TxFIFO number
    /// Position: 22, Width: 4
    /// Access: read-write
    using TXFNUM = BitField<22, 4>;
    constexpr uint32_t TXFNUM_Pos = 22;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_diepctl7

/// OTG_HS_DIEPINT7 - OTG device endpoint-7 interrupt register
namespace otg_hs_diepint7 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    /// Access: read-write
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// Timeout condition
    /// Position: 3, Width: 1
    /// Access: read-write
    using TOC = BitField<3, 1>;
    constexpr uint32_t TOC_Pos = 3;
    constexpr uint32_t TOC_Msk = TOC::mask;

    /// IN token received when TxFIFO is empty
    /// Position: 4, Width: 1
    /// Access: read-write
    using ITTXFE = BitField<4, 1>;
    constexpr uint32_t ITTXFE_Pos = 4;
    constexpr uint32_t ITTXFE_Msk = ITTXFE::mask;

    /// IN endpoint NAK effective
    /// Position: 6, Width: 1
    /// Access: read-write
    using INEPNE = BitField<6, 1>;
    constexpr uint32_t INEPNE_Pos = 6;
    constexpr uint32_t INEPNE_Msk = INEPNE::mask;

    /// Transmit FIFO empty
    /// Position: 7, Width: 1
    /// Access: read-only
    using TXFE = BitField<7, 1>;
    constexpr uint32_t TXFE_Pos = 7;
    constexpr uint32_t TXFE_Msk = TXFE::mask;

    /// Transmit Fifo Underrun
    /// Position: 8, Width: 1
    /// Access: read-write
    using TXFIFOUDRN = BitField<8, 1>;
    constexpr uint32_t TXFIFOUDRN_Pos = 8;
    constexpr uint32_t TXFIFOUDRN_Msk = TXFIFOUDRN::mask;

    /// Buffer not available interrupt
    /// Position: 9, Width: 1
    /// Access: read-write
    using BNA = BitField<9, 1>;
    constexpr uint32_t BNA_Pos = 9;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Packet dropped status
    /// Position: 11, Width: 1
    /// Access: read-write
    using PKTDRPSTS = BitField<11, 1>;
    constexpr uint32_t PKTDRPSTS_Pos = 11;
    constexpr uint32_t PKTDRPSTS_Msk = PKTDRPSTS::mask;

    /// Babble error interrupt
    /// Position: 12, Width: 1
    /// Access: read-write
    using BERR = BitField<12, 1>;
    constexpr uint32_t BERR_Pos = 12;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// NAK interrupt
    /// Position: 13, Width: 1
    /// Access: read-write
    using NAK = BitField<13, 1>;
    constexpr uint32_t NAK_Pos = 13;
    constexpr uint32_t NAK_Msk = NAK::mask;

}  // namespace otg_hs_diepint7

/// OTG_HS_DIEPTSIZ7 - OTG_HS device endpoint transfer size register
namespace otg_hs_dieptsiz7 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Multi count
    /// Position: 29, Width: 2
    using MCNT = BitField<29, 2>;
    constexpr uint32_t MCNT_Pos = 29;
    constexpr uint32_t MCNT_Msk = MCNT::mask;

}  // namespace otg_hs_dieptsiz7

/// OTG_HS_DTXFSTS7 - OTG_HS device IN endpoint transmit FIFO status register
namespace otg_hs_dtxfsts7 {
    /// IN endpoint TxFIFO space avail
    /// Position: 0, Width: 16
    using INEPTFSAV = BitField<0, 16>;
    constexpr uint32_t INEPTFSAV_Pos = 0;
    constexpr uint32_t INEPTFSAV_Msk = INEPTFSAV::mask;

}  // namespace otg_hs_dtxfsts7

/// OTG_HS_DOEPCTL0 - OTG_HS device control OUT endpoint 0 control register
namespace otg_hs_doepctl0 {
    /// Maximum packet size
    /// Position: 0, Width: 2
    /// Access: read-only
    using MPSIZ = BitField<0, 2>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-only
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-only
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-only
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl0

/// OTG_HS_DOEPINT0 - OTG_HS device endpoint-0 interrupt register
namespace otg_hs_doepint0 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint0

/// OTG_HS_DOEPTSIZ0 - OTG_HS device endpoint-0 transfer size register
namespace otg_hs_doeptsiz0 {
    /// Transfer size
    /// Position: 0, Width: 7
    using XFRSIZ = BitField<0, 7>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 1
    using PKTCNT = BitField<19, 1>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// SETUP packet count
    /// Position: 29, Width: 2
    using STUPCNT = BitField<29, 2>;
    constexpr uint32_t STUPCNT_Pos = 29;
    constexpr uint32_t STUPCNT_Msk = STUPCNT::mask;

}  // namespace otg_hs_doeptsiz0

/// OTG_HS_DOEPCTL1 - OTG device endpoint-1 control register
namespace otg_hs_doepctl1 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl1

/// OTG_HS_DOEPINT1 - OTG_HS device endpoint-1 interrupt register
namespace otg_hs_doepint1 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint1

/// OTG_HS_DOEPTSIZ1 - OTG_HS device endpoint-1 transfer size register
namespace otg_hs_doeptsiz1 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz1

/// OTG_HS_DOEPCTL2 - OTG device endpoint-2 control register
namespace otg_hs_doepctl2 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl2

/// OTG_HS_DOEPINT2 - OTG_HS device endpoint-2 interrupt register
namespace otg_hs_doepint2 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint2

/// OTG_HS_DOEPTSIZ2 - OTG_HS device endpoint-2 transfer size register
namespace otg_hs_doeptsiz2 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz2

/// OTG_HS_DOEPCTL3 - OTG device endpoint-3 control register
namespace otg_hs_doepctl3 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl3

/// OTG_HS_DOEPINT3 - OTG_HS device endpoint-3 interrupt register
namespace otg_hs_doepint3 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint3

/// OTG_HS_DOEPTSIZ3 - OTG_HS device endpoint-3 transfer size register
namespace otg_hs_doeptsiz3 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz3

/// OTG_HS_DOEPCTL4 - OTG device endpoint-4 control register
namespace otg_hs_doepctl4 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl4

/// OTG_HS_DOEPINT4 - OTG_HS device endpoint-4 interrupt register
namespace otg_hs_doepint4 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint4

/// OTG_HS_DOEPTSIZ4 - OTG_HS device endpoint-4 transfer size register
namespace otg_hs_doeptsiz4 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz4

/// OTG_HS_DOEPCTL5 - OTG device endpoint-5 control register
namespace otg_hs_doepctl5 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl5

/// OTG_HS_DOEPINT5 - OTG_HS device endpoint-5 interrupt register
namespace otg_hs_doepint5 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint5

/// OTG_HS_DOEPTSIZ5 - OTG_HS device endpoint-5 transfer size register
namespace otg_hs_doeptsiz5 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz5

/// OTG_HS_DOEPCTL6 - OTG device endpoint-6 control register
namespace otg_hs_doepctl6 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl6

/// OTG_HS_DOEPINT6 - OTG_HS device endpoint-6 interrupt register
namespace otg_hs_doepint6 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint6

/// OTG_HS_DOEPTSIZ6 - OTG_HS device endpoint-6 transfer size register
namespace otg_hs_doeptsiz6 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz6

/// OTG_HS_DOEPCTL7 - OTG device endpoint-7 control register
namespace otg_hs_doepctl7 {
    /// Maximum packet size
    /// Position: 0, Width: 11
    /// Access: read-write
    using MPSIZ = BitField<0, 11>;
    constexpr uint32_t MPSIZ_Pos = 0;
    constexpr uint32_t MPSIZ_Msk = MPSIZ::mask;

    /// USB active endpoint
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBAEP = BitField<15, 1>;
    constexpr uint32_t USBAEP_Pos = 15;
    constexpr uint32_t USBAEP_Msk = USBAEP::mask;

    /// Even odd frame/Endpoint data PID
    /// Position: 16, Width: 1
    /// Access: read-only
    using EONUM_DPID = BitField<16, 1>;
    constexpr uint32_t EONUM_DPID_Pos = 16;
    constexpr uint32_t EONUM_DPID_Msk = EONUM_DPID::mask;

    /// NAK status
    /// Position: 17, Width: 1
    /// Access: read-only
    using NAKSTS = BitField<17, 1>;
    constexpr uint32_t NAKSTS_Pos = 17;
    constexpr uint32_t NAKSTS_Msk = NAKSTS::mask;

    /// Endpoint type
    /// Position: 18, Width: 2
    /// Access: read-write
    using EPTYP = BitField<18, 2>;
    constexpr uint32_t EPTYP_Pos = 18;
    constexpr uint32_t EPTYP_Msk = EPTYP::mask;

    /// Snoop mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using SNPM = BitField<20, 1>;
    constexpr uint32_t SNPM_Pos = 20;
    constexpr uint32_t SNPM_Msk = SNPM::mask;

    /// STALL handshake
    /// Position: 21, Width: 1
    /// Access: read-write
    using Stall = BitField<21, 1>;
    constexpr uint32_t Stall_Pos = 21;
    constexpr uint32_t Stall_Msk = Stall::mask;

    /// Clear NAK
    /// Position: 26, Width: 1
    /// Access: write-only
    using CNAK = BitField<26, 1>;
    constexpr uint32_t CNAK_Pos = 26;
    constexpr uint32_t CNAK_Msk = CNAK::mask;

    /// Set NAK
    /// Position: 27, Width: 1
    /// Access: write-only
    using SNAK = BitField<27, 1>;
    constexpr uint32_t SNAK_Pos = 27;
    constexpr uint32_t SNAK_Msk = SNAK::mask;

    /// Set DATA0 PID/Set even frame
    /// Position: 28, Width: 1
    /// Access: write-only
    using SD0PID_SEVNFRM = BitField<28, 1>;
    constexpr uint32_t SD0PID_SEVNFRM_Pos = 28;
    constexpr uint32_t SD0PID_SEVNFRM_Msk = SD0PID_SEVNFRM::mask;

    /// Set odd frame
    /// Position: 29, Width: 1
    /// Access: write-only
    using SODDFRM = BitField<29, 1>;
    constexpr uint32_t SODDFRM_Pos = 29;
    constexpr uint32_t SODDFRM_Msk = SODDFRM::mask;

    /// Endpoint disable
    /// Position: 30, Width: 1
    /// Access: read-write
    using EPDIS = BitField<30, 1>;
    constexpr uint32_t EPDIS_Pos = 30;
    constexpr uint32_t EPDIS_Msk = EPDIS::mask;

    /// Endpoint enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using EPENA = BitField<31, 1>;
    constexpr uint32_t EPENA_Pos = 31;
    constexpr uint32_t EPENA_Msk = EPENA::mask;

}  // namespace otg_hs_doepctl7

/// OTG_HS_DOEPINT7 - OTG_HS device endpoint-7 interrupt register
namespace otg_hs_doepint7 {
    /// Transfer completed interrupt
    /// Position: 0, Width: 1
    using XFRC = BitField<0, 1>;
    constexpr uint32_t XFRC_Pos = 0;
    constexpr uint32_t XFRC_Msk = XFRC::mask;

    /// Endpoint disabled interrupt
    /// Position: 1, Width: 1
    using EPDISD = BitField<1, 1>;
    constexpr uint32_t EPDISD_Pos = 1;
    constexpr uint32_t EPDISD_Msk = EPDISD::mask;

    /// SETUP phase done
    /// Position: 3, Width: 1
    using STUP = BitField<3, 1>;
    constexpr uint32_t STUP_Pos = 3;
    constexpr uint32_t STUP_Msk = STUP::mask;

    /// OUT token received when endpoint disabled
    /// Position: 4, Width: 1
    using OTEPDIS = BitField<4, 1>;
    constexpr uint32_t OTEPDIS_Pos = 4;
    constexpr uint32_t OTEPDIS_Msk = OTEPDIS::mask;

    /// Back-to-back SETUP packets received
    /// Position: 6, Width: 1
    using B2BSTUP = BitField<6, 1>;
    constexpr uint32_t B2BSTUP_Pos = 6;
    constexpr uint32_t B2BSTUP_Msk = B2BSTUP::mask;

    /// NYET interrupt
    /// Position: 14, Width: 1
    using NYET = BitField<14, 1>;
    constexpr uint32_t NYET_Pos = 14;
    constexpr uint32_t NYET_Msk = NYET::mask;

}  // namespace otg_hs_doepint7

/// OTG_HS_DOEPTSIZ7 - OTG_HS device endpoint-7 transfer size register
namespace otg_hs_doeptsiz7 {
    /// Transfer size
    /// Position: 0, Width: 19
    using XFRSIZ = BitField<0, 19>;
    constexpr uint32_t XFRSIZ_Pos = 0;
    constexpr uint32_t XFRSIZ_Msk = XFRSIZ::mask;

    /// Packet count
    /// Position: 19, Width: 10
    using PKTCNT = BitField<19, 10>;
    constexpr uint32_t PKTCNT_Pos = 19;
    constexpr uint32_t PKTCNT_Msk = PKTCNT::mask;

    /// Received data PID/SETUP packet count
    /// Position: 29, Width: 2
    using RXDPID_STUPCNT = BitField<29, 2>;
    constexpr uint32_t RXDPID_STUPCNT_Pos = 29;
    constexpr uint32_t RXDPID_STUPCNT_Msk = RXDPID_STUPCNT::mask;

}  // namespace otg_hs_doeptsiz7

}  // namespace alloy::hal::st::stm32f7::otg_hs_device
