--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30566 paths analyzed, 14823 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.932ns.
--------------------------------------------------------------------------------

Paths for end point counter1<14>/count_f_15 (SLICE_X2Y59.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<14>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.461 - 0.455)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<14>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y39.A2      net (fanout=481)      1.335   reset
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.470   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (1.237ns logic, 4.566ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<14>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<14>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X21Y39.A1      net (fanout=3)        1.165   TrigIn40<3>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.470   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (1.237ns logic, 4.396ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<14>/count_f_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<14>/count_f_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X21Y39.A3      net (fanout=5)        0.811   TrigIn40<1>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.470   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_15
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.237ns logic, 4.042ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point counter1<14>/count_f_14 (SLICE_X2Y59.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<14>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.461 - 0.455)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<14>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y39.A2      net (fanout=481)      1.335   reset
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.461   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.228ns logic, 4.566ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<14>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<14>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X21Y39.A1      net (fanout=3)        1.165   TrigIn40<3>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.461   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.228ns logic, 4.396ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<14>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<14>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X21Y39.A3      net (fanout=5)        0.811   TrigIn40<1>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.461   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.228ns logic, 4.042ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point counter1<14>/count_f_13 (SLICE_X2Y59.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<14>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.461 - 0.455)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<14>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y39.A2      net (fanout=481)      1.335   reset
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.450   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (1.217ns logic, 4.566ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<14>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<14>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X21Y39.A1      net (fanout=3)        1.165   TrigIn40<3>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.450   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (1.217ns logic, 4.396ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<14>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<14>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X21Y39.A3      net (fanout=5)        0.811   TrigIn40<1>
    SLICE_X21Y39.AMUX    Tilo                  0.337   photons1<19>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X2Y59.SR       net (fanout=400)      3.231   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X2Y59.CLK      Tsrck                 0.450   counter1<14>/count_f<15>
                                                       counter1<14>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.217ns logic, 4.042ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.116 - 0.115)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y5.BQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB8_X0Y2.ADDRAWRADDR7 net (fanout=2)        0.131   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB8_X0Y2.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.263ns (0.132ns logic, 0.131ns route)
                                                          (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.116 - 0.115)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y5.CQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB8_X0Y2.ADDRAWRADDR8 net (fanout=3)        0.131   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB8_X0Y2.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.263ns (0.132ns logic, 0.131ns route)
                                                          (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.116 - 0.115)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y5.AQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB8_X0Y2.ADDRAWRADDR6 net (fanout=3)        0.133   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB8_X0Y2.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.265ns (0.132ns logic, 0.133ns route)
                                                          (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y1.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_buf_BRB2/CLK
  Logical resource: reset_sr/SRL16E/CLK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66450 paths analyzed, 1635 endpoints analyzed, 537 failing endpoints
 537 timing errors detected. (537 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.364ns.
--------------------------------------------------------------------------------

Paths for end point sync_counter_long_7 (SLICE_X9Y10.C4), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_7 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.159ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y10.C4       net (fanout=13)       1.097   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y10.CLK      Tas                   0.373   sync_counter_long<7>
                                                       sync_counter_long_7_rstpot
                                                       sync_counter_long_7
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (2.252ns logic, 3.907ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_7 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.136ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.328   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y10.C4       net (fanout=13)       1.097   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y10.CLK      Tas                   0.373   sync_counter_long<7>
                                                       sync_counter_long_7_rstpot
                                                       sync_counter_long_7
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (2.229ns logic, 3.907ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_7 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.126ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.B3      net (fanout=23)       1.022   sync_counter_long_31_BRB3
    SLICE_X10Y12.B       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X8Y12.B4       net (fanout=12)       0.562   sync_counter_long<17>
    SLICE_X8Y12.COUT     Topcyb                0.448   slow_delay_div_out_214
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y10.C4       net (fanout=13)       1.097   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y10.CLK      Tas                   0.373   sync_counter_long<7>
                                                       sync_counter_long_7_rstpot
                                                       sync_counter_long_7
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (2.410ns logic, 3.716ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_2 (SLICE_X9Y11.B5), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.093ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.B5       net (fanout=13)       1.031   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (2.252ns logic, 3.841ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.070ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.328   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.B5       net (fanout=13)       1.031   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (2.229ns logic, 3.841ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.060ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.B3      net (fanout=23)       1.022   sync_counter_long_31_BRB3
    SLICE_X10Y12.B       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X8Y12.B4       net (fanout=12)       0.562   sync_counter_long<17>
    SLICE_X8Y12.COUT     Topcyb                0.448   slow_delay_div_out_214
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.B5       net (fanout=13)       1.031   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (2.410ns logic, 3.650ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_11 (SLICE_X9Y11.A5), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_11 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.A5       net (fanout=13)       1.026   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_11_rstpot
                                                       sync_counter_long_11
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.252ns logic, 3.836ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_11 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.065ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.D2      net (fanout=23)       1.172   sync_counter_long_31_BRB3
    SLICE_X10Y12.D       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_19_rstpot
    SLICE_X8Y12.D3       net (fanout=12)       0.603   sync_counter_long<19>
    SLICE_X8Y12.COUT     Topcyd                0.290   slow_delay_div_out_214
                                                       sync_counter_long<19>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.328   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.A5       net (fanout=13)       1.026   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_11_rstpot
                                                       sync_counter_long_11
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (2.229ns logic, 3.836ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_11 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.316 - 0.349)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X10Y12.B3      net (fanout=23)       1.022   sync_counter_long_31_BRB3
    SLICE_X10Y12.B       Tilo                  0.254   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X8Y12.B4       net (fanout=12)       0.562   sync_counter_long<17>
    SLICE_X8Y12.COUT     Topcyb                0.448   slow_delay_div_out_214
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_24_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y14.COUT     Tbyp                  0.091   sync_counter_long_26_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X8Y15.BMUX     Tcinb                 0.277   sync_counter_long_30_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X6Y13.C2       net (fanout=1)        1.026   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X6Y13.COUT     Topcyc                0.351   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y11.A5       net (fanout=13)       1.026   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y11.CLK      Tas                   0.373   sync_counter_long_15_BRB2
                                                       sync_counter_long_11_rstpot
                                                       sync_counter_long_11
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (2.410ns logic, 3.645ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point photons1_15 (SLICE_X16Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons1_14 (FF)
  Destination:          photons1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons1_14 to photons1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.200   photons1<15>
                                                       photons1_14
    SLICE_X16Y37.DX      net (fanout=2)        0.144   photons1<14>
    SLICE_X16Y37.CLK     Tckdi       (-Th)    -0.048   photons1<15>
                                                       photons1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point pmt_buf1_3 (SLICE_X21Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pmt_buf1_2 (FF)
  Destination:          pmt_buf1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pmt_buf1_2 to pmt_buf1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.AQ      Tcko                  0.198   pmt_free1
                                                       pmt_buf1_2
    SLICE_X21Y35.BX      net (fanout=2)        0.142   pmt_buf1<2>
    SLICE_X21Y35.CLK     Tckdi       (-Th)    -0.059   pmt_free1
                                                       pmt_buf1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point photons1_24 (SLICE_X16Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons1_23 (FF)
  Destination:          photons1_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons1_23 to photons1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.238   photons1<15>
                                                       photons1_23
    SLICE_X16Y37.A5      net (fanout=2)        0.059   photons1<23>
    SLICE_X16Y37.CLK     Tah         (-Th)    -0.121   photons1<15>
                                                       photons1<23>_rt
                                                       photons1_24
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.359ns logic, 0.059ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<0>/CLK0
  Logical resource: slow_pulsed_sig_0/CK0
  Location pin: OLOGIC_X0Y20.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<1>/CLK0
  Logical resource: slow_pulsed_sig_1/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<2>/CLK0
  Logical resource: slow_pulsed_sig_2/CK0
  Location pin: OLOGIC_X0Y7.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X22Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AQ       Tcko                  0.525   okHI/rst4
                                                       okHI/flop2
    SLICE_X22Y3.BX       net (fanout=2)        0.972   okHI/rst2
    SLICE_X22Y3.CLK      Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X22Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y3.AQ       Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X22Y3.AX       net (fanout=1)        0.993   okHI/rst1
    SLICE_X22Y3.CLK      Tdick                 0.085   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.515ns logic, 0.993ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X22Y3.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.BQ       Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X22Y3.CX       net (fanout=2)        0.699   okHI/rst3
    SLICE_X22Y3.CLK      Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.610ns logic, 0.699ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X22Y3.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.BQ       Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X22Y3.CX       net (fanout=2)        0.352   okHI/rst3
    SLICE_X22Y3.CLK      Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.275ns logic, 0.352ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X22Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y3.AQ       Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X22Y3.AX       net (fanout=1)        0.498   okHI/rst1
    SLICE_X22Y3.CLK      Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.239ns logic, 0.498ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X22Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AQ       Tcko                  0.234   okHI/rst4
                                                       okHI/flop2
    SLICE_X22Y3.BX       net (fanout=2)        0.480   okHI/rst2
    SLICE_X22Y3.CLK      Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3705 paths analyzed, 1215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.524ns.
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (SLICE_X14Y18.DX), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X13Y3.B5       net (fanout=14)       1.574   ok1<21>
    SLICE_X13Y3.B        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X13Y3.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X13Y3.A        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X6Y7.B1        net (fanout=18)       1.674   ok2x<33>
    SLICE_X6Y7.B         Tilo                  0.254   _piperead2
                                                       pipeOutaf/ep_read1
    SLICE_X7Y7.A1        net (fanout=2)        0.546   _piperead2
    SLICE_X7Y7.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.DX      net (fanout=1)        1.757   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.592ns logic, 5.781ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.422 - 0.432)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X13Y3.B6       net (fanout=16)       1.271   ok1<17>
    SLICE_X13Y3.B        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X13Y3.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X13Y3.A        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X6Y7.B1        net (fanout=18)       1.674   ok2x<33>
    SLICE_X6Y7.B         Tilo                  0.254   _piperead2
                                                       pipeOutaf/ep_read1
    SLICE_X7Y7.A1        net (fanout=2)        0.546   _piperead2
    SLICE_X7Y7.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.DX      net (fanout=1)        1.757   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.546ns logic, 5.478ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_4 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      6.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_4 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.CQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_4
    SLICE_X13Y3.A3       net (fanout=15)       1.635   ok1<20>
    SLICE_X13Y3.A        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X6Y7.B1        net (fanout=18)       1.674   ok2x<33>
    SLICE_X6Y7.B         Tilo                  0.254   _piperead2
                                                       pipeOutaf/ep_read1
    SLICE_X7Y7.A1        net (fanout=2)        0.546   _piperead2
    SLICE_X7Y7.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.DX      net (fanout=1)        1.757   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (1.333ns logic, 5.612ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (SLICE_X14Y18.CX), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X12Y3.D5       net (fanout=14)       1.590   ok1<21>
    SLICE_X12Y3.D        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>81
    SLICE_X12Y3.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X12Y3.C        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y7.D3        net (fanout=18)       1.482   ok2x<16>
    SLICE_X5Y7.DMUX      Tilo                  0.337   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X5Y8.A5        net (fanout=2)        0.456   _piperead1
    SLICE_X5Y8.A         Tilo                  0.259   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.CX      net (fanout=1)        1.763   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.627ns logic, 5.434ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_4 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      6.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_4 to pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.CQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_4
    SLICE_X12Y3.C2       net (fanout=15)       1.772   ok1<20>
    SLICE_X12Y3.C        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y7.D3        net (fanout=18)       1.482   ok2x<16>
    SLICE_X5Y7.DMUX      Tilo                  0.337   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X5Y8.A5        net (fanout=2)        0.456   _piperead1
    SLICE_X5Y8.A         Tilo                  0.259   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.CX      net (fanout=1)        1.763   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      6.865ns (1.392ns logic, 5.473ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          20.830ns
  Data Path Delay:      6.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.422 - 0.432)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X12Y3.D4       net (fanout=16)       1.410   ok1<17>
    SLICE_X12Y3.D        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>81
    SLICE_X12Y3.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X12Y3.C        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y7.D3        net (fanout=18)       1.482   ok2x<16>
    SLICE_X5Y7.DMUX      Tilo                  0.337   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X5Y8.A5        net (fanout=2)        0.456   _piperead1
    SLICE_X5Y8.A         Tilo                  0.259   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o1
    SLICE_X14Y18.CX      net (fanout=1)        1.763   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0_comp1_OR_5_o
    SLICE_X14Y18.CLK     Tdick                 0.085   PipeEmpty2
                                                       pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.581ns logic, 5.254ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/hi_busy (OLOGIC_X17Y2.D1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/hicore/hi_busy (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.466ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (0.837 - 0.311)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X13Y3.B5       net (fanout=14)       1.574   ok1<21>
    SLICE_X13Y3.B        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X13Y3.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X13Y3.A        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X23Y3.A3       net (fanout=18)       1.734   ok2x<33>
    SLICE_X23Y3.A        Tilo                  0.259   okHI/rst1
                                                       okor/ok2<16>1
    OLOGIC_X17Y2.D1      net (fanout=1)        1.497   okHI/hicore/hi_busy_rstpot
    OLOGIC_X17Y2.CLK0    Todck                 1.178   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.431ns logic, 5.035ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/hicore/hi_busy (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.129ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (0.837 - 0.311)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X12Y3.D5       net (fanout=14)       1.590   ok1<21>
    SLICE_X12Y3.D        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>81
    SLICE_X12Y3.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X12Y3.C        Tilo                  0.235   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       pipeOuta0/ok2<16>83
    SLICE_X23Y3.A4       net (fanout=18)       1.516   ok2x<16>
    SLICE_X23Y3.A        Tilo                  0.259   okHI/rst1
                                                       okor/ok2<16>1
    OLOGIC_X17Y2.D1      net (fanout=1)        1.497   okHI/hicore/hi_busy_rstpot
    OLOGIC_X17Y2.CLK0    Todck                 1.178   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (2.383ns logic, 4.746ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/hicore/hi_busy (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.532ns (0.837 - 0.305)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X13Y3.B6       net (fanout=16)       1.271   ok1<17>
    SLICE_X13Y3.B        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>81
    SLICE_X13Y3.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X13Y3.A        Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       pipeOutaf/ok2<16>83
    SLICE_X23Y3.A3       net (fanout=18)       1.734   ok2x<33>
    SLICE_X23Y3.A        Tilo                  0.259   okHI/rst1
                                                       okor/ok2<16>1
    OLOGIC_X17Y2.D1      net (fanout=1)        1.497   okHI/hicore/hi_busy_rstpot
    OLOGIC_X17Y2.CLK0    Todck                 1.178   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (2.385ns logic, 4.732ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.116 - 0.112)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y6.BQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X0Y2.ADDRBRDADDR5 net (fanout=3)        0.138   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<1>
    RAMB8_X0Y2.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.270ns (0.132ns logic, 0.138ns route)
                                                          (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.116 - 0.112)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y6.DQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3
    RAMB8_X0Y2.ADDRBRDADDR7 net (fanout=3)        0.138   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
    RAMB8_X0Y2.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.270ns (0.132ns logic, 0.138ns route)
                                                          (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRBRDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.116 - 0.112)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y6.DQ            Tcko                  0.234   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                           pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7
    RAMB8_X0Y2.ADDRBRDADDR11 net (fanout=3)        0.140   pipeoutfifo1/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
    RAMB8_X0Y2.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.308ns (0.168ns logic, 0.140ns route)
                                                           (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y2.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y1.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.728ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.202ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=138)      1.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (-4.543ns logic, 6.756ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.114ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=138)      0.612   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (-1.143ns logic, 2.481ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.695ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X15Y5.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.635ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.656ns (Levels of Logic = 4)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X18Y5.B6       net (fanout=13)       3.592   hi_in_7_IBUF
    SLICE_X18Y5.B        Tilo                  0.254   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X21Y5.A6       net (fanout=18)       0.387   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X21Y5.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y5.B4       net (fanout=16)       1.234   okHI/hicore/N2
    SLICE_X15Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (2.443ns logic, 5.213ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y5.CLK      net (fanout=138)      0.835   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.908ns logic, 5.144ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_6 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/block_count_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.643ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X17Y5.A1       net (fanout=13)       3.562   hi_in_7_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.468   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (2.362ns logic, 5.281ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X15Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.672ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.619ns (Levels of Logic = 4)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X18Y5.B6       net (fanout=13)       3.592   hi_in_7_IBUF
    SLICE_X18Y5.B        Tilo                  0.254   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X21Y5.A6       net (fanout=18)       0.387   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X21Y5.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y5.C1       net (fanout=16)       1.197   okHI/hicore/N2
    SLICE_X15Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.443ns logic, 5.176ns route)
                                                       (32.1% logic, 67.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y5.CLK      net (fanout=138)      0.835   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.908ns logic, 5.144ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X17Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.317ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X17Y3.A6       net (fanout=13)       1.339   hi_in_7_IBUF
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.978ns logic, 1.339ns route)
                                                       (42.2% logic, 57.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X17Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.870ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.569ns (Levels of Logic = 2)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X17Y6.A5       net (fanout=13)       1.651   hi_in_7_IBUF
    SLICE_X17Y6.CLK      Tah         (-Th)    -0.155   okHI/hicore/N26
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.918ns logic, 1.651ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y6.CLK      net (fanout=138)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-1.677ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X18Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.968ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Delay:     0.932ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp30.IMUX.10
    SLICE_X18Y2.A6       net (fanout=13)       1.715   hi_in_7_IBUF
    SLICE_X18Y2.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.960ns logic, 1.715ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=138)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (-1.677ns logic, 2.609ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.949ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X16Y6.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.903ns (Levels of Logic = 4)
  Clock Path Delay:     1.229ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X17Y6.A4       net (fanout=13)       3.886   hi_in_6_IBUF
    SLICE_X17Y6.A        Tilo                  0.259   okHI/hicore/N26
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X19Y6.C6       net (fanout=1)        0.563   okHI/hicore/N10
    SLICE_X19Y6.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y6.C2       net (fanout=8)        0.946   okHI/hicore/N20
    SLICE_X16Y6.CLK      Tas                   0.433   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>31
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (2.508ns logic, 5.395ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=138)      0.828   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (-3.908ns logic, 5.137ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_6 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.526ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/block_count_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X17Y5.A4       net (fanout=13)       3.696   hi_in_6_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.468   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (2.362ns logic, 5.415ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_5 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/block_count_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.747ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X17Y5.A4       net (fanout=13)       3.696   hi_in_6_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.438   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (2.332ns logic, 5.415ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X18Y5.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.796ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.496ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X18Y5.C6       net (fanout=13)       1.536   hi_in_6_IBUF
    SLICE_X18Y5.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.960ns logic, 1.536ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y5.CLK      net (fanout=138)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.677ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X17Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.892ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.598ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X17Y3.A4       net (fanout=13)       1.620   hi_in_6_IBUF
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.978ns logic, 1.620ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_4 (SLICE_X22Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.990ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/block_size_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Clock Path Delay:     0.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/block_size_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp30.IMUX.9
    SLICE_X19Y3.A3       net (fanout=13)       1.560   hi_in_6_IBUF
    SLICE_X19Y3.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X22Y2.CE       net (fanout=3)        0.336   okHI/hicore/_n0248_inv
    SLICE_X22Y2.CLK      Tckce       (-Th)     0.108   okHI/hicore/block_size<4>
                                                       okHI/hicore/block_size_4
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.811ns logic, 1.896ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y2.CLK      net (fanout=138)      0.606   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (-1.677ns logic, 2.619ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.597ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X15Y5.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.733ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.558ns (Levels of Logic = 4)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X18Y5.B2       net (fanout=14)       3.494   hi_in_5_IBUF
    SLICE_X18Y5.B        Tilo                  0.254   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X21Y5.A6       net (fanout=18)       0.387   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X21Y5.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y5.B4       net (fanout=16)       1.234   okHI/hicore/N2
    SLICE_X15Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (2.443ns logic, 5.115ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y5.CLK      net (fanout=138)      0.835   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.908ns logic, 5.144ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X15Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.770ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X18Y5.B2       net (fanout=14)       3.494   hi_in_5_IBUF
    SLICE_X18Y5.B        Tilo                  0.254   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X21Y5.A6       net (fanout=18)       0.387   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X21Y5.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y5.C1       net (fanout=16)       1.197   okHI/hicore/N2
    SLICE_X15Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (2.443ns logic, 5.078ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y5.CLK      net (fanout=138)      0.835   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.908ns logic, 5.144ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X15Y5.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.496ns (Levels of Logic = 4)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X18Y5.B2       net (fanout=14)       3.494   hi_in_5_IBUF
    SLICE_X18Y5.B        Tilo                  0.254   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X21Y5.A6       net (fanout=18)       0.387   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X21Y5.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y5.D4       net (fanout=16)       1.172   okHI/hicore/N2
    SLICE_X15Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (2.443ns logic, 5.053ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y5.CLK      net (fanout=138)      0.835   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.908ns logic, 5.144ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X17Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.390ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.096ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X17Y3.A3       net (fanout=14)       1.118   hi_in_5_IBUF
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (0.978ns logic, 1.118ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X17Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.553ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.252ns (Levels of Logic = 2)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X17Y6.A3       net (fanout=14)       1.334   hi_in_5_IBUF
    SLICE_X17Y6.CLK      Tah         (-Th)    -0.155   okHI/hicore/N26
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.918ns logic, 1.334ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y6.CLK      net (fanout=138)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-1.677ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_7 (SLICE_X14Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.707ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.410ns (Levels of Logic = 2)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp30.IMUX.8
    SLICE_X17Y5.A3       net (fanout=14)       1.229   hi_in_5_IBUF
    SLICE_X17Y5.A        Tilo                  0.156   okHI/hicore/reset_inv
                                                       okHI/hicore/reset_inv1
    SLICE_X14Y6.CE       net (fanout=8)        0.366   okHI/hicore/reset_inv
    SLICE_X14Y6.CLK      Tckce       (-Th)     0.104   ok1<23>
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.815ns logic, 1.595ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X14Y6.CLK      net (fanout=138)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.677ns logic, 2.605ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.452ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_6 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.878ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/block_count_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X17Y5.A5       net (fanout=13)       3.344   hi_in_4_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.468   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (2.362ns logic, 5.063ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_5 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.908ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/block_count_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.395ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X17Y5.A5       net (fanout=13)       3.344   hi_in_4_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.438   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.395ns (2.332ns logic, 5.063ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_4 (SLICE_X23Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.933ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/block_count_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.370ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/block_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X17Y5.A5       net (fanout=13)       3.344   hi_in_4_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/reset_inv
                                                       okHI/hicore/reset<3>1
    SLICE_X23Y1.SR       net (fanout=8)        1.719   okHI/hicore/reset
    SLICE_X23Y1.CLK      Tsrck                 0.413   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (2.307ns logic, 5.063ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y1.CLK      net (fanout=138)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.908ns logic, 5.156ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X18Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.494ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.201ns (Levels of Logic = 2)
  Clock Path Delay:     0.932ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X18Y2.A5       net (fanout=13)       1.241   hi_in_4_IBUF
    SLICE_X18Y2.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.960ns logic, 1.241ns route)
                                                       (43.6% logic, 56.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=138)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (-1.677ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X17Y3.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.597ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.303ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X17Y3.A2       net (fanout=13)       1.325   hi_in_4_IBUF
    SLICE_X17Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.978ns logic, 1.325ns route)
                                                       (42.5% logic, 57.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X17Y6.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.602ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp30.IMUX.7
    SLICE_X17Y6.A2       net (fanout=13)       1.383   hi_in_4_IBUF
    SLICE_X17Y6.CLK      Tah         (-Th)    -0.155   okHI/hicore/N26
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.918ns logic, 1.383ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y6.CLK      net (fanout=138)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-1.677ns logic, 2.601ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.498ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.632ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.461ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        3.098   hi_in_3_IBUF
    SLICE_X15Y3.D        Tilo                  0.259   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y4.SR       net (fanout=2)        1.137   okHI/hicore/hi_in<3>_0
    SLICE_X21Y4.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.461ns (2.226ns logic, 4.235ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.710ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.383ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        3.098   hi_in_3_IBUF
    SLICE_X15Y3.DMUX     Tilo                  0.337   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y4.SR       net (fanout=1)        0.973   okHI/hicore/hi_in<3>_2
    SLICE_X20Y4.CLK      Tsrck                 0.418   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (2.312ns logic, 4.071ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.346ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        3.098   hi_in_3_IBUF
    SLICE_X15Y3.DMUX     Tilo                  0.337   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y4.SR       net (fanout=1)        0.973   okHI/hicore/hi_in<3>_2
    SLICE_X20Y4.CLK      Tsrck                 0.381   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (2.275ns logic, 4.071ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.417ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.925ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        1.448   hi_in_3_IBUF
    SLICE_X15Y3.D        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y4.SR       net (fanout=2)        0.689   okHI/hicore/hi_in<3>_0
    SLICE_X21Y4.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.788ns logic, 2.137ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.677ns logic, 2.610ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.430ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.938ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        1.448   hi_in_3_IBUF
    SLICE_X15Y3.DMUX     Tilo                  0.203   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y4.SR       net (fanout=1)        0.523   okHI/hicore/hi_in<3>_2
    SLICE_X20Y4.CLK      Tcksr       (-Th)    -0.001   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.967ns logic, 1.971ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.677ns logic, 2.610ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.431ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp30.IMUX.6
    SLICE_X15Y3.D3       net (fanout=1)        1.448   hi_in_3_IBUF
    SLICE_X15Y3.D        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X18Y3.SR       net (fanout=2)        0.552   okHI/hicore/hi_in<3>_0
    SLICE_X18Y3.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.937ns logic, 2.000ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.490ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.453ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y3.A4       net (fanout=2)        3.411   hi_in_2_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y4.DX       net (fanout=2)        1.045   okHI/hicore/state_N3
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (1.997ns logic, 4.456ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.794ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.299ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y3.A4       net (fanout=2)        3.411   hi_in_2_IBUF
    SLICE_X18Y3.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X20Y4.AX       net (fanout=1)        0.963   okHI/hicore/state_N4
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (1.925ns logic, 4.374ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.011ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y3.A4       net (fanout=2)        3.411   hi_in_2_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y4.AX       net (fanout=2)        0.674   okHI/hicore/state_N3
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (1.997ns logic, 4.085ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.173ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y3.A4       net (fanout=2)        1.719   hi_in_2_IBUF
    SLICE_X18Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.960ns logic, 1.719ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X18Y4.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.447ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.950ns (Levels of Logic = 3)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y4.C6       net (fanout=2)        1.728   hi_in_2_IBUF
    SLICE_X18Y4.C        Tilo                  0.156   okHI/hicore/state_FSM_FFd13
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X18Y4.B4       net (fanout=1)        0.106   okHI/hicore/N49
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd13
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.116ns logic, 1.834ns route)
                                                       (37.8% logic, 62.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=138)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.677ns logic, 2.605ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.035ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp30.IMUX.5
    SLICE_X18Y3.A4       net (fanout=2)        1.719   hi_in_2_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.191   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y4.AX       net (fanout=2)        0.303   okHI/hicore/state_N3
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.013ns logic, 2.022ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.677ns logic, 2.610ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.465ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.665ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.428ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y3.A3       net (fanout=2)        3.386   hi_in_1_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y4.DX       net (fanout=2)        1.045   okHI/hicore/state_N3
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (1.997ns logic, 4.431ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.819ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.274ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y3.A3       net (fanout=2)        3.386   hi_in_1_IBUF
    SLICE_X18Y3.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X20Y4.AX       net (fanout=1)        0.963   okHI/hicore/state_N4
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.274ns (1.925ns logic, 4.349ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.036ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y3.A3       net (fanout=2)        3.386   hi_in_1_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y4.AX       net (fanout=2)        0.674   okHI/hicore/state_N3
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.997ns logic, 4.060ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (-3.908ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.095ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y3.A3       net (fanout=2)        1.641   hi_in_1_IBUF
    SLICE_X18Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.960ns logic, 1.641ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y3.CLK      net (fanout=138)      0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.677ns logic, 2.608ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.449ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.957ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y3.A3       net (fanout=2)        1.641   hi_in_1_IBUF
    SLICE_X18Y3.AMUX     Tilo                  0.191   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y4.AX       net (fanout=2)        0.303   okHI/hicore/state_N3
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.013ns logic, 1.944ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=138)      0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.677ns logic, 2.610ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X18Y4.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.459ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.962ns (Levels of Logic = 3)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp30.IMUX.4
    SLICE_X18Y4.C1       net (fanout=2)        1.740   hi_in_1_IBUF
    SLICE_X18Y4.C        Tilo                  0.156   okHI/hicore/state_FSM_FFd13
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X18Y4.B4       net (fanout=1)        0.106   okHI/hicore/N49
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd13
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (1.116ns logic, 1.846ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=138)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.677ns logic, 2.605ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.843ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp28.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp31.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=138)      1.337   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (-3.908ns logic, 5.646ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp28.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp31.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=138)      1.337   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (-3.908ns logic, 5.646ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdrein0 (ILOGIC_X14Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.776ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       okHI/delays[5].iobf0/IBUF
                                                       ProtoComp28.IMUX.5
    IODELAY_X14Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<5>
    IODELAY_X14Y0.DATAOUTTioddo_IDATAIN        5.057   okHI/delays[5].iodelay_inst
                                                       okHI/delays[5].iodelay_inst
    ILOGIC_X14Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<5>
    ILOGIC_X14Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp31.D2OFFBYP_SRC.5
                                                       okHI/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.628   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y0.CLK0    net (fanout=138)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (-3.908ns logic, 5.684ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp28.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp31.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=138)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.677ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp28.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp31.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=138)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.677ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp28.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp31.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.757   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=138)      0.822   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.677ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.721ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=138)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.543ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.290ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=138)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.543ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=138)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.543ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.290ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=138)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.543ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (P9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.912ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.203ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=138)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (-4.543ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    P9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    P9.PAD               Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.293ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.203ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.499   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=138)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (-4.543ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    P9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    P9.PAD               Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.015ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.290ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (-1.143ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.907ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.290ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=138)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (-1.143ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.015ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.290ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (-1.143ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.907ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.290ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=138)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (-1.143ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (P11.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.053ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y0.CLK0    net (fanout=138)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.143ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    P11.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<5>
    P11.PAD              Tioop                 1.396   hi_inout<5>
                                                       okHI/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp30.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.087   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y0.CLK0    net (fanout=138)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.143ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout1
    P11.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<5>
    P11.PAD              Tiotp                 1.396   hi_inout<5>
                                                       okHI/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      7.524ns|            0|            0|            3|         3705|
| TS_okHI_dcm_clk0              |     20.830ns|      7.524ns|          N/A|            0|            0|         3705|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    5.465(R)|      SLOW  |   -1.395(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.490(R)|      SLOW  |   -1.473(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.498(R)|      SLOW  |   -1.717(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    6.452(R)|      SLOW  |   -0.994(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    6.597(R)|      SLOW  |   -0.890(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    6.949(R)|      SLOW  |   -1.296(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    6.695(R)|      SLOW  |   -1.111(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.629(R)|      SLOW  |         2.907(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.629(R)|      SLOW  |         2.907(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.667(R)|      SLOW  |         2.945(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.721(R)|      SLOW  |         2.999(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.721(R)|      SLOW  |         2.999(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.728(R)|      SLOW  |         3.114(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.364|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    7.524|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.584; Ideal Clock Offset To Actual Clock 0.988; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    6.695(R)|      SLOW  |   -1.111(R)|      FAST  |    6.635|    8.611|       -0.988|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.695|         -  |      -1.111|         -  |    6.635|    8.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.653; Ideal Clock Offset To Actual Clock 1.207; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    6.949(R)|      SLOW  |   -1.296(R)|      FAST  |    6.381|    8.796|       -1.207|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.949|         -  |      -1.296|         -  |    6.381|    8.796|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.707; Ideal Clock Offset To Actual Clock 0.829; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    6.597(R)|      SLOW  |   -0.890(R)|      FAST  |    6.733|    8.390|       -0.829|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.597|         -  |      -0.890|         -  |    6.733|    8.390|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.458; Ideal Clock Offset To Actual Clock 0.808; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    6.452(R)|      SLOW  |   -0.994(R)|      FAST  |    6.878|    8.494|       -0.808|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.452|         -  |      -0.994|         -  |    6.878|    8.494|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.781; Ideal Clock Offset To Actual Clock -0.107; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.498(R)|      SLOW  |   -1.717(R)|      FAST  |    8.632|    8.417|        0.107|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.498|         -  |      -1.717|         -  |    8.632|    8.417|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.017; Ideal Clock Offset To Actual Clock -0.234; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.490(R)|      SLOW  |   -1.473(R)|      FAST  |    8.640|    8.173|        0.234|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.490|         -  |      -1.473|         -  |    8.640|    8.173|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.070; Ideal Clock Offset To Actual Clock -0.285; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    5.465(R)|      SLOW  |   -1.395(R)|      FAST  |    8.665|    8.095|        0.285|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.465|         -  |      -1.395|         -  |    8.665|    8.095|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.829; Ideal Clock Offset To Actual Clock -1.487; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |    3.987|    1.114|        1.437|
hi_inout<1>       |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |    3.987|    1.114|        1.437|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<4>       |    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |    4.082|    1.019|        1.531|
hi_inout<5>       |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |    4.025|    1.076|        1.475|
hi_inout<6>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<7>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<8>       |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |    4.025|    1.076|        1.475|
hi_inout<9>       |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<10>      |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<11>      |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<12>      |    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |    4.082|    1.019|        1.531|
hi_inout<13>      |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |    4.087|    1.014|        1.536|
hi_inout<14>      |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<15>      |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.843|         -  |      -1.014|         -  |    3.987|    1.014|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.728|      SLOW  |        3.114|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.092 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.629|      SLOW  |        2.907|      FAST  |         0.000|
hi_inout<1>                                    |        6.629|      SLOW  |        2.907|      FAST  |         0.000|
hi_inout<2>                                    |        6.679|      SLOW  |        2.957|      FAST  |         0.050|
hi_inout<3>                                    |        6.718|      SLOW  |        2.996|      FAST  |         0.089|
hi_inout<4>                                    |        6.718|      SLOW  |        2.996|      FAST  |         0.089|
hi_inout<5>                                    |        6.667|      SLOW  |        2.945|      FAST  |         0.038|
hi_inout<6>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.047|
hi_inout<7>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.047|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.039|
hi_inout<9>                                    |        6.675|      SLOW  |        2.953|      FAST  |         0.046|
hi_inout<10>                                   |        6.675|      SLOW  |        2.953|      FAST  |         0.046|
hi_inout<11>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.089|
hi_inout<12>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.089|
hi_inout<13>                                   |        6.721|      SLOW  |        2.999|      FAST  |         0.092|
hi_inout<14>                                   |        6.721|      SLOW  |        2.999|      FAST  |         0.092|
hi_inout<15>                                   |        6.677|      SLOW  |        2.955|      FAST  |         0.048|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 537  Score: 457607  (Setup/Max: 457607, Hold: 0)

Constraints cover 101275 paths, 0 nets, and 13241 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   6.949ns
   Minimum output required time after clock:   6.728ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 11 16:09:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



