#ifndef __DRV_SLM328Y_GPIO_INDEX_H__
#define __DRV_SLM328Y_GPIO_INDEX_H__
    DRV_EC618_PAD_D1,       /**< P1 = GPIO_17_UART1_CTS */
    DRV_EC618_PAD_M12,      /**< P16 = GPIO_8_SPI_CS */
    DRV_EC618_PAD_L12,      /**< P17 = GPIO_11_SPI_CLK */
    DRV_EC618_PAD_L11,      /**< P18 = GPIO_10_SPI_MISO */
    DRV_EC618_PAD_K11,      /**< P19 = GPIO_9_SPI_MOSI */
    DRV_EC618_PAD_F9,       /**< P23 = GPIO_29_KCOL0 */
    DRV_EC618_PAD_F8,       /**< P24 = GPIO_30_KCOL1 */
    DRV_EC618_PAD_D9,       /**< P25 = GPIO_31_KCOL2 */
    DRV_EC618_PAD_A3,       /**< P26 = GPIO_1_KROW3 */
    DRV_EC618_PAD_J10,      /**< P27 = GPIO_0_USB_BOOT_KROW4 */
    DRV_EC618_PAD_D4,       /**< P28 = GPIO_13_I2C0_SCL */
    DRV_EC618_PAD_C2,       /**< P29 = GPIO_12_I2C0_SDA */
    DRV_EC618_PAD_F7,       /**< P45 = GPIO_33_PWM0 */
    DRV_EC618_PAD_E9,       /**< P46 = GPIO_32_PWM1 */
    DRV_EC618_PAD_J9,       /**< P55 = GPIO_3_CAM_MCLK */
    DRV_EC618_PAD_H9,       /**< P63 = GPIO_7_UART2_TXD */
    DRV_EC618_PAD_H8,       /**< P64 = GPIO_6_UART2_RXD */
    DRV_EC618_PAD_G4,       /**< P80 = GPIO_26_STATUS */
    DRV_EC618_PAD_H4,       /**< P85 = GPIO_28_NET_STATUS */
    DRV_EC618_PAD_G8,       /**< P86 = GPIO_5_I2C1_SCL */
    DRV_EC618_PAD_G7,       /**< P87 = GPIO_4_I2C1_SDA */
    DRV_EC618_PAD_C1,       /**< P90 = GPIO_16_UART1_RTS */
#endif