$date
	Sun Aug 09 12:49:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led8 $end
$var wire 1 " led7 $end
$var wire 1 # led6 $end
$var wire 1 $ led5 $end
$var wire 1 % led4 $end
$var wire 1 & led3 $end
$var wire 1 ' led2 $end
$var wire 1 ( led1 $end
$var reg 1 ) F1 $end
$var reg 1 * F2 $end
$var reg 1 + F3 $end
$var reg 1 , a1 $end
$var reg 1 - a2 $end
$var reg 1 . a3 $end
$var reg 1 / d1 $end
$var reg 1 0 d2 $end
$var reg 1 1 d3 $end
$var reg 1 2 d4 $end
$var reg 1 3 q1 $end
$var reg 1 4 q2 $end
$var reg 1 5 q3 $end
$var reg 1 6 q4 $end
$var reg 1 7 s1 $end
$var reg 1 8 s2 $end
$var reg 1 9 s3 $end
$var reg 1 : t1 $end
$var reg 1 ; t2 $end
$var reg 1 < t3 $end
$var reg 1 = t4 $end
$scope module G1 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 ( Y $end
$var wire 1 > u1 $end
$var wire 1 ? u2 $end
$var wire 1 @ u3 $end
$var wire 1 A u4 $end
$var wire 1 B u5 $end
$var wire 1 C u6 $end
$upscope $end
$scope module G2 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 ' Y1 $end
$upscope $end
$scope module G3 $end
$var wire 1 : A $end
$var wire 1 ; B $end
$var wire 1 < C $end
$var wire 1 = D $end
$var wire 1 & Y $end
$upscope $end
$scope module G4 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 6 D $end
$var wire 1 % Y $end
$var wire 1 D w1 $end
$var wire 1 E w2 $end
$var wire 1 F w3 $end
$var wire 1 G w4 $end
$var wire 1 H w5 $end
$upscope $end
$scope module G5 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 6 D $end
$var wire 1 $ Y1 $end
$var wire 1 I r1 $end
$var wire 1 J r2 $end
$var wire 1 K r3 $end
$var wire 1 L r4 $end
$var wire 1 M r5 $end
$var wire 1 N r6 $end
$var wire 1 O r7 $end
$upscope $end
$scope module G6 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 # Y $end
$upscope $end
$scope module G7 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 2 D $end
$var wire 1 " Y $end
$upscope $end
$scope module G8 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
0C
0B
1A
1@
1?
1>
x=
x<
x;
x:
09
08
07
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
1(
1'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0A
0@
19
#2
1(
1A
1@
0?
0'
09
18
#3
0(
0A
0@
19
#4
1(
1C
1@
1?
1'
0>
09
08
17
#5
0@
1B
19
#6
0(
0C
1@
0B
0?
0'
09
18
#7
1(
0@
1B
19
#8
1&
0=
0<
0;
0:
#9
0&
1=
#10
0=
1<
#11
1&
1=
#12
0&
0=
0<
1;
#13
1&
1=
#14
0=
1<
#15
0&
1=
#16
0=
0<
0;
1:
#17
1&
1=
#18
0=
1<
#19
0&
1=
#20
1&
0=
0<
1;
#21
0&
1=
#22
0=
1<
#23
1&
1=
#24
1$
1L
0%
1E
1K
1D
1J
0G
1I
0F
0H
0M
0N
0O
06
05
04
03
#25
0$
0L
0E
0K
16
#26
1E
1K
0D
0J
06
15
#27
0E
0K
16
#28
1E
1K
1D
1J
0I
06
05
14
#29
1%
0E
1G
0K
16
#30
0%
1E
0G
1K
0D
0J
06
15
#31
1%
0E
1G
0K
16
#32
1$
1F
1M
1%
1L
1N
1E
1K
1D
1J
0G
1I
06
05
04
13
#33
0%
0F
0L
0E
0K
16
#34
1O
1%
0M
1E
1K
0D
1H
0J
06
15
#35
0O
0E
0K
16
#36
1F
1%
1M
0N
1E
1K
1D
0H
1J
0I
06
05
14
#37
0F
0E
1G
0K
16
#38
1O
0M
1E
0G
1K
0D
1H
0J
06
15
#39
0$
0O
0E
1G
0K
16
#40
1#
0+
0*
0)
#41
1+
#42
0#
0+
1*
#43
1#
1+
#44
0+
0*
1)
#45
1+
#46
0#
0+
1*
#47
1#
0"
1+
02
01
00
0/
#48
12
#49
02
11
#50
12
#51
1"
02
01
10
#52
12
#53
02
11
#54
12
#55
0"
02
01
00
1/
#56
1"
12
#57
0"
02
11
#58
1"
12
#59
02
01
10
#60
12
#61
02
11
#62
12
#63
1!
0.
0-
0,
#64
0!
1.
#65
1!
0.
1-
#66
0!
1.
#67
0.
0-
1,
#68
1.
#69
1!
0.
1-
#70
1.
#71
