<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_608a12b4</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_608a12b4')">rsnoc_z_H_R_G_T2_U_U_608a12b4</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.95</td>
<td class="s8 cl rt"><a href="mod1424.html#Line" > 88.71</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Toggle" > 50.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1424.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1424.html#inst_tag_87753"  onclick="showContent('inst_tag_87753')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 67.95</td>
<td class="s8 cl rt"><a href="mod1424.html#Line" > 88.71</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Toggle" > 50.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1424.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<hr>
<a name="inst_tag_87753"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87753" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.95</td>
<td class="s8 cl rt"><a href="mod1424.html#Line" > 88.71</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1424.html#Toggle" > 50.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1424.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.07</td>
<td class="s8 cl rt"> 86.62</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 55.40</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 79.70</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2887.html#inst_tag_263749" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1528.html#inst_tag_110748" id="tag_urg_inst_110748">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13507" id="tag_urg_inst_13507">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_33434" id="tag_urg_inst_33434">If</a></td>
<td class="s5 cl rt"> 55.23</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 41.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod442.html#inst_tag_32073" id="tag_urg_inst_32073">Ifpa</a></td>
<td class="s6 cl rt"> 62.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2527.html#inst_tag_232664" id="tag_urg_inst_232664">Io</a></td>
<td class="s5 cl rt"> 50.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod610.html#inst_tag_34221" id="tag_urg_inst_34221">Ip</a></td>
<td class="s6 cl rt"> 63.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1635_0.html#inst_tag_131533" id="tag_urg_inst_131533">Irspp</a></td>
<td class="s5 cl rt"> 53.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod477.html#inst_tag_32262" id="tag_urg_inst_32262">It</a></td>
<td class="s6 cl rt"> 62.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1758.html#inst_tag_150626" id="tag_urg_inst_150626">uci8929b15012</a></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_70750" id="tag_urg_inst_70750">upc</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_78042" id="tag_urg_inst_78042">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1390.html#inst_tag_87326" id="tag_urg_inst_87326">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_3.html#inst_tag_240559" id="tag_urg_inst_240559">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_1.html#inst_tag_178752" id="tag_urg_inst_178752">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1153.html#inst_tag_78074" id="tag_urg_inst_78074">uu922e3a49</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod541.html#inst_tag_33100" id="tag_urg_inst_33100">uua42ce297cd</a></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1424.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>55</td><td>88.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232501</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232506</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>232512</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232520</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232525</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232548</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232552</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>232577</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232666</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>232744</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232755</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232944</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232949</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>233057</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
232500                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232501     1/1          		if ( ! Sys_Clk_RstN )
232502     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
232503     1/1          		else if ( u_d27a )
232504     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
232505                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232506     1/1          		if ( ! Sys_Clk_RstN )
232507     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
232508     1/1          		else if ( u_d27a )
232509     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
232510                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
232511                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
232512     1/1          		case ( uu_cc5c_caseSel )
232513     1/1          			2'b01   : u_cc5c = 4'b0000 ;
232514     1/1          			2'b10   : u_cc5c = 4'b0100 ;
232515     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
232516     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
232517                  		endcase
232518                  	end
232519                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232520     1/1          		if ( ! Sys_Clk_RstN )
232521     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
232522     1/1          		else if ( u_d27a )
232523     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
232524                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232525     1/1          		if ( ! Sys_Clk_RstN )
232526     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
232527     1/1          		else if ( u_d27a )
232528     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
232529                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
232530                  		.Clk( Sys_Clk )
232531                  	,	.Clk_ClkS( Sys_Clk_ClkS )
232532                  	,	.Clk_En( Sys_Clk_En )
232533                  	,	.Clk_EnS( Sys_Clk_EnS )
232534                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
232535                  	,	.Clk_RstN( Sys_Clk_RstN )
232536                  	,	.Clk_Tm( Sys_Clk_Tm )
232537                  	,	.O( u_bb4d )
232538                  	,	.Reset( NextRsp1 )
232539                  	,	.Set( CxtEn &amp; CxtId )
232540                  	);
232541                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232542     1/1          		if ( ! Sys_Clk_RstN )
232543     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
232544     1/1          		else if ( u_d27a )
232545     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
232546                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
232547                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232548     1/1          		if ( ! Sys_Clk_RstN )
232549     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
232550     1/1          		else if ( u_d27a )
232551     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
232552     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
232553     1/1          			1'b1    : u_1002 = Cxt_0 ;
232554     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
232555                  		endcase
232556                  	end
232557                  	rsnoc_z_H_R_U_B_B_A274 Ib(
232558                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
232559                  	);
232560                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
232561                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
232562                  	);
232563                  	assign uRsp_Status_caseSel =
232564                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
232565                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
232566                  					&amp;	Rsp2_Status == 2'b01
232567                  				&amp;
232568                  				Rsp_Last
232569                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
232570                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
232571                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
232572                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
232573                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
232574                  		}
232575                  		;
232576                  	always @( uRsp_Status_caseSel ) begin
232577     1/1          		case ( uRsp_Status_caseSel )
232578     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
232579     1/1          			5'b00010 : Rsp_Status = 2'b01 ;
232580     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
232581     1/1          			5'b01000 : Rsp_Status = 2'b01 ;
232582     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
232583     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
232584                  		endcase
232585                  	end
232586                  	rsnoc_z_H_R_G_T2_P_U_cf2298fc Ip(
232587                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
232588                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
232589                  	,	.Cxt_Echo( CxtPkt_Echo )
232590                  	,	.Cxt_Head( CxtPkt_Head )
232591                  	,	.Cxt_Len1( CxtPkt_Len1 )
232592                  	,	.Cxt_OpcT( CxtPkt_OpcT )
232593                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
232594                  	,	.CxtUsed( CxtUsed )
232595                  	,	.Rx_CxtId( 1'b1 )
232596                  	,	.Rx_Head( RxPkt_Head )
232597                  	,	.Rx_Last( RxPkt_Last )
232598                  	,	.Rx_Opc( RxPkt_Opc )
232599                  	,	.Rx_Pld( RxPkt_Pld )
232600                  	,	.Rx_Rdy( RxPkt_Rdy )
232601                  	,	.Rx_Status( RxPkt_Status )
232602                  	,	.Rx_Vld( RxPkt_Vld )
232603                  	,	.Sys_Clk( Sys_Clk )
232604                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232605                  	,	.Sys_Clk_En( Sys_Clk_En )
232606                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232607                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232608                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232609                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232610                  	,	.Sys_Pwr_Idle( )
232611                  	,	.Sys_Pwr_WakeUp( )
232612                  	,	.Tx_Data( TxPkt_Data )
232613                  	,	.Tx_Head( TxPkt_Head )
232614                  	,	.Tx_Rdy( TxPkt_Rdy )
232615                  	,	.Tx_Tail( TxPkt_Tail )
232616                  	,	.Tx_Vld( TxPkt_Vld )
232617                  	,	.TxCxtId( TxPktCxtId )
232618                  	,	.TxLast( TxPktLast )
232619                  	);
232620                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
232621                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
232622                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
232623                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
232624                  		.CxtUsed( CxtUsed )
232625                  	,	.FreeCxt( CtxFreeId )
232626                  	,	.FreeVld( CxtFreeVld )
232627                  	,	.NewCxt( CxtId )
232628                  	,	.NewRdy( CxtRdy )
232629                  	,	.NewVld( CxtEn )
232630                  	,	.Sys_Clk( Sys_Clk )
232631                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232632                  	,	.Sys_Clk_En( Sys_Clk_En )
232633                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232634                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232635                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232636                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232637                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
232638                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
232639                  	);
232640                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
232641                  	rsnoc_z_H_R_G_T2_O_U_403bc4fd Io(
232642                  		.Cxt_0( Cxt_0 )
232643                  	,	.CxtUsed( CxtUsed )
232644                  	,	.Rdy( OrdRdy )
232645                  	,	.Req_AddLd0( Req1_AddLd0 )
232646                  	,	.Req_AddMdL( Req1_AddMdL )
232647                  	,	.Req_Len1( Req1_Len1 )
232648                  	,	.Req_OpcT( Req1_OpcT )
232649                  	,	.Req_RouteId( Req1_RouteId )
232650                  	,	.Req_Strm( 1'b0 )
232651                  	,	.ReqRdy( TrnRdy )
232652                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
232653                  	,	.Sys_Clk( Sys_Clk )
232654                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232655                  	,	.Sys_Clk_En( Sys_Clk_En )
232656                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232657                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232658                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232659                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232660                  	,	.Sys_Pwr_Idle( )
232661                  	,	.Sys_Pwr_WakeUp( )
232662                  	);
232663                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
232664                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
232665                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232666     1/1          		if ( ! Sys_Clk_RstN )
232667     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
232668     1/1          		else if ( NextTrn )
232669     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
232670                  	rsnoc_z_H_R_G_T2_T_U_cf2298fc It(
232671                  		.AddrBase( IdInfo_0_AddrBase )
232672                  	,	.Cmd_Echo( Req1_Echo )
232673                  	,	.Cmd_KeyId( Req1_KeyId )
232674                  	,	.Cmd_Len1( Req1_Len1 )
232675                  	,	.Cmd_Lock( Req1_Lock )
232676                  	,	.Cmd_OpcT( Req1_OpcT )
232677                  	,	.Cmd_RawAddr( Req1_RawAddr )
232678                  	,	.Cmd_RouteId( Req1_RouteId )
232679                  	,	.Cmd_Status( Req1_Status )
232680                  	,	.Cmd_User( Req1_User )
232681                  	,	.HitId( Translation_0_Id )
232682                  	,	.Pld_Data( Pld_Data )
232683                  	,	.Pld_Last( Pld_Last )
232684                  	,	.Rdy( TrnRdy )
232685                  	,	.Rx_Data( RxErr_Data )
232686                  	,	.Rx_Head( RxErr_Head )
232687                  	,	.Rx_Rdy( RxErr_Rdy )
232688                  	,	.Rx_Tail( RxErr_Tail )
232689                  	,	.Rx_Vld( RxErr_Vld )
232690                  	,	.Sys_Clk( Sys_Clk )
232691                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232692                  	,	.Sys_Clk_En( Sys_Clk_En )
232693                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232694                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232695                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232696                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232697                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
232698                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
232699                  	,	.Vld( TrnVld )
232700                  	);
232701                  	assign Req1_Addr = Req1_RawAddr;
232702                  	assign PipeIn_Addr = Req1_Addr;
232703                  	assign u_cb9b_0 = PipeIn_Addr;
232704                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
232705                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
232706                  	assign u_c4ee = Req1_Len1 [6:2];
232707                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
232708                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
232709                  	assign PipeIn_BurstType = Req1_BurstType;
232710                  	assign u_cb9b_1 = PipeIn_BurstType;
232711                  	assign u_cb9b_11 = PipeIn_Opc;
232712                  	assign PipeIn_Urg = Req1_Urg;
232713                  	assign u_cb9b_17 = PipeIn_Urg;
232714                  	assign PipeIn_User = Req1_User;
232715                  	assign u_cb9b_19 = PipeIn_User;
232716                  	assign PipeIn_Data = Pld_Data;
232717                  	assign u_cb9b_2 = PipeIn_Data;
232718                  	assign Req1_Fail = Req1_Status == 2'b11;
232719                  	assign PipeIn_Fail = Req1_Fail;
232720                  	assign u_cb9b_4 = PipeIn_Fail;
232721                  	assign PipeIn_Head = ReqHead;
232722                  	assign u_cb9b_6 = PipeIn_Head;
232723                  	assign PipeIn_Last = Pld_Last;
232724                  	assign u_cb9b_7 = PipeIn_Last;
232725                  	assign PipeIn_Len1 = Req1_Len1;
232726                  	assign u_cb9b_8 = PipeIn_Len1;
232727                  	assign PipeIn_Lock = Req1_Lock;
232728                  	assign u_cb9b_9 = PipeIn_Lock;
232729                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
232730                  	assign PostRdy = GenLcl_Req_Rdy;
232731                  	assign PipeOut_Urg = u_d4d9_17;
232732                  	assign PipeOut_Head = u_d4d9_6;
232733                  	assign PipeOutHead = PipeOut_Head;
232734                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
232735                  	assign uReq1_Opc_caseSel =
232736                  		{		Req1_OpcT == 4'b0110
232737                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
232738                  			,	Req1_OpcT == 4'b0011
232739                  			,	Req1_OpcT == 4'b0010
232740                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
232741                  		}
232742                  		;
232743                  	always @( uReq1_Opc_caseSel ) begin
232744     1/1          		case ( uReq1_Opc_caseSel )
232745     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
232746     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
232747     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
232748     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
232749     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
232750     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
232751                  		endcase
232752                  	end
232753                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
232754                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
232755     1/1          		case ( uPipeIn_Opc_caseSel )
232756     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
232757     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
232758     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
232759     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
232760     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
232761                  		endcase
232762                  	end
232763                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
232764                  		.Rx_0( u_cb9b_0 )
232765                  	,	.Rx_1( u_cb9b_1 )
232766                  	,	.Rx_11( u_cb9b_11 )
232767                  	,	.Rx_14( 1'b0 )
232768                  	,	.Rx_15( 1'b0 )
232769                  	,	.Rx_17( u_cb9b_17 )
232770                  	,	.Rx_19( u_cb9b_19 )
232771                  	,	.Rx_2( u_cb9b_2 )
232772                  	,	.Rx_4( u_cb9b_4 )
232773                  	,	.Rx_6( u_cb9b_6 )
232774                  	,	.Rx_7( u_cb9b_7 )
232775                  	,	.Rx_8( u_cb9b_8 )
232776                  	,	.Rx_9( u_cb9b_9 )
232777                  	,	.RxRdy( ReqRdy )
232778                  	,	.RxVld( ReqVld )
232779                  	,	.Sys_Clk( Sys_Clk )
232780                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232781                  	,	.Sys_Clk_En( Sys_Clk_En )
232782                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232783                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232784                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232785                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232786                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
232787                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
232788                  	,	.Tx_0( u_d4d9_0 )
232789                  	,	.Tx_1( u_d4d9_1 )
232790                  	,	.Tx_11( u_d4d9_11 )
232791                  	,	.Tx_14( u_d4d9_14 )
232792                  	,	.Tx_15( u_d4d9_15 )
232793                  	,	.Tx_17( u_d4d9_17 )
232794                  	,	.Tx_19( u_d4d9_19 )
232795                  	,	.Tx_2( u_d4d9_2 )
232796                  	,	.Tx_4( u_d4d9_4 )
232797                  	,	.Tx_6( u_d4d9_6 )
232798                  	,	.Tx_7( u_d4d9_7 )
232799                  	,	.Tx_8( u_d4d9_8 )
232800                  	,	.Tx_9( u_d4d9_9 )
232801                  	,	.TxRdy( PipeOutRdy )
232802                  	,	.TxVld( PipeOutVld )
232803                  	);
232804                  	assign PipeOut_Addr = u_d4d9_0;
232805                  	assign GenLcl_Req_Addr = PipeOut_Addr;
232806                  	assign PipeOut_Data = u_d4d9_2;
232807                  	assign MyDatum = PipeOut_Data [35:0];
232808                  	assign MyData = { 2'b0 , MyDatum };
232809                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
232810                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
232811                  	);
232812                  	assign PipeOut_Fail = u_d4d9_4;
232813                  	assign NullBe = PipeOut_Fail;
232814                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
232815                  	assign GenLcl_Req_Vld = PostVld;
232816                  	assign PipeOut_Last = u_d4d9_7;
232817                  	assign GenLcl_Req_Last = PipeOut_Last;
232818                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
232819                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
232820                  	assign PipeOut_BurstType = u_d4d9_1;
232821                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
232822                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
232823                  	assign PipeOut_Len1 = u_d4d9_8;
232824                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
232825                  	assign PipeOut_Lock = u_d4d9_9;
232826                  	assign GenLcl_Req_Lock = PipeOut_Lock;
232827                  	assign PipeOut_Opc = u_d4d9_11;
232828                  	assign GenLcl_Req_Opc = PipeOut_Opc;
232829                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
232830                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
232831                  	assign PipeOut_SeqUnique = u_d4d9_15;
232832                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
232833                  	assign PipeOut_User = u_d4d9_19;
232834                  	assign GenLcl_Req_User = PipeOut_User;
232835                  	assign Rsp0_Rdy = Rsp1_Rdy;
232836                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
232837                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
232838                  		.Clk( Sys_Clk )
232839                  	,	.Clk_ClkS( Sys_Clk_ClkS )
232840                  	,	.Clk_En( Sys_Clk_En )
232841                  	,	.Clk_EnS( Sys_Clk_EnS )
232842                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
232843                  	,	.Clk_RstN( Sys_Clk_RstN )
232844                  	,	.Clk_Tm( Sys_Clk_Tm )
232845                  	,	.En( GenLcl_Req_Vld )
232846                  	,	.O( u_43f9 )
232847                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
232848                  	,	.Set( NullBe &amp; PipeOutHead )
232849                  	);
232850                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
232851                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
232852                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
232853                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
232854                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
232855                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
232856                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
232857                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
232858                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
232859                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
232860                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
232861                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
232862                  	,	.GenLcl_Req_User( GenLcl_Req_User )
232863                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
232864                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
232865                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
232866                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
232867                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
232868                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
232869                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
232870                  	,	.GenPrt_Req_Addr( u_Req_Addr )
232871                  	,	.GenPrt_Req_Be( u_Req_Be )
232872                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
232873                  	,	.GenPrt_Req_Data( u_Req_Data )
232874                  	,	.GenPrt_Req_Last( u_Req_Last )
232875                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
232876                  	,	.GenPrt_Req_Lock( u_Req_Lock )
232877                  	,	.GenPrt_Req_Opc( u_Req_Opc )
232878                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
232879                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
232880                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
232881                  	,	.GenPrt_Req_User( u_Req_User )
232882                  	,	.GenPrt_Req_Vld( u_Req_Vld )
232883                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
232884                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
232885                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
232886                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
232887                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
232888                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
232889                  	);
232890                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
232891                  		.GenLcl_Req_Addr( u_Req_Addr )
232892                  	,	.GenLcl_Req_Be( u_Req_Be )
232893                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
232894                  	,	.GenLcl_Req_Data( u_Req_Data )
232895                  	,	.GenLcl_Req_Last( u_Req_Last )
232896                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
232897                  	,	.GenLcl_Req_Lock( u_Req_Lock )
232898                  	,	.GenLcl_Req_Opc( u_Req_Opc )
232899                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
232900                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
232901                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
232902                  	,	.GenLcl_Req_User( u_Req_User )
232903                  	,	.GenLcl_Req_Vld( u_Req_Vld )
232904                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
232905                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
232906                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
232907                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
232908                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
232909                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
232910                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
232911                  	,	.GenPrt_Req_Be( Gen_Req_Be )
232912                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
232913                  	,	.GenPrt_Req_Data( Gen_Req_Data )
232914                  	,	.GenPrt_Req_Last( Gen_Req_Last )
232915                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
232916                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
232917                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
232918                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
232919                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
232920                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
232921                  	,	.GenPrt_Req_User( Gen_Req_User )
232922                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
232923                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
232924                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
232925                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
232926                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
232927                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
232928                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
232929                  	,	.Sys_Clk( Sys_Clk )
232930                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
232931                  	,	.Sys_Clk_En( Sys_Clk_En )
232932                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
232933                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
232934                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
232935                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
232936                  	,	.Sys_Pwr_Idle( u_70_Idle )
232937                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
232938                  	);
232939                  	assign IdInfo_0_Id = Translation_0_Id;
232940                  	assign IdInfo_1_Id = Req1_KeyId;
232941                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
232942                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
232943                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232944     1/1          		if ( ! Sys_Clk_RstN )
232945     1/1          			Load &lt;= #1.0 ( 2'b0 );
232946     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
232947                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
232948                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
232949     1/1          		if ( ! Sys_Clk_RstN )
232950     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
232951     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
232952                  	assign RxInt_Rdy = RxIn_Rdy;
232953                  	assign Rx_Rdy = RxInt_Rdy;
232954                  	assign WakeUp_Rx = Rx_Vld;
232955                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
232956                  	assign u_5446 = RxIn_Data [110:94];
232957                  	assign Translation_0_Aperture = u_5446 [16:5];
232958                  	assign TxBypData = TxIn_Data [37:0];
232959                  	assign TxLcl_Data =
232960                  		{			{	TxIn_Data [111]
232961                  			,	TxIn_Data [110:94]
232962                  			,	TxIn_Data [93:90]
232963                  			,	TxIn_Data [89:88]
232964                  			,	TxIn_Data [87:81]
232965                  			,	TxIn_Data [80:49]
232966                  			,	TxIn_Data [48:41]
232967                  			,	TxIn_Data [40:38]
232968                  			}
232969                  		,
232970                  		TxBypData
232971                  		};
232972                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
232973                  	assign TxLcl_Head = TxIn_Head;
232974                  	assign Tx_Head = TxLcl_Head;
232975                  	assign TxLcl_Tail = TxIn_Tail;
232976                  	assign Tx_Tail = TxLcl_Tail;
232977                  	assign TxLcl_Vld = TxIn_Vld;
232978                  	assign Tx_Vld = TxLcl_Vld;
232979                  	assign WakeUp_Other = 1'b0;
232980                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
232981                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
232982                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
232983                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
232984                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
232985                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
232986                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
232987                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
232988                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
232989                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
232990                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
232991                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
232992                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
232993                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
232994                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
232995                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
232996                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
232997                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
232998                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
232999                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
233000                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
233001                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
233002                  	assign u_3ded_Data_Last = RxIn_Data [37];
233003                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
233004                  	assign u_3ded_Data_Err = RxIn_Data [36];
233005                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
233006                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
233007                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
233008                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
233009                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
233010                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
233011                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
233012                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
233013                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
233014                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
233015                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
233016                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
233017                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
233018                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
233019                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
233020                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
233021                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
233022                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
233023                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
233024                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
233025                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
233026                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
233027                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
233028                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
233029                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
233030                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
233031                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
233032                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
233033                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
233034                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
233035                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
233036                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
233037                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
233038                  	assign u_6807_Data_Last = TxIn_Data [37];
233039                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
233040                  	assign u_6807_Data_Err = TxIn_Data [36];
233041                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
233042                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
233043                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
233044                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
233045                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
233046                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
233047                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
233048                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
233049                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
233050                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
233051                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
233052                  	assign u_5ddf = CxtUsed;
233053                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
233054                  	// synopsys translate_off
233055                  	// synthesis translate_off
233056                  	always @( posedge Sys_Clk )
233057     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
233058     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
233059     <font color = "grey">unreachable  </font>				dontStop = 0;
233060     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
233061     <font color = "grey">unreachable  </font>				if (!dontStop) begin
233062     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
233063     <font color = "grey">unreachable  </font>					$stop;
233064                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
233065                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1424.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232504
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232509
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232523
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232528
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232545
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232551
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232708
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232941
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1424.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">526</td>
<td class="rt">50.97 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">264</td>
<td class="rt">51.16 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">262</td>
<td class="rt">50.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">526</td>
<td class="rt">50.97 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">264</td>
<td class="rt">51.16 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">262</td>
<td class="rt">50.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1424.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">232708</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">232941</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232501</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232506</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">232512</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232520</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232525</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232542</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">232548</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232552</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">232577</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232666</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">232744</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">232755</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232944</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232949</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232708     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232941     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232501     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232502     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
232503     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232504     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232506     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232507     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
232508     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232509     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232512     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
232513     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
232514     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
232515     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
232516     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232520     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232521     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
232522     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232523     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232525     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232526     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
232527     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232528     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232542     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232543     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
232544     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232545     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232548     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232549     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
232550     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
232551     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232552     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
232553     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
232554     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232577     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
232578     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
232579     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
232580     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
232581     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
232582     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
232583     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232666     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232667     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
232668     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
232669     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232744     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
232745     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
232746     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
232747     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
232748     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
232749     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
232750     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232755     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
232756     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
232757     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
232758     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
232759     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
232760     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232944     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232945     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
232946     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232949     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
232950     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
232951     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_87753">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_608a12b4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
