#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 17 17:11:52 2018
# Process ID: 14480
# Current directory: S:/echo/echo/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14768 S:\echo\echo\project\echo.xpr
# Log file: S:/echo/echo/project/vivado.log
# Journal file: S:/echo/echo/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/echo/echo/project/echo.xpr
update_compile_order -fileset sources_1
open_bd_design {S:/echo/echo/src/design_1.bd}
ipx::open_ipxact_file {S:\echo\echo\ip\imu_wrapper\component.xml}
open_bd_design {S:/echo/echo/src/design_1.bd}
close_bd_design [get_bd_designs design_1]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
open_bd_design {S:/echo/echo/src/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:imu_wrapper:1.0 imu_wrapper_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins imu_wrapper_0/s00_axi]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 MPU9250_2
create_bd_port -dir I MPU9250_2_scl_i
undo
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 MPU9250_2_scl_i
undo
connect_bd_intf_net [get_bd_intf_ports MPU9250_2] [get_bd_intf_pins imu_wrapper_0/m00_iic]
save_bd_design
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {S:/echo/echo/src/design_1.bd}
