Release 6.3.03i - reportgen G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Fri Jul 01 16:20:50 2005

File: tri_level_module.dly

 The 20 worst nets by delay are:
-------------------------------
| Max Delay       | Netname   |
-------------------------------
   6.005            f1485_i_IBUFG
   5.489            reset_sequencer_1_reset_genlock_o
   4.552            Tri_Level_Channel_1_serial_interfacing_param_valid
   3.820            mosi_i_IBUF
   3.786            cs1_i_IBUF
   3.771            f1484_i_IBUFG
   3.559            mreset_i_IBUF
   3.188            f8g_genlock_regen_genlock_error_count<2>
   2.919            f4m_genlock_regen_sync_pulse_delayed
   2.914            Tri_Level_Channel_1_frame_sync_delaying_sync_delayed
   2.799            f8g_genlock_regen_lookat_sync_pulse
   2.776            Tri_Level_Channel_1_genlock_sync
   2.775            f8g_genlock_regen_sync_pulse
   2.744            sck_i_BUFGP/IBUFG
   2.715            f8g_genlock_regen_genlock_error_count<0>
   2.656            f4m_genlock_regen_genlock_error_count<2>
   2.483            Tri_Level_Channel_1_serial_interfacing_phasedelay<7>
   2.481            f8g_genlock_regen_sync_count<1>
   2.458            _n0004
   2.413            f8g_genlock_regen_genlock_error_count<1>
---------------------------------

-------------------------------------------------------------------------------
                               Net Delays
-------------------------------------------------------------------------------

CHOICE128
   CHOICE264.Y
         0.315  f4m_genlock_regen_sync_pulse_delayed.F4

CHOICE131
   CHOICE131.X
         0.453  f4m_genlock_regen_sync_pulse_delayed.F2

CHOICE137
   CHOICE137.X
         0.813  f4m_genlock_regen_sync_pulse_delayed.F1

CHOICE153
   CHOICE153.X
         0.371  f4m_genlock_regen_sync_pulse_delayed.G4

CHOICE161
   CHOICE257.Y
         0.536  f4m_genlock_regen_sync_pulse_delayed.G2

CHOICE168
   CHOICE261.Y
         0.520  f4m_genlock_regen_sync_pulse_delayed.G1

CHOICE170
   f4m_genlock_regen_sync_pulse_delayed.Y
         0.014  f4m_genlock_regen_sync_pulse_delayed.F3

CHOICE178
   CHOICE270.Y
         1.053  f8g_genlock_regen_sync_pulse_delayed.F2

CHOICE181
   CHOICE181.X
         1.178  f8g_genlock_regen_sync_pulse_delayed.F3

CHOICE187
   CHOICE283.Y
         1.383  f8g_genlock_regen_sync_pulse_delayed.F1

CHOICE203
   CHOICE203.X
         0.511  f8g_genlock_regen_sync_pulse_delayed.G1

CHOICE211
   CHOICE287.Y
         0.916  f8g_genlock_regen_sync_pulse_delayed.G2

CHOICE218
   CHOICE290.Y
         0.978  f8g_genlock_regen_sync_pulse_delayed.G4

CHOICE220
   f8g_genlock_regen_sync_pulse_delayed.Y
         0.014  f8g_genlock_regen_sync_pulse_delayed.F4

CHOICE228
   CHOICE228.X
         0.307  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.G4

CHOICE239
   CHOICE240.Y
         0.014  CHOICE240.F3

CHOICE240
   CHOICE240.X
         0.125  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.G2

CHOICE244
   CHOICE131.Y
         0.610  f4m_genlock_regen__n0055.F3

CHOICE249
   CHOICE250.Y
         0.014  CHOICE250.F3

CHOICE250
   CHOICE250.X
         0.148  f4m_genlock_regen__n0055.F2

CHOICE257
   CHOICE257.X
         0.348  f4m_genlock_regen__n0055.G4

CHOICE261
   CHOICE261.X
         0.495  f4m_genlock_regen__n0055.G2

CHOICE264
   CHOICE264.X
         0.303  f4m_genlock_regen__n0055.G3

CHOICE266
   f4m_genlock_regen__n0055.Y
         0.014  f4m_genlock_regen__n0055.F4

CHOICE270
   CHOICE270.X
         0.148  f8g_genlock_regen__n0055.F2

CHOICE275
   CHOICE276.Y
         0.014  CHOICE276.F3

CHOICE276
   CHOICE276.X
         0.313  f8g_genlock_regen__n0055.F3

CHOICE283
   CHOICE283.X
         0.462  f8g_genlock_regen__n0055.G1

CHOICE287
   CHOICE287.X
         0.667  f8g_genlock_regen__n0055.G4

CHOICE290
   CHOICE290.X
         0.511  f8g_genlock_regen__n0055.G2

CHOICE292
   f8g_genlock_regen__n0055.Y
         0.014  f8g_genlock_regen__n0055.F4

CHOICE300
   N24911.Y
         0.014  N24911.F3

CHOICE303
   CHOICE309.Y
         0.014  CHOICE309.F4

CHOICE309
   CHOICE309.X
         0.296  reset_sequencer_1_tick_160ms_count<13>.G1

CHOICE317
   CHOICE317.X
         0.701  reset_sequencer_1_tick_160ms_count<13>.G2

CHOICE324
   CHOICE324.X
         0.024  reset_sequencer_1_tick_160ms_count<13>.G4

CHOICE332
   CHOICE332.X
         0.436  N24911.F2

CHOICE339
   CHOICE339.X
         0.319  N24911.F4

CHOICE358
   CHOICE358.X
         0.307  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.G4

CHOICE367
   CHOICE367.X
         0.313  f8g_genlock_regen_N16859.F3

CHOICE374
   CHOICE374.X
         0.512  f8g_genlock_regen_N16859.F1

CHOICE382
   CHOICE382.X
         0.081  f8g_genlock_regen_N16859.G4

CHOICE389
   CHOICE389.X
         0.462  f8g_genlock_regen_N16859.G1

CHOICE397
   CHOICE397.X
         0.436  f8g_genlock_regen_N16859.F2

CHOICE404
   CHOICE404.X
         0.613  f8g_genlock_regen_N16859.G3

CHOICE414
   CHOICE414.X
         1.166  f4m_genlock_regen_N15275.F1

CHOICE421
   CHOICE421.X
         0.587  f4m_genlock_regen_N15275.F2

CHOICE429
   CHOICE429.X
         0.343  f4m_genlock_regen_N15275.G3

CHOICE436
   CHOICE436.X
         0.315  f4m_genlock_regen_N15275.G4

CHOICE444
   CHOICE444.X
         0.889  f4m_genlock_regen_N15275.F4

CHOICE451
   CHOICE451.X
         0.418  f4m_genlock_regen_N15275.G2

CHOICE461
   CHOICE469.Y
         0.643  N24924.F3
         0.016  CHOICE469.F3

CHOICE468
   CHOICE468.X
         0.894  N24924.F4
         0.363  CHOICE469.F4

CHOICE469
   CHOICE469.X
         0.407  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.F3
         0.425  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.G3
         0.407  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.F3
         0.425  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.G3
         0.513  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.F2
         0.425  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.G3
         0.407  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.F3
         0.425  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.G3
         0.416  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.F4
         0.495  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.G4
         0.549  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.F2
         0.495  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.G4
         1.081  Tri_Level_Channel_1_frame_sync_delaying__n0037.G4

CHOICE476
   CHOICE476.X
         1.109  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.F2
         0.577  N24924.F1
         0.848  N24786.F3
         1.017  N24790.F2
         1.074  N24794.F3
         0.975  N24798.F3
         0.962  N24802.F3
         1.156  N24810.F2
         1.496  Tri_Level_Channel_1_frame_sync_delaying__n0037.G2
         0.822  N24766.F2
         1.023  N24770.F3
         0.577  N24774.F1
         1.117  N24778.F2
         1.048  N24782.F4

CHOICE483
   N24924.Y
         0.668  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.F4
         0.523  N24924.F2
         0.880  N24786.F2
         0.858  N24790.F1
         1.005  N24794.F4
         0.855  N24798.F2
         0.676  N24802.F4
         0.689  N24810.F3
         1.330  Tri_Level_Channel_1_frame_sync_delaying__n0037.G1
         0.505  N24766.F1
         0.540  N24770.F2
         0.052  N24774.F3
         0.693  N24778.F3
         0.746  N24782.F3

CHOICE498
   CHOICE498.X
         0.183  CHOICE499.F2

CHOICE499
   CHOICE499.X
         0.602  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.F1
         0.618  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.G2
         0.526  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.F2
         0.615  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.G1
         0.105  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.F4
         0.627  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.G2
         0.105  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.F4
         0.627  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.G2
         0.458  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.F3
         0.629  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.G2
         0.655  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.F1
         0.668  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.G1
         0.544  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.F2
         1.007  Tri_Level_Channel_1_frame_sync_delaying__n0037.G3

GLOBAL_LOGIC1
   PWR_VCC_0.VCCOUT
         0.000  clmp2_o.O1
         0.000  clmp1_o.O1

GLOBAL_LOGIC1_0
   PWR_VCC_1.VCCOUT
         0.000  clmp4_o.O1
         0.000  clmp3_o.O1

GLOBAL_LOGIC1_1
   PWR_VCC_2.VCCOUT
         0.000  led3_o.O1

GLOBAL_LOGIC1_10
   PWR_VCC_11.VCCOUT
         0.000  tsg3_o<3>.O1
         0.000  tsg2_o<0>.O1

GLOBAL_LOGIC1_11
   PWR_VCC_12.VCCOUT
         0.000  tsg2_o<1>.O1

GLOBAL_LOGIC1_12
   PWR_VCC_13.VCCOUT
         0.000  f4m_genlock_regen_sync_delay_count<24>.BX

GLOBAL_LOGIC1_13
   PWR_VCC_14.VCCOUT
         0.000  tsg2_o<3>.O1
         0.000  tsg2_o<2>.O1

GLOBAL_LOGIC1_14
   PWR_VCC_15.VCCOUT
         0.000  Tri_Level_Channel_1_serial_interfacing_bitptr<0>.BX

GLOBAL_LOGIC1_15
   PWR_VCC_16.VCCOUT
         0.000  tsg1_o<2>.O1
         0.000  tsg1_o<1>.O1
         0.000  tsg1_o<0>.O1

GLOBAL_LOGIC1_16
   PWR_VCC_17.VCCOUT
         0.000  sck_i_BUFGP/BUFG.S

GLOBAL_LOGIC1_17
   PWR_VCC_18.VCCOUT
         0.000  tsg1_o<3>.O1

GLOBAL_LOGIC1_18
   PWR_VCC_19.VCCOUT
         0.000  reset_sequencer_1_reset_genmon_delay_count<0>.BX

GLOBAL_LOGIC1_19
   PWR_VCC_20.VCCOUT
         0.000  f8g_genlock_regen__n0040<0>.BX

GLOBAL_LOGIC1_2
   PWR_VCC_3.VCCOUT
         0.000  tsg4_o<1>.O1
         0.000  tsg4_o<0>.O1

GLOBAL_LOGIC1_20
   PWR_VCC_21.VCCOUT
         0.000  reset_sequencer_1_reset_delay_count<0>.BX

GLOBAL_LOGIC1_21
   PWR_VCC_22.VCCOUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.BX

GLOBAL_LOGIC1_22
   PWR_VCC_23.VCCOUT
         0.000  f8g_genlock_regen_sync_delay_count<24>.BX

GLOBAL_LOGIC1_23
   PWR_VCC_24.VCCOUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<0>.BX

GLOBAL_LOGIC1_24
   PWR_VCC_25.VCCOUT
         0.000  Tri_Level_Channel_1_serial_interfacing_lpf_o<2>.BY

GLOBAL_LOGIC1_25
   PWR_VCC_26.VCCOUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_sync_waiting.BY

GLOBAL_LOGIC1_26
   PWR_VCC_27.VCCOUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.BX

GLOBAL_LOGIC1_27
   PWR_VCC_28.VCCOUT
         0.000  ext33_o.O1
         0.000  ext32_o.O1

GLOBAL_LOGIC1_28
   PWR_VCC_29.VCCOUT
         0.000  res2_o.O1
         0.000  res1_o.O1

GLOBAL_LOGIC1_3
   PWR_VCC_4.VCCOUT
         0.000  tsg4_o<3>.O1
         0.000  tsg4_o<2>.O1

GLOBAL_LOGIC1_4
   PWR_VCC_5.VCCOUT
         0.000  led2_o.O1

GLOBAL_LOGIC1_5
   PWR_VCC_6.VCCOUT
         0.000  f4m_genlock_regen__n0040<0>.BX

GLOBAL_LOGIC1_6
   PWR_VCC_7.VCCOUT
         0.000  tsg3_o<0>.O1

GLOBAL_LOGIC1_7
   PWR_VCC_8.VCCOUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.BX

GLOBAL_LOGIC1_8
   PWR_VCC_9.VCCOUT
         0.000  reset_sequencer_1_reset_genmon_o.BY

GLOBAL_LOGIC1_9
   PWR_VCC_10.VCCOUT
         0.000  tsg3_o<2>.O1
         0.000  tsg3_o<1>.O1

N21969
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.Y
         0.014  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.F4

N22050
   N22050.X
         0.307  reset_sequencer_1__n0020.G4

N22107
   N22107.X
         0.307  reset_sequencer_1_reset_genlock.G4

N22164
   f4m_genlock_regen__n0059.Y
         0.014  f4m_genlock_regen__n0059.F3

N22223
   f8g_genlock_regen__n0059.Y
         0.014  f8g_genlock_regen__n0059.F3

N22282
   f4m_genlock_regen__n0029.Y
         0.014  f4m_genlock_regen__n0029.F4

N22319
   f8g_genlock_regen__n0029.Y
         0.014  f8g_genlock_regen__n0029.F3

N24766
   N24766.X
         0.014  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.F4

N24770
   N24770.X
         0.020  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.G3

N24774
   N24774.X
         0.436  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.F2

N24778
   N24778.X
         0.505  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.G1

N24782
   N24782.X
         0.556  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.F1

N24786
   N24786.X
         0.374  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.G4

N24790
   N24790.X
         0.347  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.F3

N24794
   N24794.X
         0.396  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.G4

N24798
   N24798.X
         0.014  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.F4

N24802
   N24802.X
         0.364  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.G4

N24810
   N24810.X
         0.303  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.G3

N24834
   Tri_Level_Channel_1_serial_interfacing__n0212.Y
         0.016  Tri_Level_Channel_1_serial_interfacing__n0212.F4
         0.514  Tri_Level_Channel_1_serial_interfacing__n0159.G1

N24882
   CHOICE153.Y
         0.511  f4m_genlock_regen__n0055.G1

N24886
   f8g_genlock_regen_sync_delay_count_49.Y
         0.621  f8g_genlock_regen__n0055.G3

N24890
   N24890.X
         0.303  f8g_genlock_regen_sync_pulse_delayed.G3

N24894
   f4m_genlock_regen_sync_delay_count_49.Y
         0.916  f4m_genlock_regen_sync_pulse_delayed.G3

N24899
   N24899.X
         0.125  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.G2

N24903
   f4m_genlock_regen_N15275.Y
         0.014  f4m_genlock_regen_N15275.F3

N24907
   f8g_genlock_regen_N16859.Y
         0.014  f8g_genlock_regen_N16859.F4

N24911
   N24911.X
         0.060  reset_sequencer_1_tick_160ms_count<13>.G3

N24924
   N24924.X
         0.014  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.F3

N24930
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.Y
         0.014  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.F4

N24934
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.Y
         0.014  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.F3

N24942
   N24770.Y
         0.518  N24770.F1

N24950
   N24774.Y
         0.014  N24774.F4

N24954
   N24782.Y
         0.482  N24782.F1

N24966
   N24766.Y
         0.014  N24766.F4

N24970
   N24810.Y
         0.014  N24810.F4

N24978
   N24778.Y
         0.520  N24778.F1

Tri_Level_Channel_1_clk
   Tri_Level_Channel_1_clock_selecting.O
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.CLK
         0.883  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.CLK
         0.883  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.CLK
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.CLK
         0.915  ext31_o.OTCLK1
         0.916  cs1_i.ICLK1
         0.882  Tri_Level_Channel_1_genlock_sync.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_sync_delayed.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_pulse_ok.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.CLK
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.CLK
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.CLK
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_sync_waiting.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_lpf_o<2>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_div10_11_o.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.CLK
         0.880  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.CLK
         0.881  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.CLK
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.CLK
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.CLK

Tri_Level_Channel_1_frame_sync_delaying_N12437
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.Y
         0.820  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.G4
         1.223  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.G1
         0.742  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.G3
         1.361  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.G3
         1.376  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.G3
         1.071  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.G3
         1.467  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.G2
         1.467  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.G2
         1.464  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.G2
         1.769  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.G2
         0.903  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.G2
         0.805  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.G4
         0.993  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.G1
         0.805  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.G4
         1.106  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.G4
         1.395  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.G4
         1.074  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.G4
         0.488  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.F3
         0.027  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.F3
         1.212  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.F2
         1.399  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.F1

Tri_Level_Channel_1_frame_sync_delaying_N12477
   Tri_Level_Channel_1_frame_sync_delaying__n0039.Y
         0.025  Tri_Level_Channel_1_frame_sync_delaying__n0039.F4
         1.226  Tri_Level_Channel_1_frame_sync_delaying__n0019.F1
         1.239  Tri_Level_Channel_1_frame_sync_delaying__n0019.G1

Tri_Level_Channel_1_frame_sync_delaying__n0010<11>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.Y
         0.595  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.F4

Tri_Level_Channel_1_frame_sync_delaying__n0019
   Tri_Level_Channel_1_frame_sync_delaying__n0019.X
         1.364  ext31_o.O1

Tri_Level_Channel_1_frame_sync_delaying__n0021
   Tri_Level_Channel_1_frame_sync_delaying__n0037.Y
         0.355  Tri_Level_Channel_1_frame_sync_delaying_sync_delayed.G3
         0.025  Tri_Level_Channel_1_frame_sync_delaying__n0037.F4

Tri_Level_Channel_1_frame_sync_delaying__n002186/O
   CHOICE499.Y
         0.014  CHOICE499.F4

Tri_Level_Channel_1_frame_sync_delaying__n0025
   Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.Y
         0.455  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.G4
         0.561  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.G2
         0.449  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.G4
         0.908  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.G1
         0.597  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.G2
         0.357  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.G4
         0.429  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.G3
         0.418  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.G4
         1.009  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.G4
         1.196  Tri_Level_Channel_1_frame_sync_delaying__n0019.F3
         1.214  Tri_Level_Channel_1_frame_sync_delaying__n0019.G3
         0.098  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.F4

Tri_Level_Channel_1_frame_sync_delaying__n0026<0>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.X
         0.482  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.F1

Tri_Level_Channel_1_frame_sync_delaying__n0026<1>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.Y
         0.511  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.G2

Tri_Level_Channel_1_frame_sync_delaying__n0026<2>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.X
         1.080  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0026<3>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.Y
         0.212  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0026<4>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.X
         0.540  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.G2

Tri_Level_Channel_1_frame_sync_delaying__n0026<5>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.Y
         0.787  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0026<6>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.X
         0.359  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.G3

Tri_Level_Channel_1_frame_sync_delaying__n0026<7>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.Y
         0.315  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.G4

Tri_Level_Channel_1_frame_sync_delaying__n0026<8>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<8>.X
         0.343  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.G3

Tri_Level_Channel_1_frame_sync_delaying__n0026<9>
   Tri_Level_Channel_1_frame_sync_delaying__n0026<8>.Y
         0.060  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.G3

Tri_Level_Channel_1_frame_sync_delaying__n0028
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.Y
         0.422  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.G3
         0.422  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.G3
         0.560  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.G2
         0.455  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.G3
         0.560  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.G2
         0.405  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.F4
         0.684  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.G1
         0.478  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.G2
         0.712  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.G3
         0.606  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.G1
         0.838  Tri_Level_Channel_1_frame_sync_delaying__n0019.F2
         0.605  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.F2

Tri_Level_Channel_1_frame_sync_delaying__n0029<0>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.X
         0.563  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0029<10>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<10>.X
         0.879  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0029<1>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.Y
         0.595  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0029<2>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.X
         0.511  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.G2

Tri_Level_Channel_1_frame_sync_delaying__n0029<3>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.Y
         0.587  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.G1

Tri_Level_Channel_1_frame_sync_delaying__n0029<4>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.X
         0.024  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.G4

Tri_Level_Channel_1_frame_sync_delaying__n0029<5>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.Y
         0.359  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.G3

Tri_Level_Channel_1_frame_sync_delaying__n0029<6>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.X
         0.415  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.G2

Tri_Level_Channel_1_frame_sync_delaying__n0029<7>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.Y
         0.303  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.G3

Tri_Level_Channel_1_frame_sync_delaying__n0029<8>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.X
         0.486  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.F1

Tri_Level_Channel_1_frame_sync_delaying__n0029<9>
   Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.Y
         0.308  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.F3

Tri_Level_Channel_1_frame_sync_delaying__n0036
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.X
         0.826  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.G1
         0.618  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.F4
         0.826  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.G1
         0.646  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.F4
         0.725  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.G4
         0.646  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.F4
         0.725  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.G4
         0.949  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.F1
         0.962  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.G1
         0.654  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.F4
         0.733  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.G4
         0.939  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.F1

Tri_Level_Channel_1_frame_sync_delaying__n00361_SW5_SW0/O
   N24786.Y
         0.014  N24786.F4

Tri_Level_Channel_1_frame_sync_delaying__n00361_SW6_SW0/O
   N24790.Y
         0.014  N24790.F3

Tri_Level_Channel_1_frame_sync_delaying__n00361_SW7_SW0/O
   N24794.Y
         0.524  N24794.F1

Tri_Level_Channel_1_frame_sync_delaying__n00361_SW8_SW0/O
   N24798.Y
         0.014  N24798.F4

Tri_Level_Channel_1_frame_sync_delaying__n00361_SW9_SW0/O
   N24802.Y
         0.462  N24802.F2

Tri_Level_Channel_1_frame_sync_delaying__n0037
   Tri_Level_Channel_1_frame_sync_delaying__n0037.X
         0.693  Tri_Level_Channel_1_frame_sync_delaying_pulse_ok.CE

Tri_Level_Channel_1_frame_sync_delaying__n0038
   Tri_Level_Channel_1_frame_sync_delaying__n0038.Y
         1.519  ext31_o.OCE
         1.052  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.CE
         0.985  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.CE
         1.422  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.CE
         0.985  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.CE

Tri_Level_Channel_1_frame_sync_delaying__n0039
   Tri_Level_Channel_1_frame_sync_delaying__n0039.X
         1.995  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.CE
         1.096  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.CE
         1.996  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.CE
         1.704  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.CE
         1.704  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.CE
         1.392  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.CE
         1.392  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.CE
         1.992  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.CE
         2.002  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.CE
         1.386  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.CE

Tri_Level_Channel_1_frame_sync_delaying__n0040
   Tri_Level_Channel_1_frame_sync_delaying__n0019.Y
         0.929  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.CE
         0.929  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.CE
         0.938  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.CE
         1.231  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.CE
         0.938  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.CE
         0.779  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.CE
         0.779  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.CE
         0.782  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.CE
         1.231  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.CE
         0.937  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.CE

Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.YQ
         1.756  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.G1
         0.635  CHOICE499.G1
         0.566  N24802.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<10>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.YQ
         0.578  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.G2
         1.530  CHOICE469.G1
         0.567  N24810.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.XQ
         0.869  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.F1
         0.999  CHOICE469.G3

Tri_Level_Channel_1_frame_sync_delaying_delay_count<12>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.YQ
         0.366  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.G3
         0.858  CHOICE468.F2

Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.XQ
         0.504  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.F2
         0.370  CHOICE468.F4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<14>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.YQ
         0.394  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.G4
         1.095  CHOICE468.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.XQ
         0.869  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.F1
         0.955  CHOICE468.F3

Tri_Level_Channel_1_frame_sync_delaying_delay_count<16>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.YQ
         0.368  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.G3
         0.519  CHOICE476.F2

Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.XQ
         0.578  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.F1
         0.374  CHOICE476.F3

Tri_Level_Channel_1_frame_sync_delaying_delay_count<18>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.YQ
         1.746  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.G1
         0.521  CHOICE476.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.XQ
         0.613  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.F4
         0.379  CHOICE476.F4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.XQ
         0.580  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.F1
         0.334  CHOICE499.G4
         0.550  N24798.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<20>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.YQ
         0.813  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.G2
         0.653  N24924.G3

Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.XQ
         0.554  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.F1
         0.924  N24924.G1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<22>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.YQ
         0.366  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.G3
         0.768  N24924.G2

Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.XQ
         0.360  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.F4
         0.900  N24924.G4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<2>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.YQ
         0.595  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.G2
         0.431  CHOICE499.G3
         0.534  N24794.F2

Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.XQ
         2.059  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.F1
         0.484  CHOICE499.G2
         1.273  N24790.F4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<4>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.YQ
         0.566  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.G1
         0.553  N24786.F1
         0.356  CHOICE498.F4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.XQ
         0.526  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.F2
         0.585  N24782.F2
         0.392  CHOICE498.F3

Tri_Level_Channel_1_frame_sync_delaying_delay_count<6>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.YQ
         0.416  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.G4
         0.642  N24778.F4
         0.504  CHOICE498.F1

Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.XQ
         0.882  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.F1
         0.537  N24774.F2
         0.564  CHOICE498.F2

Tri_Level_Channel_1_frame_sync_delaying_delay_count<8>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.YQ
         0.564  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.G1
         0.477  CHOICE469.G2
         0.354  N24770.F4

Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.XQ
         0.391  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.F3
         0.421  CHOICE469.G4
         1.590  N24766.F3

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_1
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_11
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_13
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_15
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_17
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_19
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_3
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_5
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_7
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.CIN

Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_9
   Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.CIN

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.XQ
         0.569  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.F1
         0.752  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.G3
         0.857  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.G2
         0.940  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.F1
         0.857  Tri_Level_Channel_1_frame_sync_delaying__n0039.G2

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.XQ
         1.087  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.G3
         0.634  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.G2
         0.466  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.G3
         0.542  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.F2
         0.466  Tri_Level_Channel_1_frame_sync_delaying__n0039.G3

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.XQ
         0.791  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.G4
         0.419  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.G4
         0.634  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.G1
         0.340  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.F4
         0.634  Tri_Level_Channel_1_frame_sync_delaying__n0039.G1

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>
   Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.XQ
         0.991  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.G1
         0.562  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.G1
         0.374  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.G4
         0.374  Tri_Level_Channel_1_frame_sync_delaying__n0039.G4

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.Y
         1.090  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.SR

Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.Y
         0.543  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.YQ
         0.562  Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.F1
         0.365  CHOICE240.F4

Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.YQ
         0.660  Tri_Level_Channel_1_frame_sync_delaying__n0029<10>.F3
         0.789  CHOICE240.F1

Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.YQ
         0.554  Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.G2
         0.386  CHOICE240.G3

Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.YQ
         0.322  Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.F4
         0.616  CHOICE240.G1

Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.YQ
         0.525  Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.G1
         1.040  CHOICE240.G2

Tri_Level_Channel_1_frame_sync_delaying_frame_count<4>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.YQ
         0.346  Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.F4
         0.340  CHOICE240.G4

Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.YQ
         0.574  Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.G2
         0.504  CHOICE228.F2

Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.YQ
         0.500  Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.F2
         0.576  CHOICE228.F1

Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.YQ
         0.401  Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.G4
         0.322  CHOICE228.F4

Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.XQ
         0.335  Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.F3
         0.348  CHOICE228.F3

Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.XQ
         0.653  Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.G3
         0.539  CHOICE240.F2

Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.X
         1.192  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.X
         0.558  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.X
         0.435  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.X
         0.562  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_1__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.X
         0.435  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_1__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.X
         0.562  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_2__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.X
         1.456  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_2__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.X
         1.121  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.X
         0.356  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.X
         0.543  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_5__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.X
         1.230  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_5__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.Y
         0.543  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.X
         0.435  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0001.Y
         0.562  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.X
         0.918  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0001.Y
         0.535  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_count_9__n0000
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.Y
         0.889  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.SR

Tri_Level_Channel_1_frame_sync_delaying_frame_count_9__n0001
   Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.Y
         0.543  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.BY

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0026<1>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0026<3>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0026<5>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0026<7>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0026<8>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0029<1>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0029<0>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0029<3>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0029<2>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0029<5>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0029<4>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0029<7>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0029<6>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.CIN

Tri_Level_Channel_1_frame_sync_delaying_frame_sync_delay__n0029<9>_cyo
   Tri_Level_Channel_1_frame_sync_delaying__n0029<8>.COUT
         0.000  Tri_Level_Channel_1_frame_sync_delaying__n0029<10>.CIN

Tri_Level_Channel_1_frame_sync_delaying_line_count<0>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.XQ
         0.350  Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.F3
         0.408  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.G3

Tri_Level_Channel_1_frame_sync_delaying_line_count<1>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.YQ
         0.374  Tri_Level_Channel_1_frame_sync_delaying__n0026<0>.G4
         0.901  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.G1

Tri_Level_Channel_1_frame_sync_delaying_line_count<2>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.YQ
         0.348  Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.F3
         0.335  N24899.F4

Tri_Level_Channel_1_frame_sync_delaying_line_count<3>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.YQ
         0.346  Tri_Level_Channel_1_frame_sync_delaying__n0026<2>.G4
         0.515  N24899.F2

Tri_Level_Channel_1_frame_sync_delaying_line_count<4>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.YQ
         0.515  Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.F1
         0.348  CHOICE358.F4

Tri_Level_Channel_1_frame_sync_delaying_line_count<5>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.YQ
         0.473  Tri_Level_Channel_1_frame_sync_delaying__n0026<4>.G2
         0.350  CHOICE358.F3

Tri_Level_Channel_1_frame_sync_delaying_line_count<6>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.YQ
         0.379  Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.F4
         0.366  N24899.F3

Tri_Level_Channel_1_frame_sync_delaying_line_count<7>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.YQ
         0.612  Tri_Level_Channel_1_frame_sync_delaying__n0026<6>.G1
         0.793  N24899.F1

Tri_Level_Channel_1_frame_sync_delaying_line_count<8>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.YQ
         0.509  Tri_Level_Channel_1_frame_sync_delaying__n0026<8>.F1
         0.539  CHOICE358.F1

Tri_Level_Channel_1_frame_sync_delaying_line_count<9>
   Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.YQ
         0.655  Tri_Level_Channel_1_frame_sync_delaying__n0026<8>.G1
         0.503  CHOICE358.F2

Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.Y
         1.187  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.X
         0.562  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_1__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.X
         1.193  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_1__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_1__n0001.Y
         0.852  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_2__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.X
         1.193  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_2__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_2__n0001.Y
         0.562  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_3__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.X
         1.203  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_3__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_3__n0001.Y
         0.547  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_4__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.X
         0.708  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_4__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_4__n0001.Y
         0.543  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_5__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.X
         1.461  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_5__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_5__n0001.Y
         0.562  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_6__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.X
         1.192  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_6__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_6__n0001.Y
         0.562  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_7__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.X
         0.434  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_7__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_7__n0001.Y
         0.559  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_8__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.X
         0.707  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_8__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_8__n0001.Y
         0.562  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.BY

Tri_Level_Channel_1_frame_sync_delaying_line_count_9__n0000
   Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.X
         0.433  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.SR

Tri_Level_Channel_1_frame_sync_delaying_line_count_9__n0001
   Tri_Level_Channel_1_frame_sync_delaying_line_count_9__n0001.Y
         0.569  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.BY

Tri_Level_Channel_1_frame_sync_delaying_pulse_ok
   Tri_Level_Channel_1_frame_sync_delaying_pulse_ok.YQ
         0.287  Tri_Level_Channel_1_frame_sync_delaying_sync_delayed.G4

Tri_Level_Channel_1_frame_sync_delaying_sync_delayed
   Tri_Level_Channel_1_frame_sync_delaying_sync_delayed.YQ
         2.914  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.F2
         2.868  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.G2
         2.100  Tri_Level_Channel_1_frame_sync_delaying_sync_waiting.CE
         2.327  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.F1
         1.804  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.F4
         2.014  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.G1
         1.898  Tri_Level_Channel_1_frame_sync_delaying__n0039.F1
         2.437  Tri_Level_Channel_1_frame_sync_delaying__n0019.F4
         2.516  Tri_Level_Channel_1_frame_sync_delaying__n0019.G4
         1.802  Tri_Level_Channel_1_frame_sync_delaying__n0038.G4

Tri_Level_Channel_1_frame_sync_delaying_sync_waiting
   Tri_Level_Channel_1_frame_sync_delaying_sync_waiting.YQ
         0.532  Tri_Level_Channel_1_frame_sync_delaying__n0039.F2
         1.325  Tri_Level_Channel_1_frame_sync_delaying__n0019.G2
         0.638  Tri_Level_Channel_1_frame_sync_delaying__n0038.G2

Tri_Level_Channel_1_genlock_sync
   Tri_Level_Channel_1_genlock_sync.XQ
         1.253  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.G2
         0.993  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.F3
         1.253  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.G2
         1.497  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.F2
         1.589  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.G2
         1.172  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.F2
         1.264  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.G2
         1.470  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.F2
         1.363  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.G3
         1.345  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.F3
         1.562  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.G2
         1.353  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.F3
         1.371  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.G3
         2.776  ext30_o.O1
         0.997  Tri_Level_Channel_1_genlock_sync.G1
         0.518  N24786.G4
         0.733  N24790.G1
         0.457  N24794.G3
         0.997  N24798.G1
         0.457  N24802.G3
         2.162  Tri_Level_Channel_1_frame_sync_delaying_pulse_ok.BY
         1.384  N24810.G4
         1.915  Tri_Level_Channel_1_frame_sync_delaying__n0037.F3
         1.014  N24766.G1
         0.753  N24770.G3
         1.085  N24774.G3
         0.499  N24778.G4
         0.733  N24782.G1

Tri_Level_Channel_1_serial_interfacing_N13342
   Tri_Level_Channel_1_serial_interfacing__n0184.Y
         0.071  Tri_Level_Channel_1_serial_interfacing__n0184.F3
         0.825  Tri_Level_Channel_1_serial_interfacing__n0198.F2
         0.917  Tri_Level_Channel_1_serial_interfacing__n0198.G2
         1.165  Tri_Level_Channel_1_serial_interfacing__n0204.F2
         1.119  Tri_Level_Channel_1_serial_interfacing__n0204.G2
         0.371  Tri_Level_Channel_1_serial_interfacing__n0192.F4
         0.573  Tri_Level_Channel_1_serial_interfacing__n0178.F1
         0.586  Tri_Level_Channel_1_serial_interfacing__n0178.G1
         0.240  Tri_Level_Channel_1_serial_interfacing__n0176.F2
         0.194  Tri_Level_Channel_1_serial_interfacing__n0176.G2
         0.408  Tri_Level_Channel_1_serial_interfacing__n0186.F4
         0.385  Tri_Level_Channel_1_serial_interfacing__n0186.G3
         0.408  Tri_Level_Channel_1_serial_interfacing__n0188.F4
         0.579  Tri_Level_Channel_1_serial_interfacing__n0188.G1
         0.847  Tri_Level_Channel_1_serial_interfacing__n0196.F2
         0.801  Tri_Level_Channel_1_serial_interfacing__n0196.G2

Tri_Level_Channel_1_serial_interfacing_N13361
   Tri_Level_Channel_1_serial_interfacing__n0168.Y
         0.377  Tri_Level_Channel_1_serial_interfacing__n0220.F4
         0.425  Tri_Level_Channel_1_serial_interfacing__n0224.F3
         0.511  Tri_Level_Channel_1_serial_interfacing__n0228.F2
         0.425  Tri_Level_Channel_1_serial_interfacing__n0168.F3
         0.987  Tri_Level_Channel_1_serial_interfacing__n0216.F3
         1.005  Tri_Level_Channel_1_serial_interfacing__n0216.G3
         0.425  Tri_Level_Channel_1_serial_interfacing__n0166.F3
         0.443  Tri_Level_Channel_1_serial_interfacing__n0166.G3
         1.235  Tri_Level_Channel_1_serial_interfacing__n0162.F1
         1.248  Tri_Level_Channel_1_serial_interfacing__n0162.G1
         0.697  Tri_Level_Channel_1_serial_interfacing__n0172.F3
         0.755  Tri_Level_Channel_1_serial_interfacing__n0172.G3
         0.560  Tri_Level_Channel_1_serial_interfacing__n0164.F1
         0.604  Tri_Level_Channel_1_serial_interfacing__n0164.G2
         0.575  Tri_Level_Channel_1_serial_interfacing__n0192.G2

Tri_Level_Channel_1_serial_interfacing_N13393
   Tri_Level_Channel_1_serial_interfacing__n0224.Y
         0.022  Tri_Level_Channel_1_serial_interfacing__n0224.F4
         0.726  Tri_Level_Channel_1_serial_interfacing__n0184.F4
         0.541  Tri_Level_Channel_1_serial_interfacing__n0168.F2
         1.327  Tri_Level_Channel_1_serial_interfacing__n0198.F4
         1.406  Tri_Level_Channel_1_serial_interfacing__n0198.G4
         0.921  Tri_Level_Channel_1_serial_interfacing__n0157.G2
         0.541  Tri_Level_Channel_1_serial_interfacing__n0166.F2
         0.633  Tri_Level_Channel_1_serial_interfacing__n0166.G2
         1.694  Tri_Level_Channel_1_serial_interfacing__n0186.G4

Tri_Level_Channel_1_serial_interfacing_N13406
   Tri_Level_Channel_1_serial_interfacing__n0228.Y
         0.024  Tri_Level_Channel_1_serial_interfacing__n0228.F3
         1.774  Tri_Level_Channel_1_serial_interfacing__n0204.F1
         1.901  Tri_Level_Channel_1_serial_interfacing__n0204.G1
         0.328  Tri_Level_Channel_1_serial_interfacing__n0159.F3
         0.656  Tri_Level_Channel_1_serial_interfacing__n0172.F4
         0.678  Tri_Level_Channel_1_serial_interfacing__n0172.G4
         0.842  Tri_Level_Channel_1_serial_interfacing__n0192.G1
         0.987  Tri_Level_Channel_1_serial_interfacing__n0186.F3
         0.987  Tri_Level_Channel_1_serial_interfacing__n0188.F3

Tri_Level_Channel_1_serial_interfacing_N13418
   Tri_Level_Channel_1_serial_interfacing__n0220.Y
         0.043  Tri_Level_Channel_1_serial_interfacing__n0220.F3
         0.558  Tri_Level_Channel_1_serial_interfacing__n0157.F1
         0.772  Tri_Level_Channel_1_serial_interfacing__n0162.F2
         0.343  Tri_Level_Channel_1_serial_interfacing__n0164.F4
         0.422  Tri_Level_Channel_1_serial_interfacing__n0164.G4
         1.099  Tri_Level_Channel_1_serial_interfacing__n0178.F2
         1.191  Tri_Level_Channel_1_serial_interfacing__n0178.G2
         1.430  Tri_Level_Channel_1_serial_interfacing__n0196.F1
         1.557  Tri_Level_Channel_1_serial_interfacing__n0196.G1

Tri_Level_Channel_1_serial_interfacing_N13430
   Tri_Level_Channel_1_serial_interfacing__n0206.Y
         0.486  Tri_Level_Channel_1_serial_interfacing__n0206.F2
         0.829  Tri_Level_Channel_1_serial_interfacing__n0230.F2
         0.921  Tri_Level_Channel_1_serial_interfacing__n0216.F2
         1.013  Tri_Level_Channel_1_serial_interfacing__n0216.G2
         1.270  Tri_Level_Channel_1_serial_interfacing__n0162.G2
         1.185  Tri_Level_Channel_1_serial_interfacing__n0192.F2
         0.927  Tri_Level_Channel_1_serial_interfacing__n0176.F1
         1.054  Tri_Level_Channel_1_serial_interfacing__n0176.G1
         0.824  Tri_Level_Channel_1_serial_interfacing__n0188.G4

Tri_Level_Channel_1_serial_interfacing_N13442
   Tri_Level_Channel_1_serial_interfacing__n0230.Y
         0.383  Tri_Level_Channel_1_serial_interfacing__n0206.F3
         0.055  Tri_Level_Channel_1_serial_interfacing__n0230.F3
         0.383  Tri_Level_Channel_1_serial_interfacing__n0157.F3
         0.401  Tri_Level_Channel_1_serial_interfacing__n0157.G3
         0.342  Tri_Level_Channel_1_serial_interfacing__n0159.F4

Tri_Level_Channel_1_serial_interfacing__n0157
   Tri_Level_Channel_1_serial_interfacing__n0157.X
         1.164  Tri_Level_Channel_1_serial_interfacing_sysclk_sel.CE

Tri_Level_Channel_1_serial_interfacing__n0159
   Tri_Level_Channel_1_serial_interfacing__n0159.X
         0.601  Tri_Level_Channel_1_serial_interfacing_lpf_msb.CE

Tri_Level_Channel_1_serial_interfacing__n0160
   Tri_Level_Channel_1_serial_interfacing__n0162.Y
         0.618  Tri_Level_Channel_1_serial_interfacing_phasedelay<23>.CE

Tri_Level_Channel_1_serial_interfacing__n0162
   Tri_Level_Channel_1_serial_interfacing__n0162.X
         0.853  Tri_Level_Channel_1_serial_interfacing_phasedelay<22>.CE

Tri_Level_Channel_1_serial_interfacing__n0164
   Tri_Level_Channel_1_serial_interfacing__n0164.X
         0.854  Tri_Level_Channel_1_serial_interfacing_phasedelay<21>.CE

Tri_Level_Channel_1_serial_interfacing__n0166
   Tri_Level_Channel_1_serial_interfacing__n0166.X
         2.237  mosi_i.ICE

Tri_Level_Channel_1_serial_interfacing__n0168
   Tri_Level_Channel_1_serial_interfacing__n0168.X
         1.196  Tri_Level_Channel_1_serial_interfacing_phasedelay<19>.CE

Tri_Level_Channel_1_serial_interfacing__n0170
   Tri_Level_Channel_1_serial_interfacing__n0172.Y
         1.562  Tri_Level_Channel_1_serial_interfacing_phasedelay<18>.CE

Tri_Level_Channel_1_serial_interfacing__n0172
   Tri_Level_Channel_1_serial_interfacing__n0172.X
         0.583  Tri_Level_Channel_1_serial_interfacing_phasedelay<17>.CE

Tri_Level_Channel_1_serial_interfacing__n0174
   Tri_Level_Channel_1_serial_interfacing__n0176.Y
         0.584  Tri_Level_Channel_1_serial_interfacing_phasedelay<16>.CE

Tri_Level_Channel_1_serial_interfacing__n0176
   Tri_Level_Channel_1_serial_interfacing__n0176.X
         1.478  Tri_Level_Channel_1_serial_interfacing_phasedelay<15>.CE

Tri_Level_Channel_1_serial_interfacing__n0178
   Tri_Level_Channel_1_serial_interfacing__n0178.X
         0.635  Tri_Level_Channel_1_serial_interfacing_phasedelay<14>.CE

Tri_Level_Channel_1_serial_interfacing__n0180
   Tri_Level_Channel_1_serial_interfacing__n0178.Y
         0.899  Tri_Level_Channel_1_serial_interfacing_phasedelay<13>.CE

Tri_Level_Channel_1_serial_interfacing__n0182
   Tri_Level_Channel_1_serial_interfacing__n0186.Y
         0.625  Tri_Level_Channel_1_serial_interfacing_phasedelay<12>.CE

Tri_Level_Channel_1_serial_interfacing__n0184
   Tri_Level_Channel_1_serial_interfacing__n0184.X
         0.998  Tri_Level_Channel_1_serial_interfacing_phasedelay<11>.CE

Tri_Level_Channel_1_serial_interfacing__n0186
   Tri_Level_Channel_1_serial_interfacing__n0186.X
         1.235  Tri_Level_Channel_1_serial_interfacing_phasedelay<10>.CE

Tri_Level_Channel_1_serial_interfacing__n0188
   Tri_Level_Channel_1_serial_interfacing__n0188.X
         0.635  Tri_Level_Channel_1_serial_interfacing_phasedelay<9>.CE

Tri_Level_Channel_1_serial_interfacing__n0190
   Tri_Level_Channel_1_serial_interfacing__n0188.Y
         1.205  Tri_Level_Channel_1_serial_interfacing_phasedelay<8>.CE

Tri_Level_Channel_1_serial_interfacing__n0192
   Tri_Level_Channel_1_serial_interfacing__n0192.X
         0.711  Tri_Level_Channel_1_serial_interfacing_phasedelay<7>.CE

Tri_Level_Channel_1_serial_interfacing__n0194
   Tri_Level_Channel_1_serial_interfacing__n0196.Y
         0.596  Tri_Level_Channel_1_serial_interfacing_phasedelay<6>.CE

Tri_Level_Channel_1_serial_interfacing__n0196
   Tri_Level_Channel_1_serial_interfacing__n0196.X
         0.605  Tri_Level_Channel_1_serial_interfacing_phasedelay<5>.CE

Tri_Level_Channel_1_serial_interfacing__n0198
   Tri_Level_Channel_1_serial_interfacing__n0198.X
         1.571  Tri_Level_Channel_1_serial_interfacing_phasedelay<4>.CE

Tri_Level_Channel_1_serial_interfacing__n0200
   Tri_Level_Channel_1_serial_interfacing__n0198.Y
         0.455  Tri_Level_Channel_1_serial_interfacing_phasedelay<3>.CE

Tri_Level_Channel_1_serial_interfacing__n0202
   Tri_Level_Channel_1_serial_interfacing__n0204.Y
         1.236  Tri_Level_Channel_1_serial_interfacing_phasedelay<2>.CE

Tri_Level_Channel_1_serial_interfacing__n0204
   Tri_Level_Channel_1_serial_interfacing__n0204.X
         1.320  Tri_Level_Channel_1_serial_interfacing_phasedelay<1>.CE

Tri_Level_Channel_1_serial_interfacing__n0206
   Tri_Level_Channel_1_serial_interfacing__n0206.X
         1.180  Tri_Level_Channel_1_serial_interfacing_phasedelay<0>.CE

Tri_Level_Channel_1_serial_interfacing__n0208
   Tri_Level_Channel_1_serial_interfacing__n0159.Y
         0.454  Tri_Level_Channel_1_serial_interfacing_sync_mode<1>.CE

Tri_Level_Channel_1_serial_interfacing__n0210
   Tri_Level_Channel_1_serial_interfacing__n0157.Y
         0.461  Tri_Level_Channel_1_serial_interfacing_sync_mode<0>.CE

Tri_Level_Channel_1_serial_interfacing__n0212
   Tri_Level_Channel_1_serial_interfacing__n0212.X
         1.217  Tri_Level_Channel_1_serial_interfacing_spl_div<9>.CE

Tri_Level_Channel_1_serial_interfacing__n0214
   Tri_Level_Channel_1_serial_interfacing__n0216.Y
         0.854  Tri_Level_Channel_1_serial_interfacing_spl_div<8>.CE

Tri_Level_Channel_1_serial_interfacing__n0216
   Tri_Level_Channel_1_serial_interfacing__n0216.X
         0.316  Tri_Level_Channel_1_serial_interfacing_spl_div<7>.CE

Tri_Level_Channel_1_serial_interfacing__n0218
   Tri_Level_Channel_1_serial_interfacing__n0164.Y
         0.900  Tri_Level_Channel_1_serial_interfacing_spl_div<6>.CE

Tri_Level_Channel_1_serial_interfacing__n0220
   Tri_Level_Channel_1_serial_interfacing__n0220.X
         0.600  Tri_Level_Channel_1_serial_interfacing_spl_div<5>.CE

Tri_Level_Channel_1_serial_interfacing__n0222
   Tri_Level_Channel_1_serial_interfacing__n0166.Y
         1.009  Tri_Level_Channel_1_serial_interfacing_spl_div<4>.CE

Tri_Level_Channel_1_serial_interfacing__n0224
   Tri_Level_Channel_1_serial_interfacing__n0224.X
         0.908  Tri_Level_Channel_1_serial_interfacing_spl_div<3>.CE

Tri_Level_Channel_1_serial_interfacing__n0226
   Tri_Level_Channel_1_serial_interfacing__n0192.Y
         1.002  Tri_Level_Channel_1_serial_interfacing_spl_div<2>.CE

Tri_Level_Channel_1_serial_interfacing__n0228
   Tri_Level_Channel_1_serial_interfacing__n0228.X
         0.933  Tri_Level_Channel_1_serial_interfacing_spl_div<1>.CE

Tri_Level_Channel_1_serial_interfacing__n0230
   Tri_Level_Channel_1_serial_interfacing__n0230.X
         1.503  Tri_Level_Channel_1_serial_interfacing_spl_div<0>.CE

Tri_Level_Channel_1_serial_interfacing_bitptr<0>
   Tri_Level_Channel_1_serial_interfacing_bitptr<0>.XQ
         0.630  Tri_Level_Channel_1_serial_interfacing__n0212.G1
         1.268  Tri_Level_Channel_1_serial_interfacing__n0184.F2
         0.670  Tri_Level_Channel_1_serial_interfacing__n0168.F1
         1.180  Tri_Level_Channel_1_serial_interfacing__n0157.F2
         0.670  Tri_Level_Channel_1_serial_interfacing__n0166.F1
         0.823  Tri_Level_Channel_1_serial_interfacing__n0162.F3
         0.841  Tri_Level_Channel_1_serial_interfacing__n0162.G3
         1.146  Tri_Level_Channel_1_serial_interfacing__n0159.F2
         0.993  Tri_Level_Channel_1_serial_interfacing__n0172.F2
         0.947  Tri_Level_Channel_1_serial_interfacing__n0172.G2
         0.607  Tri_Level_Channel_1_serial_interfacing__n0164.F2
         1.436  Tri_Level_Channel_1_serial_interfacing__n0178.F4
         1.515  Tri_Level_Channel_1_serial_interfacing__n0178.G4
         1.134  Tri_Level_Channel_1_serial_interfacing__n0176.F3
         1.192  Tri_Level_Channel_1_serial_interfacing__n0176.G3
         1.500  Tri_Level_Channel_1_serial_interfacing__n0186.F2
         1.592  Tri_Level_Channel_1_serial_interfacing__n0186.G2
         1.183  Tri_Level_Channel_1_serial_interfacing__n0188.F2
         1.275  Tri_Level_Channel_1_serial_interfacing__n0188.G2

Tri_Level_Channel_1_serial_interfacing_bitptr<1>
   Tri_Level_Channel_1_serial_interfacing_bitptr<0>.YQ
         1.383  Tri_Level_Channel_1_serial_interfacing_bitptr<0>.G2
         0.514  Tri_Level_Channel_1_serial_interfacing__n0212.F2
         0.363  Tri_Level_Channel_1_serial_interfacing__n0220.G3
         0.652  Tri_Level_Channel_1_serial_interfacing__n0206.G3
         0.363  Tri_Level_Channel_1_serial_interfacing__n0224.G3
         1.278  Tri_Level_Channel_1_serial_interfacing__n0228.G3
         0.652  Tri_Level_Channel_1_serial_interfacing__n0159.G3

Tri_Level_Channel_1_serial_interfacing_bitptr<2>
   Tri_Level_Channel_1_serial_interfacing_bitptr<2>.XQ
         0.645  Tri_Level_Channel_1_serial_interfacing_bitptr<2>.F3
         0.355  Tri_Level_Channel_1_serial_interfacing__n0212.F3
         0.581  Tri_Level_Channel_1_serial_interfacing__n0220.G2
         1.017  Tri_Level_Channel_1_serial_interfacing__n0206.G4
         0.581  Tri_Level_Channel_1_serial_interfacing__n0224.G2
         0.871  Tri_Level_Channel_1_serial_interfacing__n0228.G2
         0.881  Tri_Level_Channel_1_serial_interfacing__n0159.G2

Tri_Level_Channel_1_serial_interfacing_bitptr<3>
   Tri_Level_Channel_1_serial_interfacing_bitptr<2>.YQ
         0.352  Tri_Level_Channel_1_serial_interfacing_bitptr<2>.G4
         0.626  Tri_Level_Channel_1_serial_interfacing__n0212.G4
         0.626  Tri_Level_Channel_1_serial_interfacing__n0230.G4
         1.237  Tri_Level_Channel_1_serial_interfacing__n0184.F1
         1.211  Tri_Level_Channel_1_serial_interfacing__n0168.G3
         1.364  Tri_Level_Channel_1_serial_interfacing__n0198.F3
         1.382  Tri_Level_Channel_1_serial_interfacing__n0198.G3
         1.716  Tri_Level_Channel_1_serial_interfacing__n0204.F3
         1.774  Tri_Level_Channel_1_serial_interfacing__n0204.G3
         1.555  Tri_Level_Channel_1_serial_interfacing__n0192.F1
         1.364  Tri_Level_Channel_1_serial_interfacing__n0178.F3
         1.382  Tri_Level_Channel_1_serial_interfacing__n0178.G3
         1.040  Tri_Level_Channel_1_serial_interfacing__n0176.F4
         1.062  Tri_Level_Channel_1_serial_interfacing__n0176.G4
         1.247  Tri_Level_Channel_1_serial_interfacing__n0186.F1
         1.260  Tri_Level_Channel_1_serial_interfacing__n0186.G1
         1.536  Tri_Level_Channel_1_serial_interfacing__n0188.F1
         1.365  Tri_Level_Channel_1_serial_interfacing__n0188.G3
         1.715  Tri_Level_Channel_1_serial_interfacing__n0196.F3
         1.773  Tri_Level_Channel_1_serial_interfacing__n0196.G3

Tri_Level_Channel_1_serial_interfacing_bitptr<4>
   Tri_Level_Channel_1_serial_interfacing_bitptr<4>.XQ
         0.506  Tri_Level_Channel_1_serial_interfacing_bitptr<4>.F1
         0.812  Tri_Level_Channel_1_serial_interfacing__n0212.F1
         1.194  Tri_Level_Channel_1_serial_interfacing__n0206.F1
         0.819  Tri_Level_Channel_1_serial_interfacing__n0230.F1
         1.241  Tri_Level_Channel_1_serial_interfacing__n0184.G1
         1.630  Tri_Level_Channel_1_serial_interfacing__n0168.G4
         1.263  Tri_Level_Channel_1_serial_interfacing__n0157.F4
         1.342  Tri_Level_Channel_1_serial_interfacing__n0157.G4
         1.194  Tri_Level_Channel_1_serial_interfacing__n0159.F1
         1.019  Tri_Level_Channel_1_serial_interfacing__n0159.G4

Tri_Level_Channel_1_serial_interfacing_bitptr<5>
   Tri_Level_Channel_1_serial_interfacing_bitptr<4>.YQ
         0.435  Tri_Level_Channel_1_serial_interfacing_bitptr<4>.G4
         0.805  Tri_Level_Channel_1_serial_interfacing__n0212.G3
         0.890  Tri_Level_Channel_1_serial_interfacing__n0220.F2
         0.814  Tri_Level_Channel_1_serial_interfacing__n0230.G3
         0.881  Tri_Level_Channel_1_serial_interfacing__n0224.F2
         0.641  Tri_Level_Channel_1_serial_interfacing__n0228.F1
         1.495  Tri_Level_Channel_1_serial_interfacing__n0184.G4
         1.118  Tri_Level_Channel_1_serial_interfacing__n0168.F4
         0.641  Tri_Level_Channel_1_serial_interfacing__n0216.F1
         0.654  Tri_Level_Channel_1_serial_interfacing__n0216.G1
         1.118  Tri_Level_Channel_1_serial_interfacing__n0166.F4
         1.197  Tri_Level_Channel_1_serial_interfacing__n0166.G4
         1.037  Tri_Level_Channel_1_serial_interfacing__n0162.F4
         1.116  Tri_Level_Channel_1_serial_interfacing__n0162.G4
         1.881  Tri_Level_Channel_1_serial_interfacing__n0172.F1
         2.008  Tri_Level_Channel_1_serial_interfacing__n0172.G1
         0.434  Tri_Level_Channel_1_serial_interfacing__n0164.F3
         0.452  Tri_Level_Channel_1_serial_interfacing__n0164.G3
         1.494  Tri_Level_Channel_1_serial_interfacing__n0192.G4

Tri_Level_Channel_1_serial_interfacing_bitptr_0_1
   Tri_Level_Channel_1_serial_interfacing_bitptr_0_1.YQ
         0.573  Tri_Level_Channel_1_serial_interfacing_bitptr<0>.F1
         0.628  Tri_Level_Channel_1_serial_interfacing__n0220.F1
         0.719  Tri_Level_Channel_1_serial_interfacing__n0206.F4
         0.431  Tri_Level_Channel_1_serial_interfacing__n0230.F4
         0.628  Tri_Level_Channel_1_serial_interfacing__n0224.F1
         0.406  Tri_Level_Channel_1_serial_interfacing__n0228.F4
         1.551  Tri_Level_Channel_1_serial_interfacing__n0198.F1
         1.564  Tri_Level_Channel_1_serial_interfacing__n0198.G1
         1.340  Tri_Level_Channel_1_serial_interfacing__n0204.F4
         1.362  Tri_Level_Channel_1_serial_interfacing__n0204.G4
         1.223  Tri_Level_Channel_1_serial_interfacing__n0157.G1
         0.376  Tri_Level_Channel_1_serial_interfacing__n0216.F4
         0.455  Tri_Level_Channel_1_serial_interfacing__n0216.G4
         0.935  Tri_Level_Channel_1_serial_interfacing__n0166.G1
         1.223  Tri_Level_Channel_1_serial_interfacing__n0164.G1
         1.043  Tri_Level_Channel_1_serial_interfacing__n0192.F3
         1.061  Tri_Level_Channel_1_serial_interfacing__n0192.G3
         1.659  Tri_Level_Channel_1_serial_interfacing__n0196.F4
         1.681  Tri_Level_Channel_1_serial_interfacing__n0196.G4

Tri_Level_Channel_1_serial_interfacing_bitptr_LPM_COUNTER_1__n0000<1>_cyo
   Tri_Level_Channel_1_serial_interfacing_bitptr<0>.COUT
         0.000  Tri_Level_Channel_1_serial_interfacing_bitptr<2>.CIN

Tri_Level_Channel_1_serial_interfacing_bitptr_LPM_COUNTER_1__n0000<3>_cyo
   Tri_Level_Channel_1_serial_interfacing_bitptr<2>.COUT
         0.000  Tri_Level_Channel_1_serial_interfacing_bitptr<4>.CIN

Tri_Level_Channel_1_serial_interfacing_bitptr_N7717
   Tri_Level_Channel_1_serial_interfacing_bitptr<0>.X
         0.569  Tri_Level_Channel_1_serial_interfacing_bitptr_0_1.BY

Tri_Level_Channel_1_serial_interfacing_div10_11_o
   Tri_Level_Channel_1_serial_interfacing_div10_11_o.XQ
         1.155  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.F4
         1.170  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.G2
         1.155  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.F4
         1.177  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.G4
         1.148  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<0>.F2
         1.352  Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.F1
         1.365  Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.G1
         1.352  Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.F1
         1.365  Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.G1

Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0000
   Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.Y
         1.193  Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.SR

Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001
   Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.BY

Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.Y
         1.224  Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.SR

Tri_Level_Channel_1_serial_interfacing_lpf_msb
   Tri_Level_Channel_1_serial_interfacing_lpf_msb.YQ
         1.317  Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.BX
         1.317  Tri_Level_Channel_1_serial_interfacing_div10_11_o.BX
         1.237  Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.F1
         1.364  Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.G1

Tri_Level_Channel_1_serial_interfacing_lpf_o<2>
   Tri_Level_Channel_1_serial_interfacing_lpf_o<2>.YQ
         1.021  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.F1
         2.127  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.G4
         1.314  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.F1
         1.441  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.G1
         1.629  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.F1
         1.756  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.G1
         1.629  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.F1
         1.756  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.G1
         1.191  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0001.G4

Tri_Level_Channel_1_serial_interfacing_lpf_o<9>
   Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.XQ
         1.190  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.F4
         1.099  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.G3
         0.846  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.F4
         0.808  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.G3
         1.043  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.F1
         0.976  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.G2
         1.358  Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.F1
         1.485  Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.G1
         1.358  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.F1
         1.485  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.G1
         1.270  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0001.G4
         1.191  Tri_Level_Channel_1_frame_sync_delaying_frame_count<9>.F4

Tri_Level_Channel_1_serial_interfacing_lpf_o_0__n0000
   Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.Y
         0.548  Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.BY
         1.281  Tri_Level_Channel_1_serial_interfacing_div10_11_o.SR

Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000
   Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.X
         0.735  Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.SR
         0.636  Tri_Level_Channel_1_serial_interfacing_div10_11_o.BY

Tri_Level_Channel_1_serial_interfacing_param_valid
   cs1_i.IQ1
         1.041  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.CE
         3.083  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.CE
         1.675  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.CE
         2.033  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.CE
         3.974  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.CE
         2.643  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.CE
         2.033  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.CE
         4.273  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.CE
         2.263  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.CE
         2.969  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.CE
         2.342  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.CE
         2.057  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.CE
         2.325  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.CE
         2.056  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.CE
         4.552  Tri_Level_Channel_1_serial_interfacing_lpf_o<2>.CE
         4.012  Tri_Level_Channel_1_serial_interfacing_lpf_o<9>.CE
         4.012  Tri_Level_Channel_1_serial_interfacing_div10_11_o.CE
         2.311  Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.CE
         3.266  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.CE
         3.561  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.CE
         3.723  Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.CE
         4.317  Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.CE
         3.929  Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.CE
         4.235  Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.CE
         4.535  Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.CE
         3.617  Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.CE
         4.217  Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.CE
         4.542  Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.CE
         4.229  Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.CE
         4.536  Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.CE
         1.729  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.CE
         1.707  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.CE
         2.061  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.CE
         2.334  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.CE
         2.061  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.CE
         1.752  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.CE
         2.339  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.CE
         2.061  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.CE
         2.669  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.CE
         2.038  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.CE

Tri_Level_Channel_1_serial_interfacing_phasedelay<0>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<0>.YQ
         1.293  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.F1
         1.306  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.G1
         1.201  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<10>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<10>.YQ
         1.949  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.BX
         1.701  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.F4
         1.780  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<11>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<11>.YQ
         0.889  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.BX
         0.642  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.F4
         0.721  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<12>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<12>.YQ
         1.496  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.BX
         0.350  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.F4
         0.372  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<13>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<13>.YQ
         0.581  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.BX
         0.531  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.F1
         0.544  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay<14>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<14>.YQ
         0.612  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.BX
         0.532  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.F1
         0.659  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay<15>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<15>.YQ
         1.234  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.BX
         0.987  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.F4
         1.066  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<16>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<16>.YQ
         0.882  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.BX
         0.845  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.F2
         0.799  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.G2

Tri_Level_Channel_1_serial_interfacing_phasedelay<17>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<17>.YQ
         0.583  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.BX
         0.349  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.F4
         0.371  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<18>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<18>.YQ
         0.582  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.BX
         0.335  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.F4
         0.357  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<19>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<19>.YQ
         1.483  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.BX
         1.236  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.F4
         1.315  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<1>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<1>.YQ
         1.214  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.F2
         1.168  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.G2
         1.259  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<20>
   mosi_i.IQ1
         1.160  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.BX
         0.913  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.F4
         0.992  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<21>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<21>.YQ
         1.208  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.BX
         1.158  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.F1
         1.171  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay<22>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<22>.YQ
         0.581  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.BX
         0.531  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.F1
         0.544  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay<23>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<23>.YQ
         1.148  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.BX
         1.357  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.F1
         1.484  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay<2>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<2>.YQ
         0.830  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.F2
         0.784  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.G2
         1.339  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<3>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<3>.YQ
         1.499  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.BX
         0.955  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.F4
         1.034  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<4>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<4>.YQ
         1.197  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.F2
         1.289  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.G2
         0.933  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<5>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<5>.YQ
         1.278  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.F2
         1.370  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.G2
         1.257  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<6>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<6>.YQ
         0.709  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.F3
         0.727  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.G3
         1.336  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<7>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<7>.YQ
         2.483  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.BX
         1.361  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.F4
         1.440  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay<8>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<8>.YQ
         1.096  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.F2
         1.050  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.G2
         1.330  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay<9>
   Tri_Level_Channel_1_serial_interfacing_phasedelay<9>.YQ
         0.941  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.F3
         0.999  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.G3
         1.160  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.BX

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.XQ
         0.391  N24802.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.XQ
         1.165  N24810.G3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.XQ
         1.093  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.XQ
         0.383  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.XQ
         0.519  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.F1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.XQ
         0.931  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.G3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.XQ
         0.910  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.F3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.XQ
         1.403  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.XQ
         1.042  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.F3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.XQ
         0.901  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.G3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.XQ
         0.921  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.F3

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.XQ
         1.109  N24798.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.XQ
         1.852  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.XQ
         1.447  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.F2

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.XQ
         1.115  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.XQ
         1.024  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.F2

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.XQ
         0.383  N24794.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.XQ
         0.480  N24790.G2

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.XQ
         0.520  N24786.G2

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.XQ
         0.326  N24782.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.XQ
         0.514  N24778.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.XQ
         1.174  N24774.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.XQ
         0.635  N24770.G1

Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.XQ
         0.326  N24766.G4

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.Y
         0.620  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.X
         1.164  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<0>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.Y
         0.723  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<10>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.Y
         0.705  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.Y
         0.888  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.X
         0.535  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<12>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.Y
         1.229  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.X
         0.543  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<13>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.Y
         1.203  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.X
         0.569  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<14>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.Y
         1.203  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.X
         0.558  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<15>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.Y
         0.709  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.X
         0.569  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<16>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.Y
         1.193  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<17>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.Y
         1.201  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<18>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.Y
         0.316  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<19>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.Y
         1.247  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.X
         0.605  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<1>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.Y
         0.341  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<20>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.Y
         0.708  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<21>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.Y
         1.192  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<22>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.Y
         1.225  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<23>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.Y
         1.200  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.X
         0.569  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<2>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.Y
         0.633  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.X
         0.884  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<3>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.Y
         1.304  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.X
         0.643  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.Y
         1.355  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<5>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.Y
         0.798  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.X
         0.865  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<6>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.Y
         0.937  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.X
         1.452  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<7>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.Y
         0.307  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.X
         0.569  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<8>.BY

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0000
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.Y
         1.206  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.SR

Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001
   Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_phasedelay_o<9>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div<0>
   Tri_Level_Channel_1_serial_interfacing_spl_div<0>.YQ
         1.099  Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.F2
         1.191  Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.G2
         1.201  Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<1>
   Tri_Level_Channel_1_serial_interfacing_spl_div<1>.YQ
         0.949  Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.F3
         1.007  Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.G3
         1.191  Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<2>
   Tri_Level_Channel_1_serial_interfacing_spl_div<2>.YQ
         0.580  Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.BX
         0.500  Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.F1
         0.627  Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.G1

Tri_Level_Channel_1_serial_interfacing_spl_div<3>
   Tri_Level_Channel_1_serial_interfacing_spl_div<3>.YQ
         0.964  Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.F3
         0.982  Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.G3
         1.505  Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<4>
   Tri_Level_Channel_1_serial_interfacing_spl_div<4>.YQ
         1.241  Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.F3
         1.259  Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.G3
         1.233  Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<5>
   Tri_Level_Channel_1_serial_interfacing_spl_div<5>.YQ
         0.333  Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.F4
         0.412  Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.G4
         0.580  Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<6>
   Tri_Level_Channel_1_serial_interfacing_spl_div<6>.YQ
         1.208  Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.BX
         0.977  Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.F3
         0.995  Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.G3

Tri_Level_Channel_1_serial_interfacing_spl_div<7>
   Tri_Level_Channel_1_serial_interfacing_spl_div<7>.YQ
         1.237  Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.F4
         1.316  Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.G4
         1.186  Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<8>
   Tri_Level_Channel_1_serial_interfacing_spl_div<8>.YQ
         0.689  Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.F3
         0.707  Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.G3
         1.168  Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.BX

Tri_Level_Channel_1_serial_interfacing_spl_div<9>
   Tri_Level_Channel_1_serial_interfacing_spl_div<9>.YQ
         1.133  Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.BX
         1.053  Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.F1
         1.180  Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.G1

Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.XQ
         1.207  Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.F2
         1.299  Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.G2
         1.073  Tri_Level_Channel_1_frame_sync_delaying_line_count<0>.F3

Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.XQ
         0.927  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.F3
         0.945  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.G3
         0.394  Tri_Level_Channel_1_frame_sync_delaying_line_count_1__n0001.G4

Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.XQ
         0.637  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.F4
         0.716  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.G4
         0.931  Tri_Level_Channel_1_frame_sync_delaying_line_count_2__n0001.G1

Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.XQ
         0.931  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.F3
         1.440  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.G2
         0.931  Tri_Level_Channel_1_frame_sync_delaying_line_count_3__n0001.G3

Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.XQ
         0.998  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.F4
         1.077  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.G4
         1.181  Tri_Level_Channel_1_frame_sync_delaying_line_count_4__n0001.G1

Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.XQ
         1.863  Tri_Level_Channel_1_genlock_sync.G3
         1.350  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.F4
         1.429  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.G4
         1.429  Tri_Level_Channel_1_frame_sync_delaying_line_count_5__n0001.G4

Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.XQ
         1.066  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.F1
         1.193  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.G1
         1.484  Tri_Level_Channel_1_frame_sync_delaying_line_count_6__n0001.G1

Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.XQ
         0.666  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.F4
         1.249  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.G1
         0.466  Tri_Level_Channel_1_frame_sync_delaying_line_count_7__n0001.G2

Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.XQ
         0.489  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.F1
         0.616  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.G1
         0.401  Tri_Level_Channel_1_frame_sync_delaying_line_count_8__n0001.G4

Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>
   Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.XQ
         1.105  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.F1
         1.232  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.G1
         1.017  Tri_Level_Channel_1_frame_sync_delaying_line_count_9__n0001.G4

Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.Y
         0.705  Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.X
         0.558  Tri_Level_Channel_1_serial_interfacing_spl_div_o<0>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.Y
         1.193  Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<1>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.Y
         0.709  Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<2>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.Y
         0.707  Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<3>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.Y
         0.709  Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<4>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<5>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.Y
         1.187  Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<6>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.Y
         0.708  Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.X
         0.537  Tri_Level_Channel_1_serial_interfacing_spl_div_o<7>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.Y
         0.307  Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<8>.BY

Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0000
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.Y
         1.193  Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.SR

Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001
   Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_spl_div_o<9>.BY

Tri_Level_Channel_1_serial_interfacing_sync_mode<0>
   Tri_Level_Channel_1_serial_interfacing_sync_mode<0>.YQ
         0.581  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.BX
         0.334  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.F4
         0.413  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.G4

Tri_Level_Channel_1_serial_interfacing_sync_mode<1>
   Tri_Level_Channel_1_serial_interfacing_sync_mode<1>.YQ
         0.829  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.F2
         0.783  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.G2
         1.173  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.BX

Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.XQ
         1.453  Tri_Level_Channel_1_genlock_sync.F3

Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.XQ
         1.594  Tri_Level_Channel_1_genlock_sync.BX

Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0000
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.Y
         0.307  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.SR

Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<0>.BY

Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0000
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.Y
         1.193  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.SR

Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001
   Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.X
         0.562  Tri_Level_Channel_1_serial_interfacing_sync_mode_o<1>.BY

Tri_Level_Channel_1_serial_interfacing_sysclk_sel
   Tri_Level_Channel_1_serial_interfacing_sysclk_sel.YQ
         0.897  Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.F3
         0.955  Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.G3
         1.442  Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.BX

Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o
   Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o.XQ
         2.061  Tri_Level_Channel_1_clock_selecting.S
         1.389  Tri_Level_Channel_1_genlock_sync.G2

_n0004
   _n0004.X
         2.458  led3_o.OCE

cs1_i_IBUF
   cs1_i.I
         2.893  Tri_Level_Channel_1_serial_interfacing_bitptr<0>.SR
         2.893  Tri_Level_Channel_1_serial_interfacing_bitptr<2>.SR
         3.186  Tri_Level_Channel_1_serial_interfacing_bitptr<4>.SR
         2.678  Tri_Level_Channel_1_serial_interfacing__n0212.G2
         2.678  Tri_Level_Channel_1_serial_interfacing__n0230.G2
         1.963  Tri_Level_Channel_1_serial_interfacing__n0184.G3
         2.469  Tri_Level_Channel_1_serial_interfacing__n0168.G1
         3.786  Tri_Level_Channel_1_serial_interfacing_bitptr_0_1.SR

f1484_i_IBUFG
   f1484_i.I
         0.904  f4m_genlock_regen_sync_delay_count<24>.CLK
         0.904  f4m_genlock_regen_sync_delay_count<25>.CLK
         1.517  f4m_genlock_regen_sync_delay_count_27.CLK
         1.517  f4m_genlock_regen_sync_delay_count_29.CLK
         1.221  f4m_genlock_regen_sync_delay_count_31.CLK
         1.221  f4m_genlock_regen_sync_delay_count_33.CLK
         1.823  f4m_genlock_regen_sync_delay_count_35.CLK
         1.823  f4m_genlock_regen_sync_delay_count_37.CLK
         1.499  f4m_genlock_regen_sync_delay_count_39.CLK
         1.499  f4m_genlock_regen_sync_delay_count_41.CLK
         2.100  f4m_genlock_regen_sync_delay_count_43.CLK
         2.100  f4m_genlock_regen_sync_delay_count_45.CLK
         1.793  f4m_genlock_regen_sync_delay_count_47.CLK
         1.793  f4m_genlock_regen_sync_delay_count_49.CLK
         1.587  f4m_i.ICLK1
         0.001  Tri_Level_Channel_1_clock_selecting.I1
         2.950  f4m_genlock_regen_lookat_sync_pulse.CLK
         1.841  f4m_genlock_regen_window_end.CLK
         2.864  f4m_genlock_regen_sync_count<1>.CLK
         2.864  f4m_genlock_regen_sync_count<3>.CLK
         2.215  f4m_genlock_regen_sync_count<5>.CLK
         2.215  f4m_genlock_regen_sync_count<7>.CLK
         1.665  f4m_genlock_regen_sync_count<9>.CLK
         3.211  f4m_genlock_regen_sync_count<11>.CLK
         3.129  f4m_genlock_regen_sync_count<21>.CLK
         2.833  f4m_genlock_regen_sync_count<12>.CLK
         2.834  f4m_genlock_regen_sync_count<15>.CLK
         3.129  f4m_genlock_regen_sync_count<23>.CLK
         3.510  f4m_genlock_regen_sync_count<17>.CLK
         3.771  f4m_genlock_regen_sync_count<25>.CLK
         1.958  f4m_genlock_regen_sync_count<19>.CLK
         2.491  f4m_genlock_regen_genlock_ok_o.CLK
         1.519  f4m_genlock_regen_sync_pulse.CLK
         1.666  f4m_genlock_regen_sync_count<22>.CLK
         2.473  f4m_genlock_regen_genlock_error_count<2>.CLK
         2.833  f4m_genlock_regen_sync_count<13>.CLK
         1.841  f4m_genlock_regen_lookat_sync_pulse_delayed.CLK
         2.139  f4m_genlock_regen_no_pulse.CLK
         1.369  f4m_genlock_regen_sync_2_delayed.CLK
         1.842  f4m_genlock_regen_illegal_pulse.CLK
         1.870  f4m_genlock_regen_no_pulse_temp.CLK
         2.473  f4m_genlock_regen_genlock_error_count<0>.CLK
         1.816  f4m_genlock_regen_illegal_pulse_temp.CLK
         0.715  f4m_genlock_regen_sync_pulse_delayed.CLK

f1485_i_IBUFG
   f1485_i.I
         1.242  f8g_genlock_regen_sync_delay_count<24>.CLK
         1.242  f8g_genlock_regen_sync_delay_count<25>.CLK
         1.540  f8g_genlock_regen_sync_delay_count_27.CLK
         1.540  f8g_genlock_regen_sync_delay_count_29.CLK
         2.168  f8g_genlock_regen_sync_delay_count_31.CLK
         2.168  f8g_genlock_regen_sync_delay_count_33.CLK
         1.847  f8g_genlock_regen_sync_delay_count_35.CLK
         1.847  f8g_genlock_regen_sync_delay_count_37.CLK
         2.491  f8g_genlock_regen_sync_delay_count_39.CLK
         2.491  f8g_genlock_regen_sync_delay_count_41.CLK
         2.172  f8g_genlock_regen_sync_delay_count_43.CLK
         2.172  f8g_genlock_regen_sync_delay_count_45.CLK
         3.139  f8g_genlock_regen_sync_delay_count_47.CLK
         3.139  f8g_genlock_regen_sync_delay_count_49.CLK
         1.227  reset_sequencer_1_reset_delay_count<0>.CLK
         1.227  reset_sequencer_1_reset_delay_count<2>.CLK
         1.833  reset_sequencer_1_reset_delay_count<4>.CLK
         1.232  reset_sequencer_1_reset_genmon_delay_count<0>.CLK
         1.232  reset_sequencer_1_reset_genmon_delay_count<2>.CLK
         1.829  reset_sequencer_1_reset_genmon_delay_count<4>.CLK
         6.005  led3_o.OTCLK1
         0.670  f8g_i.ICLK1
         0.001  Tri_Level_Channel_1_clock_selecting.I0
         2.501  reset_sequencer_1_tick_160ms_count<11>.CLK
         2.511  reset_sequencer_1_tick_160ms_count<24>.CLK
         3.387  reset_sequencer_1_tick_160ms_count<21>.CLK
         2.511  reset_sequencer_1_tick_160ms_count<15>.CLK
         2.776  reset_sequencer_1_tick_160ms_count<23>.CLK
         3.128  reset_sequencer_1_tick_160ms_count<17>.CLK
         2.512  reset_sequencer_1_tick_160ms_count<19>.CLK
         2.470  f8g_genlock_regen_lookat_sync_pulse.CLK
         2.769  f8g_genlock_regen_sync_count<23>.CLK
         0.910  f8g_genlock_regen_sync_pulse.CLK
         2.166  f8g_genlock_regen_window_end.CLK
         2.470  f8g_genlock_regen_sync_count<1>.CLK
         2.470  f8g_genlock_regen_sync_count<3>.CLK
         3.065  f8g_genlock_regen_sync_count<5>.CLK
         3.060  f8g_genlock_regen_sync_count<7>.CLK
         2.768  f8g_genlock_regen_sync_count<9>.CLK
         2.850  reset_sequencer_1_tick_160ms_count<13>.CLK
         1.534  reset_sequencer_1_reset_genlock.CLK
         2.768  f8g_genlock_regen_sync_count<11>.CLK
         3.667  f8g_genlock_regen_sync_count<21>.CLK
         3.371  f8g_genlock_regen_sync_count<12>.CLK
         3.681  f8g_genlock_regen_sync_count<22>.CLK
         3.383  f8g_genlock_regen_sync_count<15>.CLK
         3.395  f8g_genlock_regen_sync_count<17>.CLK
         3.394  f8g_genlock_regen_sync_count<25>.CLK
         3.395  f8g_genlock_regen_sync_count<19>.CLK
         2.777  f8g_genlock_regen_genlock_ok_o.CLK
         2.176  reset_sequencer_1_tick_160ms_count<1>.CLK
         2.176  reset_sequencer_1_tick_160ms_count<3>.CLK
         2.215  reset_sequencer_1_tick_160ms_count<5>.CLK
         2.215  reset_sequencer_1_tick_160ms_count<7>.CLK
         2.501  reset_sequencer_1_tick_160ms_count<9>.CLK
         1.830  f8g_genlock_regen_sync_pulse_delayed.CLK
         1.535  reset_sequencer_1_reset_genlock_o.CLK
         1.835  f8g_genlock_regen_lookat_sync_pulse_delayed.CLK
         2.482  f8g_genlock_regen_illegal_pulse.CLK
         1.233  f8g_genlock_regen_sync_2_delayed.CLK
         1.833  reset_sequencer_1_reset_genmon_o.CLK
         2.473  f8g_genlock_regen_genlock_error_count<0>.CLK
         2.473  f8g_genlock_regen_no_pulse_temp.CLK
         2.165  f8g_genlock_regen_illegal_pulse_temp.CLK
         1.529  f8g_genlock_regen_genlock_error_count<2>.CLK
         2.481  f8g_genlock_regen_no_pulse.CLK
         3.683  f8g_genlock_regen_sync_count<13>.CLK

f4m_genlock_regen_N15275
   f4m_genlock_regen_N15275.X
         0.932  f4m_genlock_regen_lookat_sync_pulse.F2
         0.886  f4m_genlock_regen_lookat_sync_pulse.G2
         0.142  f4m_genlock_regen_sync_count<22>.G2
         0.278  f4m_genlock_regen_sync_count<13>.G4

f4m_genlock_regen__n0024
   f4m_genlock_regen_genlock_error_count<2>.Y
         0.463  f4m_genlock_regen_genlock_error_count<2>.F2

f4m_genlock_regen__n0028
   f4m_genlock_regen_sync_count<22>.Y
         0.430  f4m_genlock_regen_sync_count<1>.F4
         0.452  f4m_genlock_regen_sync_count<1>.G4
         0.683  f4m_genlock_regen_sync_count<3>.F4
         0.705  f4m_genlock_regen_sync_count<3>.G4
         0.419  f4m_genlock_regen_sync_count<5>.G3
         0.425  f4m_genlock_regen_sync_count<7>.F4
         0.447  f4m_genlock_regen_sync_count<7>.G4
         0.425  f4m_genlock_regen_sync_count<9>.F4
         0.447  f4m_genlock_regen_sync_count<9>.G4
         0.832  f4m_genlock_regen_sync_count<11>.F3
         0.910  f4m_genlock_regen_sync_count<11>.G2
         0.728  f4m_genlock_regen_sync_count<21>.F4
         0.816  f4m_genlock_regen_sync_count<21>.G2
         0.750  f4m_genlock_regen_sync_count<23>.G4
         1.138  f4m_genlock_regen_sync_count<17>.F4
         1.197  f4m_genlock_regen_sync_count<17>.G2
         0.896  f4m_genlock_regen_sync_count<25>.F1
         1.023  f4m_genlock_regen_sync_count<25>.G1
         0.692  f4m_genlock_regen_sync_count<19>.G4
         0.125  f4m_genlock_regen_sync_count<22>.F4

f4m_genlock_regen__n0029
   f4m_genlock_regen__n0029.X
         0.885  f4m_genlock_regen_lookat_sync_pulse.G4
         0.997  f4m_genlock_regen_sync_count<1>.F3
         1.055  f4m_genlock_regen_sync_count<1>.G3
         0.976  f4m_genlock_regen_sync_count<3>.F3
         1.094  f4m_genlock_regen_sync_count<3>.G2
         1.064  f4m_genlock_regen_sync_count<5>.G2
         1.009  f4m_genlock_regen_sync_count<7>.F3
         1.087  f4m_genlock_regen_sync_count<7>.G2
         0.879  f4m_genlock_regen_sync_count<9>.F2
         0.833  f4m_genlock_regen_sync_count<9>.G2
         1.089  f4m_genlock_regen_sync_count<11>.F4
         0.938  f4m_genlock_regen_sync_count<11>.G4
         1.264  f4m_genlock_regen_sync_count<21>.F3
         1.350  f4m_genlock_regen_sync_count<21>.G3
         1.350  f4m_genlock_regen_sync_count<23>.G3
         1.292  f4m_genlock_regen_sync_count<17>.F1
         1.419  f4m_genlock_regen_sync_count<17>.G1
         1.282  f4m_genlock_regen_sync_count<25>.F4
         1.353  f4m_genlock_regen_sync_count<25>.G3
         1.079  f4m_genlock_regen_sync_count<19>.G2
         0.880  f4m_genlock_regen_sync_count<22>.F2
         1.059  f4m_genlock_regen_sync_count<13>.G3

f4m_genlock_regen__n0039
   f4m_genlock_regen_sync_count<13>.Y
         0.346  f4m_genlock_regen_sync_count<5>.F4
         0.063  f4m_genlock_regen_sync_count<12>.G4
         0.341  f4m_genlock_regen_sync_count<15>.F4
         0.363  f4m_genlock_regen_sync_count<15>.G4
         0.327  f4m_genlock_regen_sync_count<19>.F4
         0.041  f4m_genlock_regen_sync_count<13>.F4

f4m_genlock_regen__n0040<0>
   f4m_genlock_regen__n0040<0>.X
         1.046  f4m_genlock_regen_sync_count<1>.G2

f4m_genlock_regen__n0040<10>
   f4m_genlock_regen__n0040<10>.X
         0.723  f4m_genlock_regen_sync_count<11>.G3

f4m_genlock_regen__n0040<11>
   f4m_genlock_regen__n0040<10>.Y
         0.581  f4m_genlock_regen_sync_count<11>.F2

f4m_genlock_regen__n0040<12>
   f4m_genlock_regen__n0040<12>.X
         0.364  f4m_genlock_regen_sync_count<12>.G3

f4m_genlock_regen__n0040<13>
   f4m_genlock_regen__n0040<12>.Y
         0.181  f4m_genlock_regen_sync_count<13>.F1

f4m_genlock_regen__n0040<14>
   f4m_genlock_regen__n0040<14>.X
         0.368  f4m_genlock_regen_sync_count<15>.G3

f4m_genlock_regen__n0040<15>
   f4m_genlock_regen__n0040<14>.Y
         0.480  f4m_genlock_regen_sync_count<15>.F1

f4m_genlock_regen__n0040<16>
   f4m_genlock_regen__n0040<16>.X
         0.713  f4m_genlock_regen_sync_count<17>.G4

f4m_genlock_regen__n0040<17>
   f4m_genlock_regen__n0040<16>.Y
         0.718  f4m_genlock_regen_sync_count<17>.F3

f4m_genlock_regen__n0040<18>
   f4m_genlock_regen__n0040<18>.X
         0.060  f4m_genlock_regen_sync_count<19>.G3

f4m_genlock_regen__n0040<19>
   f4m_genlock_regen__n0040<18>.Y
         0.183  f4m_genlock_regen_sync_count<19>.F2

f4m_genlock_regen__n0040<1>
   f4m_genlock_regen__n0040<0>.Y
         0.503  f4m_genlock_regen_sync_count<1>.F1

f4m_genlock_regen__n0040<20>
   f4m_genlock_regen__n0040<20>.X
         0.024  f4m_genlock_regen_sync_count<21>.G4

f4m_genlock_regen__n0040<21>
   f4m_genlock_regen__n0040<20>.Y
         0.181  f4m_genlock_regen_sync_count<21>.F1

f4m_genlock_regen__n0040<22>
   f4m_genlock_regen__n0040<22>.X
         0.595  f4m_genlock_regen_sync_count<22>.F3

f4m_genlock_regen__n0040<23>
   f4m_genlock_regen__n0040<22>.Y
         0.125  f4m_genlock_regen_sync_count<23>.G2

f4m_genlock_regen__n0040<24>
   f4m_genlock_regen__n0040<24>.X
         0.024  f4m_genlock_regen_sync_count<25>.G4

f4m_genlock_regen__n0040<25>
   f4m_genlock_regen__n0040<24>.Y
         0.376  f4m_genlock_regen_sync_count<25>.F3

f4m_genlock_regen__n0040<2>
   f4m_genlock_regen__n0040<2>.X
         1.000  f4m_genlock_regen_sync_count<3>.G1

f4m_genlock_regen__n0040<3>
   f4m_genlock_regen__n0040<2>.Y
         0.505  f4m_genlock_regen_sync_count<3>.F2

f4m_genlock_regen__n0040<4>
   f4m_genlock_regen__n0040<4>.X
         0.331  f4m_genlock_regen_sync_count<5>.G4

f4m_genlock_regen__n0040<5>
   f4m_genlock_regen__n0040<4>.Y
         0.543  f4m_genlock_regen_sync_count<5>.F1

f4m_genlock_regen__n0040<6>
   f4m_genlock_regen__n0040<6>.X
         0.407  f4m_genlock_regen_sync_count<7>.G3

f4m_genlock_regen__n0040<7>
   f4m_genlock_regen__n0040<6>.Y
         0.734  f4m_genlock_regen_sync_count<7>.F1

f4m_genlock_regen__n0040<8>
   f4m_genlock_regen__n0040<8>.X
         0.679  f4m_genlock_regen_sync_count<9>.G3

f4m_genlock_regen__n0040<9>
   f4m_genlock_regen__n0040<8>.Y
         0.771  f4m_genlock_regen_sync_count<9>.F1

f4m_genlock_regen__n0055
   f4m_genlock_regen__n0055.X
         0.629  f4m_genlock_regen_sync_delay_count<24>.CE
         0.629  f4m_genlock_regen_sync_delay_count<25>.CE
         0.752  f4m_genlock_regen_sync_delay_count_27.CE
         0.752  f4m_genlock_regen_sync_delay_count_29.CE
         0.894  f4m_genlock_regen_sync_delay_count_31.CE
         0.894  f4m_genlock_regen_sync_delay_count_33.CE
         0.636  f4m_genlock_regen_sync_delay_count_35.CE
         0.636  f4m_genlock_regen_sync_delay_count_37.CE
         0.759  f4m_genlock_regen_sync_delay_count_39.CE
         0.759  f4m_genlock_regen_sync_delay_count_41.CE
         0.764  f4m_genlock_regen_sync_delay_count_43.CE
         0.764  f4m_genlock_regen_sync_delay_count_45.CE
         0.767  f4m_genlock_regen_sync_delay_count_47.CE
         0.767  f4m_genlock_regen_sync_delay_count_49.CE

f4m_genlock_regen__n0057
   f4m_genlock_regen__n0058.Y
         0.596  f4m_genlock_regen_illegal_pulse_temp.CE

f4m_genlock_regen__n0058
   f4m_genlock_regen__n0058.X
         1.889  f4m_genlock_regen_no_pulse_temp.CE

f4m_genlock_regen__n0059
   f4m_genlock_regen__n0059.X
         1.158  f4m_genlock_regen_genlock_error_count<2>.CE
         1.158  f4m_genlock_regen_genlock_error_count<0>.CE

f4m_genlock_regen_genlock_error_count<0>
   f4m_genlock_regen_genlock_error_count<0>.XQ
         2.181  f4m_genlock_regen_genlock_ok_o.G3
         2.162  f4m_genlock_regen_genlock_error_count<2>.F4
         0.403  f4m_genlock_regen__n0029.G3
         0.403  f4m_genlock_regen__n0059.G3
         2.409  f4m_genlock_regen_genlock_error_count<0>.BX
         2.179  f4m_genlock_regen_genlock_error_count<0>.G3

f4m_genlock_regen_genlock_error_count<1>
   f4m_genlock_regen_genlock_error_count<0>.YQ
         1.990  f4m_genlock_regen_genlock_ok_o.G4
         2.088  f4m_genlock_regen_genlock_error_count<2>.F1
         0.392  f4m_genlock_regen__n0029.G4
         0.603  f4m_genlock_regen__n0059.F4
         2.215  f4m_genlock_regen_genlock_error_count<0>.G1

f4m_genlock_regen_genlock_error_count<2>
   f4m_genlock_regen_genlock_error_count<2>.XQ
         2.294  f4m_genlock_regen_genlock_ok_o.G2
         2.656  f4m_genlock_regen_genlock_error_count<2>.F3
         0.821  f4m_genlock_regen__n0029.F2
         0.504  f4m_genlock_regen__n0059.F2

f4m_genlock_regen_genlock_ok_o
   f4m_genlock_regen_genlock_ok_o.YQ
         0.900  _n0004.F3
         0.918  _n0004.G3

f4m_genlock_regen_genlock_resync_o
   f4m_genlock_regen_lookat_sync_pulse.YQ
         1.014  genlock_resync.G4

f4m_genlock_regen_illegal_pulse
   f4m_genlock_regen_illegal_pulse.YQ
         0.310  f4m_genlock_regen_genlock_error_count<2>.G4
         0.498  f4m_genlock_regen__n0059.G1
         1.285  f4m_genlock_regen_genlock_error_count<0>.G4

f4m_genlock_regen_illegal_pulse_temp
   f4m_genlock_regen_illegal_pulse_temp.YQ
         1.147  f4m_genlock_regen_illegal_pulse.BY

f4m_genlock_regen_lookat_sync_pulse
   f4m_genlock_regen_lookat_sync_pulse.XQ
         1.888  f4m_genlock_regen_lookat_sync_pulse.F4
         1.464  f4m_genlock_regen_window_end.F3
         1.482  f4m_genlock_regen_window_end.G3
         1.587  f4m_genlock_regen__n0058.G2
         1.165  f4m_genlock_regen__n0029.F3
         1.919  f4m_genlock_regen_lookat_sync_pulse_delayed.BY

f4m_genlock_regen_lookat_sync_pulse_delayed
   f4m_genlock_regen_lookat_sync_pulse_delayed.YQ
         0.326  f4m_genlock_regen_window_end.F4
         0.405  f4m_genlock_regen_window_end.G4

f4m_genlock_regen_no_pulse
   f4m_genlock_regen_no_pulse.YQ
         1.039  f4m_genlock_regen_genlock_error_count<2>.G2
         0.985  f4m_genlock_regen__n0059.G4
         1.039  f4m_genlock_regen_genlock_error_count<0>.G2

f4m_genlock_regen_no_pulse_temp
   f4m_genlock_regen_no_pulse_temp.YQ
         1.172  f4m_genlock_regen_no_pulse.BY

f4m_genlock_regen_sync_1_delayed
   f4m_i.IQ1
         1.000  f4m_genlock_regen_sync_pulse.G2
         1.447  f4m_genlock_regen_sync_2_delayed.BY

f4m_genlock_regen_sync_2_delayed
   f4m_genlock_regen_sync_2_delayed.YQ
         1.320  f4m_genlock_regen_sync_pulse.G3

f4m_genlock_regen_sync_clean_o
   f4m_genlock_regen_sync_count<22>.YQ
         1.209  Tri_Level_Channel_1_genlock_sync.F1

f4m_genlock_regen_sync_count<0>
   f4m_genlock_regen_sync_count<1>.YQ
         0.383  f4m_genlock_regen__n0040<0>.F4
         1.771  f4m_genlock_regen_lookat_sync_pulse.F1
         1.608  f4m_genlock_regen_lookat_sync_pulse.G1
         1.629  f4m_genlock_regen_sync_count<22>.G3
         1.345  f4m_genlock_regen_sync_count<13>.G2

f4m_genlock_regen_sync_count<10>
   f4m_genlock_regen_sync_count<11>.YQ
         0.918  f4m_genlock_regen__n0040<10>.F2
         0.450  CHOICE421.F3

f4m_genlock_regen_sync_count<11>
   f4m_genlock_regen_sync_count<11>.XQ
         0.903  f4m_genlock_regen__n0040<10>.G1
         0.519  CHOICE421.F1

f4m_genlock_regen_sync_count<12>
   f4m_genlock_regen_sync_count<12>.YQ
         0.549  f4m_genlock_regen__n0040<12>.F1
         1.160  CHOICE421.F2

f4m_genlock_regen_sync_count<13>
   f4m_genlock_regen_sync_count<13>.XQ
         0.397  f4m_genlock_regen__n0040<12>.G4
         1.025  CHOICE421.F4

f4m_genlock_regen_sync_count<14>
   f4m_genlock_regen_sync_count<15>.YQ
         0.513  f4m_genlock_regen__n0040<14>.F2
         1.233  CHOICE414.F1

f4m_genlock_regen_sync_count<15>
   f4m_genlock_regen_sync_count<15>.XQ
         0.562  f4m_genlock_regen__n0040<14>.G1
         1.118  CHOICE414.F3

f4m_genlock_regen_sync_count<16>
   f4m_genlock_regen_sync_count<17>.YQ
         1.046  f4m_genlock_regen__n0040<16>.F4
         0.515  CHOICE414.F2

f4m_genlock_regen_sync_count<17>
   f4m_genlock_regen_sync_count<17>.XQ
         1.047  f4m_genlock_regen__n0040<16>.G3
         0.379  CHOICE414.F4

f4m_genlock_regen_sync_count<18>
   f4m_genlock_regen_sync_count<19>.YQ
         1.958  f4m_genlock_regen__n0040<18>.F4
         0.627  CHOICE451.F3

f4m_genlock_regen_sync_count<19>
   f4m_genlock_regen_sync_count<19>.XQ
         1.856  f4m_genlock_regen__n0040<18>.G4
         0.525  CHOICE451.F2

f4m_genlock_regen_sync_count<1>
   f4m_genlock_regen_sync_count<1>.XQ
         0.381  f4m_genlock_regen__n0040<0>.G3
         1.800  f4m_genlock_regen_lookat_sync_pulse.F3
         1.834  f4m_genlock_regen_lookat_sync_pulse.G3
         2.182  f4m_genlock_regen_sync_count<22>.G4
         1.555  f4m_genlock_regen_sync_count<13>.G1

f4m_genlock_regen_sync_count<20>
   f4m_genlock_regen_sync_count<21>.YQ
         0.504  f4m_genlock_regen__n0040<20>.F2
         0.370  CHOICE451.F4

f4m_genlock_regen_sync_count<21>
   f4m_genlock_regen_sync_count<21>.XQ
         0.372  f4m_genlock_regen__n0040<20>.G3
         0.363  CHOICE444.F4

f4m_genlock_regen_sync_count<22>
   f4m_genlock_regen_sync_count<22>.XQ
         1.953  f4m_genlock_regen__n0040<22>.F4
         1.124  CHOICE451.F1

f4m_genlock_regen_sync_count<23>
   f4m_genlock_regen_sync_count<23>.YQ
         0.534  f4m_genlock_regen__n0040<22>.G1
         0.513  CHOICE444.F1

f4m_genlock_regen_sync_count<24>
   f4m_genlock_regen_sync_count<25>.YQ
         0.506  f4m_genlock_regen__n0040<24>.F2
         0.372  CHOICE444.F3

f4m_genlock_regen_sync_count<25>
   f4m_genlock_regen_sync_count<25>.XQ
         0.368  f4m_genlock_regen__n0040<24>.G3
         0.519  CHOICE444.F2

f4m_genlock_regen_sync_count<2>
   f4m_genlock_regen_sync_count<3>.YQ
         0.504  f4m_genlock_regen__n0040<2>.F2
         0.964  CHOICE436.F3

f4m_genlock_regen_sync_count<3>
   f4m_genlock_regen_sync_count<3>.XQ
         0.534  f4m_genlock_regen__n0040<2>.G1
         0.945  CHOICE436.F4

f4m_genlock_regen_sync_count<4>
   f4m_genlock_regen_sync_count<5>.YQ
         0.754  f4m_genlock_regen__n0040<4>.F2
         1.149  CHOICE436.F1

f4m_genlock_regen_sync_count<5>
   f4m_genlock_regen_sync_count<5>.XQ
         0.534  f4m_genlock_regen__n0040<4>.G1
         0.663  CHOICE429.F3

f4m_genlock_regen_sync_count<6>
   f4m_genlock_regen_sync_count<7>.YQ
         0.823  f4m_genlock_regen__n0040<6>.F2
         0.504  CHOICE436.F2

f4m_genlock_regen_sync_count<7>
   f4m_genlock_regen_sync_count<7>.XQ
         1.103  f4m_genlock_regen__n0040<6>.G3
         0.342  CHOICE429.F4

f4m_genlock_regen_sync_count<8>
   f4m_genlock_regen_sync_count<9>.YQ
         1.611  f4m_genlock_regen__n0040<8>.F4
         0.836  CHOICE429.F2

f4m_genlock_regen_sync_count<9>
   f4m_genlock_regen_sync_count<9>.XQ
         1.548  f4m_genlock_regen__n0040<8>.G3
         1.452  CHOICE429.F1

f4m_genlock_regen_sync_delay_count<24>
   f4m_genlock_regen_sync_delay_count<24>.YQ
         1.568  f4m_genlock_regen_sync_delay_count<24>.G3
         0.342  CHOICE137.F3
         0.546  CHOICE250.G2

f4m_genlock_regen_sync_delay_count<25>
   f4m_genlock_regen_sync_delay_count<25>.XQ
         1.514  f4m_genlock_regen_sync_delay_count<25>.F1
         0.994  CHOICE137.F4
         0.523  CHOICE250.G1

f4m_genlock_regen_sync_delay_count_26
   f4m_genlock_regen_sync_delay_count<25>.YQ
         1.687  f4m_genlock_regen_sync_delay_count<25>.G3
         0.408  CHOICE153.G4
         0.496  CHOICE137.F1

f4m_genlock_regen_sync_delay_count_27
   f4m_genlock_regen_sync_delay_count_27.XQ
         0.801  f4m_genlock_regen_sync_delay_count_27.F1
         0.582  CHOICE153.G1
         1.162  CHOICE137.F2

f4m_genlock_regen_sync_delay_count_28
   f4m_genlock_regen_sync_delay_count_27.YQ
         0.408  f4m_genlock_regen_sync_delay_count_27.G3
         0.484  CHOICE153.F2
         0.576  CHOICE153.G2

f4m_genlock_regen_sync_delay_count_29
   f4m_genlock_regen_sync_delay_count_29.XQ
         0.534  f4m_genlock_regen_sync_delay_count_29.F2
         0.889  CHOICE153.F1
         0.383  CHOICE153.G3

f4m_genlock_regen_sync_delay_count_30
   f4m_genlock_regen_sync_delay_count_29.YQ
         0.665  f4m_genlock_regen_sync_delay_count_29.G3
         0.513  CHOICE257.F2
         0.605  CHOICE257.G2

f4m_genlock_regen_sync_delay_count_31
   f4m_genlock_regen_sync_delay_count_31.XQ
         1.416  f4m_genlock_regen_sync_delay_count_31.F2
         0.370  CHOICE257.F3
         0.388  CHOICE257.G3

f4m_genlock_regen_sync_delay_count_32
   f4m_genlock_regen_sync_delay_count_31.YQ
         1.272  f4m_genlock_regen_sync_delay_count_31.G4
         0.543  CHOICE257.F1
         0.556  CHOICE257.G1

f4m_genlock_regen_sync_delay_count_33
   f4m_genlock_regen_sync_delay_count_33.XQ
         1.209  f4m_genlock_regen_sync_delay_count_33.F1
         0.330  CHOICE257.F4
         0.409  CHOICE257.G4

f4m_genlock_regen_sync_delay_count_34
   f4m_genlock_regen_sync_delay_count_33.YQ
         0.667  f4m_genlock_regen_sync_delay_count_33.G4
         0.510  CHOICE261.F2
         0.602  CHOICE261.G2

f4m_genlock_regen_sync_delay_count_35
   f4m_genlock_regen_sync_delay_count_35.XQ
         0.553  f4m_genlock_regen_sync_delay_count_35.F1
         0.369  CHOICE261.F4
         0.754  CHOICE261.G4

f4m_genlock_regen_sync_delay_count_36
   f4m_genlock_regen_sync_delay_count_35.YQ
         0.472  f4m_genlock_regen_sync_delay_count_35.G2
         0.370  CHOICE261.F3
         0.388  CHOICE261.G3

f4m_genlock_regen_sync_delay_count_37
   f4m_genlock_regen_sync_delay_count_37.XQ
         0.346  f4m_genlock_regen_sync_delay_count_37.F4
         0.543  CHOICE261.F1
         0.556  CHOICE261.G1

f4m_genlock_regen_sync_delay_count_38
   f4m_genlock_regen_sync_delay_count_37.YQ
         0.406  f4m_genlock_regen_sync_delay_count_37.G3
         0.539  CHOICE264.F2
         0.493  CHOICE264.G2

f4m_genlock_regen_sync_delay_count_39
   f4m_genlock_regen_sync_delay_count_39.XQ
         0.659  f4m_genlock_regen_sync_delay_count_39.F3
         0.965  CHOICE264.F3
         1.023  CHOICE264.G3

f4m_genlock_regen_sync_delay_count_40
   f4m_genlock_regen_sync_delay_count_39.YQ
         0.477  f4m_genlock_regen_sync_delay_count_39.G2
         0.955  CHOICE264.F4
         0.977  CHOICE264.G4

f4m_genlock_regen_sync_delay_count_41
   f4m_genlock_regen_sync_delay_count_41.XQ
         0.507  f4m_genlock_regen_sync_delay_count_41.F1
         1.117  CHOICE264.F1
         1.244  CHOICE264.G1

f4m_genlock_regen_sync_delay_count_42
   f4m_genlock_regen_sync_delay_count_41.YQ
         0.406  f4m_genlock_regen_sync_delay_count_41.G3
         0.539  CHOICE131.F2
         0.493  CHOICE131.G2

f4m_genlock_regen_sync_delay_count_43
   f4m_genlock_regen_sync_delay_count_43.XQ
         0.550  f4m_genlock_regen_sync_delay_count_43.F1
         0.961  CHOICE131.F3
         1.019  CHOICE131.G3

f4m_genlock_regen_sync_delay_count_44
   f4m_genlock_regen_sync_delay_count_43.YQ
         0.410  f4m_genlock_regen_sync_delay_count_43.G3
         0.636  f4m_genlock_regen_sync_delay_count_49.G1
         1.247  CHOICE131.G1

f4m_genlock_regen_sync_delay_count_45
   f4m_genlock_regen_sync_delay_count_45.XQ
         0.654  f4m_genlock_regen_sync_delay_count_45.F4
         0.313  f4m_genlock_regen_sync_delay_count_49.G4
         0.968  CHOICE131.G4

f4m_genlock_regen_sync_delay_count_46
   f4m_genlock_regen_sync_delay_count_45.YQ
         0.403  f4m_genlock_regen_sync_delay_count_45.G4
         1.280  CHOICE153.F3
         0.945  CHOICE250.F4

f4m_genlock_regen_sync_delay_count_47
   f4m_genlock_regen_sync_delay_count_47.XQ
         0.550  f4m_genlock_regen_sync_delay_count_47.F1
         1.538  CHOICE153.F4
         1.348  CHOICE250.F2

f4m_genlock_regen_sync_delay_count_48
   f4m_genlock_regen_sync_delay_count_47.YQ
         0.431  f4m_genlock_regen_sync_delay_count_47.G4
         0.467  f4m_genlock_regen_sync_delay_count_49.G3
         1.170  CHOICE250.F1

f4m_genlock_regen_sync_delay_count_49
   f4m_genlock_regen_sync_delay_count_49.XQ
         0.539  f4m_genlock_regen_sync_delay_count_49.F2
         0.493  f4m_genlock_regen_sync_delay_count_49.G2
         0.949  CHOICE250.G3

f4m_genlock_regen_sync_delay_count_inst_cy_26
   f4m_genlock_regen_sync_delay_count<24>.COUT
         0.000  f4m_genlock_regen_sync_delay_count<25>.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_28
   f4m_genlock_regen_sync_delay_count<25>.COUT
         0.000  f4m_genlock_regen_sync_delay_count_27.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_30
   f4m_genlock_regen_sync_delay_count_27.COUT
         0.000  f4m_genlock_regen_sync_delay_count_29.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_32
   f4m_genlock_regen_sync_delay_count_29.COUT
         0.000  f4m_genlock_regen_sync_delay_count_31.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_34
   f4m_genlock_regen_sync_delay_count_31.COUT
         0.000  f4m_genlock_regen_sync_delay_count_33.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_36
   f4m_genlock_regen_sync_delay_count_33.COUT
         0.000  f4m_genlock_regen_sync_delay_count_35.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_38
   f4m_genlock_regen_sync_delay_count_35.COUT
         0.000  f4m_genlock_regen_sync_delay_count_37.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_40
   f4m_genlock_regen_sync_delay_count_37.COUT
         0.000  f4m_genlock_regen_sync_delay_count_39.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_42
   f4m_genlock_regen_sync_delay_count_39.COUT
         0.000  f4m_genlock_regen_sync_delay_count_41.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_44
   f4m_genlock_regen_sync_delay_count_41.COUT
         0.000  f4m_genlock_regen_sync_delay_count_43.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_46
   f4m_genlock_regen_sync_delay_count_43.COUT
         0.000  f4m_genlock_regen_sync_delay_count_45.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_48
   f4m_genlock_regen_sync_delay_count_45.COUT
         0.000  f4m_genlock_regen_sync_delay_count_47.CIN

f4m_genlock_regen_sync_delay_count_inst_cy_50
   f4m_genlock_regen_sync_delay_count_47.COUT
         0.000  f4m_genlock_regen_sync_delay_count_49.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<11>_cyo
   f4m_genlock_regen__n0040<10>.COUT
         0.000  f4m_genlock_regen__n0040<12>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<13>_cyo
   f4m_genlock_regen__n0040<12>.COUT
         0.000  f4m_genlock_regen__n0040<14>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<15>_cyo
   f4m_genlock_regen__n0040<14>.COUT
         0.000  f4m_genlock_regen__n0040<16>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<17>_cyo
   f4m_genlock_regen__n0040<16>.COUT
         0.000  f4m_genlock_regen__n0040<18>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<19>_cyo
   f4m_genlock_regen__n0040<18>.COUT
         0.000  f4m_genlock_regen__n0040<20>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<1>_cyo
   f4m_genlock_regen__n0040<0>.COUT
         0.000  f4m_genlock_regen__n0040<2>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<21>_cyo
   f4m_genlock_regen__n0040<20>.COUT
         0.000  f4m_genlock_regen__n0040<22>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<23>_cyo
   f4m_genlock_regen__n0040<22>.COUT
         0.000  f4m_genlock_regen__n0040<24>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<3>_cyo
   f4m_genlock_regen__n0040<2>.COUT
         0.000  f4m_genlock_regen__n0040<4>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<5>_cyo
   f4m_genlock_regen__n0040<4>.COUT
         0.000  f4m_genlock_regen__n0040<6>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<7>_cyo
   f4m_genlock_regen__n0040<6>.COUT
         0.000  f4m_genlock_regen__n0040<8>.CIN

f4m_genlock_regen_sync_genlock_regen__n0040<9>_cyo
   f4m_genlock_regen__n0040<8>.COUT
         0.000  f4m_genlock_regen__n0040<10>.CIN

f4m_genlock_regen_sync_pulse
   f4m_genlock_regen_sync_pulse.YQ
         0.561  f4m_genlock_regen_sync_delay_count<24>.F4
         0.583  f4m_genlock_regen_sync_delay_count<24>.G4
         0.561  f4m_genlock_regen_sync_delay_count<25>.F4
         0.583  f4m_genlock_regen_sync_delay_count<25>.G4
         0.561  f4m_genlock_regen_sync_delay_count_27.F3
         0.473  f4m_genlock_regen_sync_delay_count_27.G4
         0.561  f4m_genlock_regen_sync_delay_count_29.F3
         0.473  f4m_genlock_regen_sync_delay_count_29.G4
         0.506  f4m_genlock_regen_sync_delay_count_31.F3
         0.564  f4m_genlock_regen_sync_delay_count_31.G3
         0.506  f4m_genlock_regen_sync_delay_count_33.F3
         0.564  f4m_genlock_regen_sync_delay_count_33.G3
         1.036  f4m_genlock_regen_sync_delay_count_35.F3
         1.094  f4m_genlock_regen_sync_delay_count_35.G3
         1.037  f4m_genlock_regen_sync_delay_count_37.F2
         0.991  f4m_genlock_regen_sync_delay_count_37.G2
         1.151  f4m_genlock_regen_sync_delay_count_39.F4
         1.173  f4m_genlock_regen_sync_delay_count_39.G4
         1.151  f4m_genlock_regen_sync_delay_count_41.F4
         1.173  f4m_genlock_regen_sync_delay_count_41.G4
         1.172  f4m_genlock_regen_sync_delay_count_43.F4
         1.194  f4m_genlock_regen_sync_delay_count_43.G4
         1.498  f4m_genlock_regen_sync_delay_count_45.F1
         1.625  f4m_genlock_regen_sync_delay_count_45.G1
         1.363  f4m_genlock_regen_sync_delay_count_47.F3
         1.421  f4m_genlock_regen_sync_delay_count_47.G3
         1.363  f4m_genlock_regen_sync_delay_count_49.F3
         0.530  CHOICE250.G4

f4m_genlock_regen_sync_pulse_delayed
   f4m_genlock_regen_sync_pulse_delayed.XQ
         1.411  f4m_genlock_regen__n0058.F1
         2.718  f4m_genlock_regen__n0058.G1
         2.666  f4m_genlock_regen__n0029.F1
         2.919  f4m_genlock_regen__n0059.F1

f4m_genlock_regen_window_end
   f4m_genlock_regen_window_end.XQ
         0.352  f4m_genlock_regen__n0058.F4
         1.358  f4m_genlock_regen_no_pulse.CE
         1.448  f4m_genlock_regen_no_pulse_temp.BY

f4m_genlock_regen_window_start
   f4m_genlock_regen_window_end.YQ
         0.454  f4m_genlock_regen__n0058.G3
         1.596  f4m_genlock_regen_illegal_pulse.CE
         0.648  f4m_genlock_regen_illegal_pulse_temp.BY

f8g_genlock_regen_N16859
   f8g_genlock_regen_N16859.X
         0.323  f8g_genlock_regen_lookat_sync_pulse.F4
         0.345  f8g_genlock_regen_lookat_sync_pulse.G4
         0.040  f8g_genlock_regen_sync_count<23>.G4
         0.277  f8g_genlock_regen_sync_count<13>.G4

f8g_genlock_regen__n0024
   f8g_genlock_regen_genlock_error_count<2>.Y
         0.014  f8g_genlock_regen_genlock_error_count<2>.F4

f8g_genlock_regen__n0028
   f8g_genlock_regen_sync_count<23>.Y
         0.053  f8g_genlock_regen_sync_count<23>.F3
         0.698  f8g_genlock_regen_sync_count<1>.F3
         0.756  f8g_genlock_regen_sync_count<1>.G3
         0.698  f8g_genlock_regen_sync_count<3>.F3
         0.756  f8g_genlock_regen_sync_count<3>.G3
         0.353  f8g_genlock_regen_sync_count<5>.F3
         0.371  f8g_genlock_regen_sync_count<5>.G3
         0.347  f8g_genlock_regen_sync_count<7>.G4
         0.381  f8g_genlock_regen_sync_count<11>.F4
         0.403  f8g_genlock_regen_sync_count<11>.G4
         0.785  f8g_genlock_regen_sync_count<21>.F3
         0.843  f8g_genlock_regen_sync_count<21>.G3
         0.592  f8g_genlock_regen_sync_count<22>.G2
         0.381  f8g_genlock_regen_sync_count<15>.F3
         0.712  f8g_genlock_regen_sync_count<17>.F3
         0.366  f8g_genlock_regen_sync_count<25>.F3
         0.424  f8g_genlock_regen_sync_count<25>.G3
         0.712  f8g_genlock_regen_sync_count<19>.F3

f8g_genlock_regen__n0029
   f8g_genlock_regen__n0029.X
         1.498  f8g_genlock_regen_lookat_sync_pulse.G1
         0.966  f8g_genlock_regen_sync_count<23>.F2
         0.964  f8g_genlock_regen_sync_count<1>.F4
         1.053  f8g_genlock_regen_sync_count<1>.G2
         0.939  f8g_genlock_regen_sync_count<3>.F4
         1.053  f8g_genlock_regen_sync_count<3>.G2
         0.864  f8g_genlock_regen_sync_count<5>.F1
         0.877  f8g_genlock_regen_sync_count<5>.G1
         1.250  f8g_genlock_regen_sync_count<7>.G1
         1.143  f8g_genlock_regen_sync_count<11>.F1
         1.244  f8g_genlock_regen_sync_count<11>.G1
         0.984  f8g_genlock_regen_sync_count<21>.F2
         0.938  f8g_genlock_regen_sync_count<21>.G2
         1.106  f8g_genlock_regen_sync_count<22>.G3
         1.133  f8g_genlock_regen_sync_count<15>.F1
         1.102  f8g_genlock_regen_sync_count<17>.F4
         1.234  f8g_genlock_regen_sync_count<25>.F4
         1.200  f8g_genlock_regen_sync_count<25>.G2
         1.113  f8g_genlock_regen_sync_count<19>.F4
         1.057  f8g_genlock_regen_sync_count<13>.G2

f8g_genlock_regen__n0039
   f8g_genlock_regen_sync_count<13>.Y
         0.656  f8g_genlock_regen_sync_count<7>.F3
         0.338  f8g_genlock_regen_sync_count<9>.F4
         0.360  f8g_genlock_regen_sync_count<9>.G4
         0.264  f8g_genlock_regen_sync_count<12>.G2
         0.369  f8g_genlock_regen_sync_count<15>.G4
         0.405  f8g_genlock_regen_sync_count<17>.G3
         0.405  f8g_genlock_regen_sync_count<19>.G3
         0.038  f8g_genlock_regen_sync_count<13>.F3

f8g_genlock_regen__n0040<0>
   f8g_genlock_regen__n0040<0>.X
         1.203  f8g_genlock_regen_sync_count<1>.G4

f8g_genlock_regen__n0040<10>
   f8g_genlock_regen__n0040<10>.X
         0.359  f8g_genlock_regen_sync_count<11>.G3

f8g_genlock_regen__n0040<11>
   f8g_genlock_regen__n0040<10>.Y
         0.183  f8g_genlock_regen_sync_count<11>.F2

f8g_genlock_regen__n0040<12>
   f8g_genlock_regen__n0040<12>.X
         0.339  f8g_genlock_regen_sync_count<12>.G3

f8g_genlock_regen__n0040<13>
   f8g_genlock_regen__n0040<12>.Y
         0.315  f8g_genlock_regen_sync_count<13>.F4

f8g_genlock_regen__n0040<14>
   f8g_genlock_regen__n0040<14>.X
         0.060  f8g_genlock_regen_sync_count<15>.G3

f8g_genlock_regen__n0040<15>
   f8g_genlock_regen__n0040<14>.Y
         0.183  f8g_genlock_regen_sync_count<15>.F2

f8g_genlock_regen__n0040<16>
   f8g_genlock_regen__n0040<16>.X
         0.024  f8g_genlock_regen_sync_count<17>.G4

f8g_genlock_regen__n0040<17>
   f8g_genlock_regen__n0040<16>.Y
         0.181  f8g_genlock_regen_sync_count<17>.F1

f8g_genlock_regen__n0040<18>
   f8g_genlock_regen__n0040<18>.X
         0.410  f8g_genlock_regen_sync_count<19>.G2

f8g_genlock_regen__n0040<19>
   f8g_genlock_regen__n0040<18>.Y
         0.183  f8g_genlock_regen_sync_count<19>.F2

f8g_genlock_regen__n0040<1>
   f8g_genlock_regen__n0040<0>.Y
         0.494  f8g_genlock_regen_sync_count<1>.F1

f8g_genlock_regen__n0040<20>
   f8g_genlock_regen__n0040<20>.X
         0.024  f8g_genlock_regen_sync_count<21>.G4

f8g_genlock_regen__n0040<21>
   f8g_genlock_regen__n0040<20>.Y
         0.181  f8g_genlock_regen_sync_count<21>.F1

f8g_genlock_regen__n0040<22>
   f8g_genlock_regen__n0040<22>.X
         0.495  f8g_genlock_regen_sync_count<22>.G1

f8g_genlock_regen__n0040<23>
   f8g_genlock_regen__n0040<22>.Y
         0.789  f8g_genlock_regen_sync_count<23>.F4

f8g_genlock_regen__n0040<24>
   f8g_genlock_regen__n0040<24>.X
         0.619  f8g_genlock_regen_sync_count<25>.G4

f8g_genlock_regen__n0040<25>
   f8g_genlock_regen__n0040<24>.Y
         0.763  f8g_genlock_regen_sync_count<25>.F2

f8g_genlock_regen__n0040<2>
   f8g_genlock_regen__n0040<2>.X
         0.854  f8g_genlock_regen_sync_count<3>.G1

f8g_genlock_regen__n0040<3>
   f8g_genlock_regen__n0040<2>.Y
         1.087  f8g_genlock_regen_sync_count<3>.F1

f8g_genlock_regen__n0040<4>
   f8g_genlock_regen__n0040<4>.X
         0.511  f8g_genlock_regen_sync_count<5>.G2

f8g_genlock_regen__n0040<5>
   f8g_genlock_regen__n0040<4>.Y
         0.328  f8g_genlock_regen_sync_count<5>.F4

f8g_genlock_regen__n0040<6>
   f8g_genlock_regen__n0040<6>.X
         0.359  f8g_genlock_regen_sync_count<7>.G3

f8g_genlock_regen__n0040<7>
   f8g_genlock_regen__n0040<6>.Y
         0.183  f8g_genlock_regen_sync_count<7>.F2

f8g_genlock_regen__n0040<8>
   f8g_genlock_regen__n0040<8>.X
         0.651  f8g_genlock_regen_sync_count<9>.G3

f8g_genlock_regen__n0040<9>
   f8g_genlock_regen__n0040<8>.Y
         0.181  f8g_genlock_regen_sync_count<9>.F1

f8g_genlock_regen__n0055
   f8g_genlock_regen__n0055.X
         0.762  f8g_genlock_regen_sync_delay_count<24>.CE
         0.762  f8g_genlock_regen_sync_delay_count<25>.CE
         0.759  f8g_genlock_regen_sync_delay_count_27.CE
         0.759  f8g_genlock_regen_sync_delay_count_29.CE
         0.754  f8g_genlock_regen_sync_delay_count_31.CE
         0.754  f8g_genlock_regen_sync_delay_count_33.CE
         0.629  f8g_genlock_regen_sync_delay_count_35.CE
         0.629  f8g_genlock_regen_sync_delay_count_37.CE
         0.738  f8g_genlock_regen_sync_delay_count_39.CE
         0.738  f8g_genlock_regen_sync_delay_count_41.CE
         0.894  f8g_genlock_regen_sync_delay_count_43.CE
         0.894  f8g_genlock_regen_sync_delay_count_45.CE
         0.636  f8g_genlock_regen_sync_delay_count_47.CE
         0.636  f8g_genlock_regen_sync_delay_count_49.CE

f8g_genlock_regen__n0057
   f8g_genlock_regen__n0058.Y
         1.218  f8g_genlock_regen_illegal_pulse_temp.CE

f8g_genlock_regen__n0058
   f8g_genlock_regen__n0058.X
         0.899  f8g_genlock_regen_no_pulse_temp.CE

f8g_genlock_regen__n0059
   f8g_genlock_regen__n0059.X
         1.304  f8g_genlock_regen_genlock_error_count<0>.CE
         0.864  f8g_genlock_regen_genlock_error_count<2>.CE

f8g_genlock_regen_genlock_error_count<0>
   f8g_genlock_regen_genlock_error_count<0>.XQ
         1.930  f8g_genlock_regen_genlock_ok_o.G4
         0.403  f8g_genlock_regen__n0029.G4
         0.585  f8g_genlock_regen__n0059.G1
         2.715  f8g_genlock_regen_genlock_error_count<0>.BX
         2.232  f8g_genlock_regen_genlock_error_count<0>.G4
         2.030  f8g_genlock_regen_genlock_error_count<2>.F1

f8g_genlock_regen_genlock_error_count<1>
   f8g_genlock_regen_genlock_error_count<0>.YQ
         2.107  f8g_genlock_regen_genlock_ok_o.G1
         0.443  f8g_genlock_regen__n0029.G3
         0.536  f8g_genlock_regen__n0059.F2
         2.413  f8g_genlock_regen_genlock_error_count<0>.G2
         1.915  f8g_genlock_regen_genlock_error_count<2>.F3

f8g_genlock_regen_genlock_error_count<2>
   f8g_genlock_regen_genlock_error_count<2>.XQ
         2.914  f8g_genlock_regen_genlock_ok_o.G2
         1.718  f8g_genlock_regen__n0029.F1
         1.526  f8g_genlock_regen__n0059.F4
         3.188  f8g_genlock_regen_genlock_error_count<2>.F2

f8g_genlock_regen_genlock_ok_o
   f8g_genlock_regen_genlock_ok_o.YQ
         1.983  _n0004.F4
         1.153  _n0004.G4

f8g_genlock_regen_genlock_resync_o
   f8g_genlock_regen_lookat_sync_pulse.YQ
         2.045  genlock_resync.G1

f8g_genlock_regen_illegal_pulse
   f8g_genlock_regen_illegal_pulse.YQ
         1.047  f8g_genlock_regen__n0059.G4
         1.473  f8g_genlock_regen_genlock_error_count<0>.G1
         1.550  f8g_genlock_regen_genlock_error_count<2>.G1

f8g_genlock_regen_illegal_pulse_temp
   f8g_genlock_regen_illegal_pulse_temp.YQ
         1.203  f8g_genlock_regen_illegal_pulse.BY

f8g_genlock_regen_lookat_sync_pulse
   f8g_genlock_regen_lookat_sync_pulse.XQ
         2.137  f8g_genlock_regen_lookat_sync_pulse.F2
         2.105  f8g_genlock_regen_window_end.F2
         2.049  f8g_genlock_regen_window_end.G4
         2.799  f8g_genlock_regen_lookat_sync_pulse_delayed.BY
         0.834  f8g_genlock_regen__n0029.F2
         0.971  f8g_genlock_regen__n0058.G3

f8g_genlock_regen_lookat_sync_pulse_delayed
   f8g_genlock_regen_lookat_sync_pulse_delayed.YQ
         0.900  f8g_genlock_regen_window_end.F3
         0.918  f8g_genlock_regen_window_end.G3

f8g_genlock_regen_no_pulse
   f8g_genlock_regen_no_pulse.YQ
         1.001  f8g_genlock_regen__n0059.G3
         1.306  f8g_genlock_regen_genlock_error_count<0>.G3
         0.737  f8g_genlock_regen_genlock_error_count<2>.G4

f8g_genlock_regen_no_pulse_temp
   f8g_genlock_regen_no_pulse_temp.YQ
         1.165  f8g_genlock_regen_no_pulse.BY

f8g_genlock_regen_sync_1_delayed
   f8g_i.IQ1
         1.498  f8g_genlock_regen_sync_pulse.G1
         1.438  f8g_genlock_regen_sync_2_delayed.BY

f8g_genlock_regen_sync_2_delayed
   f8g_genlock_regen_sync_2_delayed.YQ
         0.316  f8g_genlock_regen_sync_pulse.G4

f8g_genlock_regen_sync_clean_o
   f8g_genlock_regen_sync_count<23>.YQ
         1.240  Tri_Level_Channel_1_genlock_sync.F2

f8g_genlock_regen_sync_count<0>
   f8g_genlock_regen_sync_count<1>.YQ
         0.360  f8g_genlock_regen__n0040<0>.F4
         2.292  f8g_genlock_regen_lookat_sync_pulse.F1
         1.928  f8g_genlock_regen_lookat_sync_pulse.G2
         2.235  f8g_genlock_regen_sync_count<23>.G2
         1.532  f8g_genlock_regen_sync_count<13>.G1

f8g_genlock_regen_sync_count<10>
   f8g_genlock_regen_sync_count<11>.YQ
         0.370  f8g_genlock_regen__n0040<10>.F3
         0.370  CHOICE374.F3

f8g_genlock_regen_sync_count<11>
   f8g_genlock_regen_sync_count<11>.XQ
         0.409  f8g_genlock_regen__n0040<10>.G4
         0.836  CHOICE374.F1

f8g_genlock_regen_sync_count<12>
   f8g_genlock_regen_sync_count<12>.YQ
         0.436  f8g_genlock_regen__n0040<12>.F3
         0.393  CHOICE374.F4

f8g_genlock_regen_sync_count<13>
   f8g_genlock_regen_sync_count<13>.XQ
         0.430  f8g_genlock_regen__n0040<12>.G4
         0.500  CHOICE374.F2

f8g_genlock_regen_sync_count<14>
   f8g_genlock_regen_sync_count<15>.YQ
         0.399  f8g_genlock_regen__n0040<14>.F3
         0.504  CHOICE367.F2

f8g_genlock_regen_sync_count<15>
   f8g_genlock_regen_sync_count<15>.XQ
         0.405  f8g_genlock_regen__n0040<14>.G4
         0.326  CHOICE367.F4

f8g_genlock_regen_sync_count<16>
   f8g_genlock_regen_sync_count<17>.YQ
         0.685  f8g_genlock_regen__n0040<16>.F4
         1.140  CHOICE367.F1

f8g_genlock_regen_sync_count<17>
   f8g_genlock_regen_sync_count<17>.XQ
         0.366  f8g_genlock_regen__n0040<16>.G3
         0.406  CHOICE367.F3

f8g_genlock_regen_sync_count<18>
   f8g_genlock_regen_sync_count<19>.YQ
         0.508  f8g_genlock_regen__n0040<18>.F2
         0.571  CHOICE404.F1

f8g_genlock_regen_sync_count<19>
   f8g_genlock_regen_sync_count<19>.XQ
         0.432  f8g_genlock_regen__n0040<18>.G4
         0.516  CHOICE404.F2

f8g_genlock_regen_sync_count<1>
   f8g_genlock_regen_sync_count<1>.XQ
         0.366  f8g_genlock_regen__n0040<0>.G3
         2.169  f8g_genlock_regen_lookat_sync_pulse.F3
         2.481  f8g_genlock_regen_lookat_sync_pulse.G3
         2.199  f8g_genlock_regen_sync_count<23>.G3
         1.893  f8g_genlock_regen_sync_count<13>.G3

f8g_genlock_regen_sync_count<20>
   f8g_genlock_regen_sync_count<21>.YQ
         0.346  f8g_genlock_regen__n0040<20>.F4
         0.346  CHOICE404.F3

f8g_genlock_regen_sync_count<21>
   f8g_genlock_regen_sync_count<21>.XQ
         0.366  f8g_genlock_regen__n0040<20>.G3
         0.964  CHOICE397.F3

f8g_genlock_regen_sync_count<22>
   f8g_genlock_regen_sync_count<22>.YQ
         0.480  f8g_genlock_regen__n0040<22>.F2
         0.375  CHOICE404.F4

f8g_genlock_regen_sync_count<23>
   f8g_genlock_regen_sync_count<23>.XQ
         0.995  f8g_genlock_regen__n0040<22>.G4
         0.492  CHOICE397.F2

f8g_genlock_regen_sync_count<24>
   f8g_genlock_regen_sync_count<25>.YQ
         0.969  f8g_genlock_regen__n0040<24>.F4
         0.598  CHOICE397.F1

f8g_genlock_regen_sync_count<25>
   f8g_genlock_regen_sync_count<25>.XQ
         0.923  f8g_genlock_regen__n0040<24>.G3
         0.379  CHOICE397.F4

f8g_genlock_regen_sync_count<2>
   f8g_genlock_regen_sync_count<3>.YQ
         0.504  f8g_genlock_regen__n0040<2>.F2
         0.537  CHOICE389.F1

f8g_genlock_regen_sync_count<3>
   f8g_genlock_regen_sync_count<3>.XQ
         0.534  f8g_genlock_regen__n0040<2>.G1
         0.346  CHOICE389.F3

f8g_genlock_regen_sync_count<4>
   f8g_genlock_regen_sync_count<5>.YQ
         0.370  f8g_genlock_regen__n0040<4>.F4
         0.539  CHOICE389.F2

f8g_genlock_regen_sync_count<5>
   f8g_genlock_regen_sync_count<5>.XQ
         0.531  f8g_genlock_regen__n0040<4>.G1
         0.504  CHOICE382.F2

f8g_genlock_regen_sync_count<6>
   f8g_genlock_regen_sync_count<7>.YQ
         0.374  f8g_genlock_regen__n0040<6>.F3
         0.374  CHOICE389.F4

f8g_genlock_regen_sync_count<7>
   f8g_genlock_regen_sync_count<7>.XQ
         0.403  f8g_genlock_regen__n0040<6>.G4
         0.513  CHOICE382.F1

f8g_genlock_regen_sync_count<8>
   f8g_genlock_regen_sync_count<9>.YQ
         0.504  f8g_genlock_regen__n0040<8>.F2
         0.370  CHOICE382.F3

f8g_genlock_regen_sync_count<9>
   f8g_genlock_regen_sync_count<9>.XQ
         0.536  f8g_genlock_regen__n0040<8>.G1
         0.326  CHOICE382.F4

f8g_genlock_regen_sync_delay_count<24>
   f8g_genlock_regen_sync_delay_count<24>.YQ
         2.111  f8g_genlock_regen_sync_delay_count<24>.G4
         1.357  f8g_genlock_regen_sync_delay_count_49.G1
         1.120  CHOICE283.G2

f8g_genlock_regen_sync_delay_count<25>
   f8g_genlock_regen_sync_delay_count<25>.XQ
         2.176  f8g_genlock_regen_sync_delay_count<25>.F4
         1.135  CHOICE283.F1
         1.148  CHOICE283.G1

f8g_genlock_regen_sync_delay_count_26
   f8g_genlock_regen_sync_delay_count<25>.YQ
         2.150  f8g_genlock_regen_sync_delay_count<25>.G3
         0.606  CHOICE283.F3
         0.624  CHOICE283.G3

f8g_genlock_regen_sync_delay_count_27
   f8g_genlock_regen_sync_delay_count_27.XQ
         1.985  f8g_genlock_regen_sync_delay_count_27.F1
         0.614  CHOICE283.F4
         0.693  CHOICE283.G4

f8g_genlock_regen_sync_delay_count_28
   f8g_genlock_regen_sync_delay_count_27.YQ
         1.867  f8g_genlock_regen_sync_delay_count_27.G4
         0.763  CHOICE283.F2
         1.775  CHOICE203.F1

f8g_genlock_regen_sync_delay_count_29
   f8g_genlock_regen_sync_delay_count_29.XQ
         2.011  f8g_genlock_regen_sync_delay_count_29.F4
         0.324  CHOICE287.F3
         1.396  CHOICE203.F3

f8g_genlock_regen_sync_delay_count_30
   f8g_genlock_regen_sync_delay_count_29.YQ
         1.842  f8g_genlock_regen_sync_delay_count_29.G4
         0.532  CHOICE287.F1
         1.244  CHOICE287.G3

f8g_genlock_regen_sync_delay_count_31
   f8g_genlock_regen_sync_delay_count_31.XQ
         1.258  f8g_genlock_regen_sync_delay_count_31.F4
         0.340  CHOICE287.F4
         0.419  CHOICE287.G4

f8g_genlock_regen_sync_delay_count_32
   f8g_genlock_regen_sync_delay_count_31.YQ
         1.382  f8g_genlock_regen_sync_delay_count_31.G4
         0.512  CHOICE287.F2
         0.604  CHOICE287.G2

f8g_genlock_regen_sync_delay_count_33
   f8g_genlock_regen_sync_delay_count_33.XQ
         1.478  f8g_genlock_regen_sync_delay_count_33.F2
         0.534  CHOICE287.G1
         0.498  CHOICE290.F2

f8g_genlock_regen_sync_delay_count_34
   f8g_genlock_regen_sync_delay_count_33.YQ
         1.379  f8g_genlock_regen_sync_delay_count_33.G4
         0.324  CHOICE290.F3
         0.342  CHOICE290.G3

f8g_genlock_regen_sync_delay_count_35
   f8g_genlock_regen_sync_delay_count_35.XQ
         1.826  f8g_genlock_regen_sync_delay_count_35.F4
         0.331  CHOICE290.F4
         0.410  CHOICE290.G4

f8g_genlock_regen_sync_delay_count_36
   f8g_genlock_regen_sync_delay_count_35.YQ
         1.533  f8g_genlock_regen_sync_delay_count_35.G4
         0.543  CHOICE290.F1
         0.556  CHOICE290.G1

f8g_genlock_regen_sync_delay_count_37
   f8g_genlock_regen_sync_delay_count_37.XQ
         1.648  f8g_genlock_regen_sync_delay_count_37.F4
         0.610  CHOICE290.G2
         0.889  CHOICE270.F1

f8g_genlock_regen_sync_delay_count_38
   f8g_genlock_regen_sync_delay_count_37.YQ
         1.814  f8g_genlock_regen_sync_delay_count_37.G4
         0.604  CHOICE270.F4
         0.683  CHOICE270.G4

f8g_genlock_regen_sync_delay_count_39
   f8g_genlock_regen_sync_delay_count_39.XQ
         0.808  f8g_genlock_regen_sync_delay_count_39.F1
         0.415  CHOICE270.F3
         0.433  CHOICE270.G3

f8g_genlock_regen_sync_delay_count_40
   f8g_genlock_regen_sync_delay_count_39.YQ
         0.730  f8g_genlock_regen_sync_delay_count_39.G3
         0.506  CHOICE270.F2
         0.598  CHOICE270.G2

f8g_genlock_regen_sync_delay_count_41
   f8g_genlock_regen_sync_delay_count_41.XQ
         1.306  f8g_genlock_regen_sync_delay_count_41.F4
         0.560  CHOICE270.G1
         0.555  CHOICE276.F1

f8g_genlock_regen_sync_delay_count_42
   f8g_genlock_regen_sync_delay_count_41.YQ
         0.674  f8g_genlock_regen_sync_delay_count_41.G3
         0.379  CHOICE181.F4
         0.765  CHOICE276.F2

f8g_genlock_regen_sync_delay_count_43
   f8g_genlock_regen_sync_delay_count_43.XQ
         1.270  f8g_genlock_regen_sync_delay_count_43.F4
         0.346  CHOICE181.F3
         0.360  CHOICE276.F4

f8g_genlock_regen_sync_delay_count_44
   f8g_genlock_regen_sync_delay_count_43.YQ
         1.401  f8g_genlock_regen_sync_delay_count_43.G2
         0.498  N24890.F2
         0.534  CHOICE276.G1

f8g_genlock_regen_sync_delay_count_45
   f8g_genlock_regen_sync_delay_count_45.XQ
         1.590  f8g_genlock_regen_sync_delay_count_45.F4
         0.560  N24890.F1
         0.384  CHOICE276.G3

f8g_genlock_regen_sync_delay_count_46
   f8g_genlock_regen_sync_delay_count_45.YQ
         1.606  f8g_genlock_regen_sync_delay_count_45.G3
         0.588  CHOICE276.G2
         0.496  CHOICE203.F2

f8g_genlock_regen_sync_delay_count_47
   f8g_genlock_regen_sync_delay_count_47.XQ
         0.811  f8g_genlock_regen_sync_delay_count_47.F1
         0.433  CHOICE276.G4
         0.354  CHOICE203.F4

f8g_genlock_regen_sync_delay_count_48
   f8g_genlock_regen_sync_delay_count_47.YQ
         0.481  f8g_genlock_regen_sync_delay_count_47.G2
         0.481  f8g_genlock_regen_sync_delay_count_49.G2
         0.358  N24890.F3

f8g_genlock_regen_sync_delay_count_49
   f8g_genlock_regen_sync_delay_count_49.XQ
         0.349  f8g_genlock_regen_sync_delay_count_49.F4
         0.371  f8g_genlock_regen_sync_delay_count_49.G4
         0.349  N24890.F4

f8g_genlock_regen_sync_delay_count_inst_cy_26
   f8g_genlock_regen_sync_delay_count<24>.COUT
         0.000  f8g_genlock_regen_sync_delay_count<25>.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_28
   f8g_genlock_regen_sync_delay_count<25>.COUT
         0.000  f8g_genlock_regen_sync_delay_count_27.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_30
   f8g_genlock_regen_sync_delay_count_27.COUT
         0.000  f8g_genlock_regen_sync_delay_count_29.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_32
   f8g_genlock_regen_sync_delay_count_29.COUT
         0.000  f8g_genlock_regen_sync_delay_count_31.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_34
   f8g_genlock_regen_sync_delay_count_31.COUT
         0.000  f8g_genlock_regen_sync_delay_count_33.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_36
   f8g_genlock_regen_sync_delay_count_33.COUT
         0.000  f8g_genlock_regen_sync_delay_count_35.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_38
   f8g_genlock_regen_sync_delay_count_35.COUT
         0.000  f8g_genlock_regen_sync_delay_count_37.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_40
   f8g_genlock_regen_sync_delay_count_37.COUT
         0.000  f8g_genlock_regen_sync_delay_count_39.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_42
   f8g_genlock_regen_sync_delay_count_39.COUT
         0.000  f8g_genlock_regen_sync_delay_count_41.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_44
   f8g_genlock_regen_sync_delay_count_41.COUT
         0.000  f8g_genlock_regen_sync_delay_count_43.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_46
   f8g_genlock_regen_sync_delay_count_43.COUT
         0.000  f8g_genlock_regen_sync_delay_count_45.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_48
   f8g_genlock_regen_sync_delay_count_45.COUT
         0.000  f8g_genlock_regen_sync_delay_count_47.CIN

f8g_genlock_regen_sync_delay_count_inst_cy_50
   f8g_genlock_regen_sync_delay_count_47.COUT
         0.000  f8g_genlock_regen_sync_delay_count_49.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<11>_cyo
   f8g_genlock_regen__n0040<10>.COUT
         0.000  f8g_genlock_regen__n0040<12>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<13>_cyo
   f8g_genlock_regen__n0040<12>.COUT
         0.000  f8g_genlock_regen__n0040<14>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<15>_cyo
   f8g_genlock_regen__n0040<14>.COUT
         0.000  f8g_genlock_regen__n0040<16>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<17>_cyo
   f8g_genlock_regen__n0040<16>.COUT
         0.000  f8g_genlock_regen__n0040<18>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<19>_cyo
   f8g_genlock_regen__n0040<18>.COUT
         0.000  f8g_genlock_regen__n0040<20>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<1>_cyo
   f8g_genlock_regen__n0040<0>.COUT
         0.000  f8g_genlock_regen__n0040<2>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<21>_cyo
   f8g_genlock_regen__n0040<20>.COUT
         0.000  f8g_genlock_regen__n0040<22>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<23>_cyo
   f8g_genlock_regen__n0040<22>.COUT
         0.000  f8g_genlock_regen__n0040<24>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<3>_cyo
   f8g_genlock_regen__n0040<2>.COUT
         0.000  f8g_genlock_regen__n0040<4>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<5>_cyo
   f8g_genlock_regen__n0040<4>.COUT
         0.000  f8g_genlock_regen__n0040<6>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<7>_cyo
   f8g_genlock_regen__n0040<6>.COUT
         0.000  f8g_genlock_regen__n0040<8>.CIN

f8g_genlock_regen_sync_genlock_regen0__n0040<9>_cyo
   f8g_genlock_regen__n0040<8>.COUT
         0.000  f8g_genlock_regen__n0040<10>.CIN

f8g_genlock_regen_sync_pulse
   f8g_genlock_regen_sync_pulse.YQ
         2.104  f8g_genlock_regen_sync_delay_count<24>.F1
         2.231  f8g_genlock_regen_sync_delay_count<24>.G1
         2.619  f8g_genlock_regen_sync_delay_count<25>.F3
         2.556  f8g_genlock_regen_sync_delay_count<25>.G4
         2.594  f8g_genlock_regen_sync_delay_count_27.F2
         2.224  f8g_genlock_regen_sync_delay_count_27.G1
         2.428  f8g_genlock_regen_sync_delay_count_29.F1
         2.224  f8g_genlock_regen_sync_delay_count_29.G1
         2.649  f8g_genlock_regen_sync_delay_count_31.F3
         2.426  f8g_genlock_regen_sync_delay_count_31.G2
         2.419  f8g_genlock_regen_sync_delay_count_33.F4
         2.353  f8g_genlock_regen_sync_delay_count_33.G3
         2.631  f8g_genlock_regen_sync_delay_count_35.F3
         2.385  f8g_genlock_regen_sync_delay_count_35.G3
         2.775  f8g_genlock_regen_sync_delay_count_37.F2
         2.652  f8g_genlock_regen_sync_delay_count_37.G3
         2.649  f8g_genlock_regen_sync_delay_count_39.F3
         2.745  f8g_genlock_regen_sync_delay_count_39.G2
         2.632  f8g_genlock_regen_sync_delay_count_41.F3
         2.413  f8g_genlock_regen_sync_delay_count_41.G4
         2.479  f8g_genlock_regen_sync_delay_count_43.F2
         2.637  f8g_genlock_regen_sync_delay_count_43.G4
         2.587  f8g_genlock_regen_sync_delay_count_45.F1
         2.650  f8g_genlock_regen_sync_delay_count_45.G4
         2.742  f8g_genlock_regen_sync_delay_count_47.F3
         2.357  f8g_genlock_regen_sync_delay_count_47.G4
         2.618  f8g_genlock_regen_sync_delay_count_49.F3
         1.537  f8g_genlock_regen_sync_delay_count_49.G3

f8g_genlock_regen_sync_pulse_delayed
   f8g_genlock_regen_sync_pulse_delayed.XQ
         1.282  f8g_genlock_regen__n0029.F4
         1.478  f8g_genlock_regen__n0059.F1
         1.189  f8g_genlock_regen__n0058.F1
         1.181  f8g_genlock_regen__n0058.G2

f8g_genlock_regen_window_end
   f8g_genlock_regen_window_end.XQ
         1.221  f8g_genlock_regen_no_pulse_temp.BY
         0.735  f8g_genlock_regen_no_pulse.CE
         0.427  f8g_genlock_regen__n0058.F4

f8g_genlock_regen_window_start
   f8g_genlock_regen_window_end.YQ
         1.249  f8g_genlock_regen_illegal_pulse.CE
         1.779  f8g_genlock_regen_illegal_pulse_temp.BY
         1.007  f8g_genlock_regen__n0058.G4

genlock_resync
   genlock_resync.Y
         1.204  led2_o.OTCLK1

led1_o_OBUF
   _n0004.Y
         1.086  led1_o.O1

mosi_i_IBUF
   mosi_i.I
         2.909  Tri_Level_Channel_1_serial_interfacing_spl_div<8>.BY
         3.509  Tri_Level_Channel_1_serial_interfacing_spl_div<9>.BY
         3.514  Tri_Level_Channel_1_serial_interfacing_lpf_msb.BY
         2.195  Tri_Level_Channel_1_serial_interfacing_sysclk_sel.BY
         2.220  Tri_Level_Channel_1_serial_interfacing_phasedelay<10>.BY
         2.510  Tri_Level_Channel_1_serial_interfacing_phasedelay<11>.BY
         2.237  Tri_Level_Channel_1_serial_interfacing_phasedelay<12>.BY
         2.834  Tri_Level_Channel_1_serial_interfacing_phasedelay<13>.BY
         2.568  Tri_Level_Channel_1_serial_interfacing_phasedelay<21>.BY
         2.826  Tri_Level_Channel_1_serial_interfacing_phasedelay<14>.BY
         2.568  Tri_Level_Channel_1_serial_interfacing_phasedelay<22>.BY
         2.552  Tri_Level_Channel_1_serial_interfacing_phasedelay<15>.BY
         2.885  Tri_Level_Channel_1_serial_interfacing_phasedelay<23>.BY
         2.551  Tri_Level_Channel_1_serial_interfacing_phasedelay<16>.BY
         2.886  Tri_Level_Channel_1_serial_interfacing_phasedelay<17>.BY
         2.818  Tri_Level_Channel_1_serial_interfacing_phasedelay<18>.BY
         2.855  Tri_Level_Channel_1_serial_interfacing_phasedelay<19>.BY
         2.218  Tri_Level_Channel_1_serial_interfacing_phasedelay<0>.BY
         1.649  Tri_Level_Channel_1_serial_interfacing_phasedelay<1>.BY
         2.053  Tri_Level_Channel_1_serial_interfacing_phasedelay<2>.BY
         2.510  Tri_Level_Channel_1_serial_interfacing_phasedelay<3>.BY
         1.775  Tri_Level_Channel_1_serial_interfacing_phasedelay<4>.BY
         2.095  Tri_Level_Channel_1_serial_interfacing_phasedelay<5>.BY
         2.218  Tri_Level_Channel_1_serial_interfacing_phasedelay<6>.BY
         2.496  Tri_Level_Channel_1_serial_interfacing_phasedelay<7>.BY
         2.237  Tri_Level_Channel_1_serial_interfacing_phasedelay<8>.BY
         2.220  Tri_Level_Channel_1_serial_interfacing_phasedelay<9>.BY
         2.497  Tri_Level_Channel_1_serial_interfacing_sync_mode<0>.BY
         2.503  Tri_Level_Channel_1_serial_interfacing_sync_mode<1>.BY
         2.914  Tri_Level_Channel_1_serial_interfacing_spl_div<0>.BY
         2.909  Tri_Level_Channel_1_serial_interfacing_spl_div<1>.BY
         3.205  Tri_Level_Channel_1_serial_interfacing_spl_div<2>.BY
         2.914  Tri_Level_Channel_1_serial_interfacing_spl_div<3>.BY
         2.898  Tri_Level_Channel_1_serial_interfacing_spl_div<4>.BY
         3.820  Tri_Level_Channel_1_serial_interfacing_spl_div<5>.BY
         2.562  Tri_Level_Channel_1_serial_interfacing_spl_div<6>.BY
         3.820  Tri_Level_Channel_1_serial_interfacing_spl_div<7>.BY

mreset_i_IBUF
   mreset_i.I
         1.444  reset_sequencer_1_reset_delay_count<0>.SR
         1.444  reset_sequencer_1_reset_delay_count<2>.SR
         2.044  reset_sequencer_1_reset_delay_count<4>.SR
         0.909  reset_sequencer_1_reset_genmon_delay_count<0>.SR
         0.909  reset_sequencer_1_reset_genmon_delay_count<2>.SR
         1.520  reset_sequencer_1_reset_genmon_delay_count<4>.SR
         3.042  led3_o.SR
         2.665  reset_sequencer_1_tick_160ms_count<11>.SR
         3.285  reset_sequencer_1_tick_160ms_count<24>.SR
         2.350  reset_sequencer_1_tick_160ms_count<21>.SR
         3.285  reset_sequencer_1_tick_160ms_count<15>.SR
         3.559  reset_sequencer_1_tick_160ms_count<23>.SR
         2.955  reset_sequencer_1_tick_160ms_count<17>.SR
         3.286  reset_sequencer_1_tick_160ms_count<19>.SR
         2.357  reset_sequencer_1_tick_160ms_count<13>.SR
         1.715  reset_sequencer_1_reset_genlock.SR
         1.768  reset_sequencer_1_tick_160ms_count<1>.SR
         1.768  reset_sequencer_1_tick_160ms_count<3>.SR
         2.793  reset_sequencer_1_tick_160ms_count<5>.SR
         2.793  reset_sequencer_1_tick_160ms_count<7>.SR
         2.665  reset_sequencer_1_tick_160ms_count<9>.SR
         1.714  reset_sequencer_1_reset_genlock_o.SR
         1.202  reset_sequencer_1_reset_genmon_o.SR

reset_sequencer_1__n0009
   reset_sequencer_1_tick_160ms_count<13>.Y
         0.382  reset_sequencer_1_tick_160ms_count<11>.F3
         0.404  reset_sequencer_1_tick_160ms_count<11>.G4
         0.410  reset_sequencer_1_tick_160ms_count<24>.F3
         0.468  reset_sequencer_1_tick_160ms_count<24>.G3
         0.673  reset_sequencer_1_tick_160ms_count<21>.F3
         0.691  reset_sequencer_1_tick_160ms_count<21>.G3
         0.410  reset_sequencer_1_tick_160ms_count<15>.F3
         0.468  reset_sequencer_1_tick_160ms_count<15>.G3
         0.803  reset_sequencer_1_tick_160ms_count<23>.F3
         0.861  reset_sequencer_1_tick_160ms_count<23>.G3
         0.719  reset_sequencer_1_tick_160ms_count<17>.F3
         0.777  reset_sequencer_1_tick_160ms_count<17>.G3
         0.386  reset_sequencer_1_tick_160ms_count<19>.F3
         0.340  reset_sequencer_1_tick_160ms_count<19>.G4
         0.082  reset_sequencer_1_tick_160ms_count<13>.F3
         0.747  reset_sequencer_1_tick_160ms_count<1>.F3
         0.805  reset_sequencer_1_tick_160ms_count<1>.G3
         0.747  reset_sequencer_1_tick_160ms_count<3>.F3
         0.805  reset_sequencer_1_tick_160ms_count<3>.G3
         0.382  reset_sequencer_1_tick_160ms_count<5>.F3
         0.400  reset_sequencer_1_tick_160ms_count<5>.G3
         0.386  reset_sequencer_1_tick_160ms_count<7>.F3
         0.400  reset_sequencer_1_tick_160ms_count<7>.G3
         0.382  reset_sequencer_1_tick_160ms_count<9>.F4
         0.440  reset_sequencer_1_tick_160ms_count<9>.G3

reset_sequencer_1__n0010
   reset_sequencer_1_reset_genlock.Y
         0.014  reset_sequencer_1_reset_genlock.F4

reset_sequencer_1__n0011
   reset_sequencer_1__n0020.Y
         1.337  reset_sequencer_1_reset_genmon_o.CE
         0.028  reset_sequencer_1__n0020.F4

reset_sequencer_1__n0017
   reset_sequencer_1_reset_genlock.X
         0.887  reset_sequencer_1_reset_delay_count<0>.CE
         0.887  reset_sequencer_1_reset_delay_count<2>.CE
         0.921  reset_sequencer_1_reset_delay_count<4>.CE

reset_sequencer_1__n0020
   reset_sequencer_1__n0020.X
         0.630  reset_sequencer_1_reset_genmon_delay_count<0>.CE
         0.630  reset_sequencer_1_reset_genmon_delay_count<2>.CE
         0.916  reset_sequencer_1_reset_genmon_delay_count<4>.CE

reset_sequencer_1_reset_delay_count<0>
   reset_sequencer_1_reset_delay_count<0>.XQ
         0.519  reset_sequencer_1_reset_delay_count<0>.F1
         0.836  N22107.F1

reset_sequencer_1_reset_delay_count<1>
   reset_sequencer_1_reset_delay_count<0>.YQ
         0.383  reset_sequencer_1_reset_delay_count<0>.G4
         0.971  reset_sequencer_1_reset_genlock.G3

reset_sequencer_1_reset_delay_count<2>
   reset_sequencer_1_reset_delay_count<2>.XQ
         0.539  reset_sequencer_1_reset_delay_count<2>.F2
         1.056  reset_sequencer_1_reset_genlock.G2

reset_sequencer_1_reset_delay_count<3>
   reset_sequencer_1_reset_delay_count<2>.YQ
         0.443  reset_sequencer_1_reset_delay_count<2>.G3
         0.934  reset_sequencer_1_reset_genlock.G1

reset_sequencer_1_reset_delay_count<4>
   reset_sequencer_1_reset_delay_count<4>.XQ
         0.550  reset_sequencer_1_reset_delay_count<4>.F1
         0.503  N22107.F2

reset_sequencer_1_reset_delay_count<5>
   reset_sequencer_1_reset_delay_count<4>.YQ
         0.383  reset_sequencer_1_reset_delay_count<4>.G4
         0.369  N22107.F4

reset_sequencer_1_reset_delay_count_LPM_COUNTER_4__n0000<1>_cyo
   reset_sequencer_1_reset_delay_count<0>.COUT
         0.000  reset_sequencer_1_reset_delay_count<2>.CIN

reset_sequencer_1_reset_delay_count_LPM_COUNTER_4__n0000<3>_cyo
   reset_sequencer_1_reset_delay_count<2>.COUT
         0.000  reset_sequencer_1_reset_delay_count<4>.CIN

reset_sequencer_1_reset_genlock
   reset_sequencer_1_reset_genlock.YQ
         1.453  reset_sequencer_1_reset_genlock_o.BY
         0.511  reset_sequencer_1__n0020.F2

reset_sequencer_1_reset_genlock_o
   reset_sequencer_1_reset_genlock_o.YQ
         2.554  Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>.SR
         2.554  Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>.SR
         3.173  Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>.SR
         3.173  Tri_Level_Channel_1_frame_sync_delaying_delay_count<5>.SR
         3.462  Tri_Level_Channel_1_frame_sync_delaying_delay_count<7>.SR
         3.462  Tri_Level_Channel_1_frame_sync_delaying_delay_count<9>.SR
         3.511  Tri_Level_Channel_1_frame_sync_delaying_delay_count<11>.SR
         3.511  Tri_Level_Channel_1_frame_sync_delaying_delay_count<13>.SR
         2.485  Tri_Level_Channel_1_frame_sync_delaying_delay_count<15>.SR
         2.485  Tri_Level_Channel_1_frame_sync_delaying_delay_count<17>.SR
         3.805  Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>.SR
         3.805  Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>.SR
         3.147  Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>.SR
         1.721  f8g_genlock_regen_sync_delay_count<24>.SR
         1.721  f8g_genlock_regen_sync_delay_count<25>.SR
         2.331  f8g_genlock_regen_sync_delay_count_27.SR
         2.331  f8g_genlock_regen_sync_delay_count_29.SR
         2.016  f8g_genlock_regen_sync_delay_count_31.SR
         2.016  f8g_genlock_regen_sync_delay_count_33.SR
         1.285  f8g_genlock_regen_sync_delay_count_35.SR
         1.285  f8g_genlock_regen_sync_delay_count_37.SR
         1.576  f8g_genlock_regen_sync_delay_count_39.SR
         1.576  f8g_genlock_regen_sync_delay_count_41.SR
         2.186  f8g_genlock_regen_sync_delay_count_43.SR
         2.186  f8g_genlock_regen_sync_delay_count_45.SR
         1.888  f8g_genlock_regen_sync_delay_count_47.SR
         1.888  f8g_genlock_regen_sync_delay_count_49.SR
         1.340  f4m_genlock_regen_sync_delay_count<24>.SR
         1.340  f4m_genlock_regen_sync_delay_count<25>.SR
         1.942  f4m_genlock_regen_sync_delay_count_27.SR
         1.942  f4m_genlock_regen_sync_delay_count_29.SR
         1.965  f4m_genlock_regen_sync_delay_count_31.SR
         1.965  f4m_genlock_regen_sync_delay_count_33.SR
         2.259  f4m_genlock_regen_sync_delay_count_35.SR
         2.259  f4m_genlock_regen_sync_delay_count_37.SR
         2.274  f4m_genlock_regen_sync_delay_count_39.SR
         2.274  f4m_genlock_regen_sync_delay_count_41.SR
         2.541  f4m_genlock_regen_sync_delay_count_43.SR
         2.541  f4m_genlock_regen_sync_delay_count_45.SR
         2.574  f4m_genlock_regen_sync_delay_count_47.SR
         2.574  f4m_genlock_regen_sync_delay_count_49.SR
         1.956  f4m_i.SR
         1.956  f8g_i.SR
         4.152  mosi_i.SR
         2.911  ext31_o.SR
         4.446  cs1_i.SR
         3.797  Tri_Level_Channel_1_genlock_sync.SR
         2.751  Tri_Level_Channel_1_frame_sync_delaying_sync_delayed.SR
         1.575  f8g_genlock_regen_lookat_sync_pulse.SR
         4.126  f4m_genlock_regen_lookat_sync_pulse.SR
         1.886  f8g_genlock_regen_sync_count<23>.SR
         4.820  Tri_Level_Channel_1_frame_sync_delaying_frame_count<10>.F3
         0.801  f8g_genlock_regen_sync_pulse.SR
         1.358  f4m_genlock_regen_window_end.SR
         4.498  f4m_genlock_regen_sync_count<1>.SR
         4.498  f4m_genlock_regen_sync_count<3>.SR
         2.608  f4m_genlock_regen_sync_count<5>.SR
         2.608  f4m_genlock_regen_sync_count<7>.SR
         2.932  f4m_genlock_regen_sync_count<9>.SR
         1.599  f8g_genlock_regen_window_end.SR
         3.628  f4m_genlock_regen_sync_count<11>.SR
         3.833  f4m_genlock_regen_sync_count<21>.SR
         3.543  f4m_genlock_regen_sync_count<12>.SR
         3.542  f4m_genlock_regen_sync_count<15>.SR
         3.833  f4m_genlock_regen_sync_count<23>.SR
         3.509  f4m_genlock_regen_sync_count<17>.SR
         4.533  f4m_genlock_regen_sync_count<25>.SR
         3.579  f4m_genlock_regen_sync_count<19>.SR
         1.579  f8g_genlock_regen_sync_count<1>.SR
         1.579  f8g_genlock_regen_sync_count<3>.SR
         1.877  f8g_genlock_regen_sync_count<5>.SR
         2.170  f8g_genlock_regen_sync_count<7>.SR
         1.894  f8g_genlock_regen_sync_count<9>.SR
         3.877  Tri_Level_Channel_1_frame_sync_delaying_line_count<1>.F2
         4.048  Tri_Level_Channel_1_frame_sync_delaying_line_count<2>.F3
         4.209  Tri_Level_Channel_1_frame_sync_delaying_line_count<3>.F2
         4.508  Tri_Level_Channel_1_frame_sync_delaying_line_count<4>.F2
         4.157  Tri_Level_Channel_1_frame_sync_delaying_line_count<5>.F2
         4.227  Tri_Level_Channel_1_frame_sync_delaying_line_count<6>.F2
         4.227  Tri_Level_Channel_1_frame_sync_delaying_line_count<7>.F2
         4.490  Tri_Level_Channel_1_frame_sync_delaying_line_count<8>.F2
         4.561  Tri_Level_Channel_1_frame_sync_delaying_line_count<9>.F2
         2.586  f4m_genlock_regen_genlock_ok_o.SR
         1.894  f8g_genlock_regen_sync_count<11>.SR
         2.756  f8g_genlock_regen_sync_count<21>.SR
         2.130  f8g_genlock_regen_sync_count<12>.SR
         2.723  f8g_genlock_regen_sync_count<22>.SR
         2.446  f8g_genlock_regen_sync_count<15>.SR
         2.163  f8g_genlock_regen_sync_count<17>.SR
         2.163  f8g_genlock_regen_sync_count<25>.SR
         2.163  f8g_genlock_regen_sync_count<19>.SR
         2.510  f8g_genlock_regen_genlock_ok_o.SR
         4.820  Tri_Level_Channel_1_frame_sync_delaying_frame_count<0>.F3
         4.762  Tri_Level_Channel_1_frame_sync_delaying_frame_count<1>.F3
         4.896  Tri_Level_Channel_1_frame_sync_delaying_frame_count<2>.F2
         4.762  Tri_Level_Channel_1_frame_sync_delaying_frame_count<3>.F3
         5.018  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.SR
         5.123  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.F3
         5.181  Tri_Level_Channel_1_frame_sync_delaying_frame_count<8>.G3
         5.123  Tri_Level_Channel_1_frame_sync_delaying_frame_count<5>.F3
         5.431  Tri_Level_Channel_1_frame_sync_delaying_frame_count<6>.F3
         4.896  Tri_Level_Channel_1_frame_sync_delaying_frame_count<7>.F2
         1.628  f4m_genlock_regen_sync_pulse.SR
         3.295  f4m_genlock_regen_sync_count<22>.SR
         3.353  Tri_Level_Channel_1_serial_interfacing_spl_div<8>.SR
         3.064  Tri_Level_Channel_1_serial_interfacing_spl_div<9>.SR
         2.149  Tri_Level_Channel_1_frame_sync_delaying_pulse_ok.SR
         2.127  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.F4
         2.149  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1__n0001.G4
         5.431  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.F3
         5.489  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0000.G3
         4.171  Tri_Level_Channel_1_frame_sync_delaying_line_count_2__n0001.G2
         5.166  Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.F3
         5.224  Tri_Level_Channel_1_frame_sync_delaying_frame_count_3__n0001.G3
         5.166  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.F3
         5.224  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0000.G3
         4.080  Tri_Level_Channel_1_frame_sync_delaying_line_count_6__n0001.G3
         2.022  f8g_genlock_regen_sync_pulse_delayed.SR
         2.585  f4m_genlock_regen_genlock_error_count<2>.SR
         2.497  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.F4
         2.576  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0__n0001.G4
         3.543  f4m_genlock_regen_sync_count<13>.SR
         2.303  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.F1
         2.316  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4__n0001.G1
         5.095  Tri_Level_Channel_1_frame_sync_delaying_sync_waiting.SR
         3.047  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.F1
         3.174  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8__n0001.G1
         3.825  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.F2
         3.917  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11__n0001.G2
         4.454  Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.F2
         4.546  Tri_Level_Channel_1_serial_interfacing_spl_div_o_3__n0001.G2
         4.064  Tri_Level_Channel_1_serial_interfacing_lpf_o<2>.SR
         3.294  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.F1
         3.307  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15__n0001.G1
         3.759  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.F3
         3.817  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23__n0001.G3
         3.801  Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.F2
         3.893  Tri_Level_Channel_1_serial_interfacing_spl_div_o_7__n0001.G2
         3.588  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.F2
         3.680  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19__n0001.G2
         2.439  Tri_Level_Channel_1_serial_interfacing_lpf_msb.SR
         2.011  Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.F1
         2.138  Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0__n0001.G1
         5.079  Tri_Level_Channel_1_frame_sync_delaying_frame_count_6__n0001.G3
         4.522  Tri_Level_Channel_1_frame_sync_delaying_line_count_3__n0001.G1
         4.320  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.SR
         3.720  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<1>.F3
         4.080  Tri_Level_Channel_1_frame_sync_delaying_line_count_7__n0001.G3
         2.027  f8g_genlock_regen_lookat_sync_pulse_delayed.SR
         1.358  f4m_genlock_regen_lookat_sync_pulse_delayed.SR
         2.271  f4m_genlock_regen_no_pulse.SR
         4.316  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.SR
         4.173  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<3>.F1
         2.106  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.F4
         2.128  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1__n0001.G4
         2.516  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.F4
         2.595  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5__n0001.G4
         4.085  Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.F3
         4.143  Tri_Level_Channel_1_serial_interfacing_lpf_o_1__n0000.G3
         2.142  Tri_Level_Channel_1_serial_interfacing_sysclk_sel.SR
         4.320  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.SR
         4.085  Tri_Level_Channel_1_frame_sync_delaying_div10_11_count<2>.G4
         3.623  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.F1
         3.750  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9__n0001.G1
         3.972  Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.F3
         3.990  Tri_Level_Channel_1_serial_interfacing_spl_div_o_0__n0001.G3
         3.338  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.F1
         3.465  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12__n0001.G1
         2.621  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.F1
         2.634  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20__n0001.G1
         3.504  Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.F2
         3.596  Tri_Level_Channel_1_serial_interfacing_spl_div_o_4__n0001.G2
         2.872  f4m_genlock_regen_sync_2_delayed.SR
         3.656  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.F1
         3.783  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16__n0001.G1
         4.156  Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.F2
         4.248  Tri_Level_Channel_1_serial_interfacing_spl_div_o_8__n0001.G2
         4.954  Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.F2
         5.046  Tri_Level_Channel_1_frame_sync_delaying_frame_count_10__n0001.G2
         4.954  Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.F2
         5.046  Tri_Level_Channel_1_frame_sync_delaying_frame_count_0__n0000.G2
         4.038  Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.F3
         4.056  Tri_Level_Channel_1_frame_sync_delaying_line_count_0__n0001.G3
         2.879  Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.F2
         2.971  Tri_Level_Channel_1_serial_interfacing_spl_div_o_5__n0001.G2
         5.392  Tri_Level_Channel_1_frame_sync_delaying_frame_count_7__n0001.G2
         4.301  Tri_Level_Channel_1_frame_sync_delaying_line_count_4__n0001.G2
         4.029  Tri_Level_Channel_1_frame_sync_delaying_line_count_8__n0001.G3
         1.666  f4m_genlock_regen_illegal_pulse.SR
         2.713  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.F1
         2.840  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2__n0001.G1
         2.880  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.F4
         2.959  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6__n0001.G4
         2.292  f4m_genlock_regen_no_pulse_temp.SR
         4.180  Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.F2
         4.134  Tri_Level_Channel_1_serial_interfacing_spl_div_o_1__n0001.G2
         3.945  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.F2
         4.037  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13__n0001.G2
         3.705  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.F4
         3.784  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21__n0001.G4
         3.240  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.F1
         3.367  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17__n0001.G1
         3.742  Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.F3
         3.800  Tri_Level_Channel_1_serial_interfacing_spl_div_o_9__n0001.G3
         2.331  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.F1
         2.344  Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0__n0001.G1
         1.915  f8g_genlock_regen_illegal_pulse.SR
         1.432  f8g_genlock_regen_sync_2_delayed.SR
         4.339  Tri_Level_Channel_1_frame_sync_delaying_line_count_1__n0001.G3
         4.076  Tri_Level_Channel_1_frame_sync_delaying_line_count_5__n0001.G3
         1.570  f8g_genlock_regen_genlock_error_count<0>.SR
         2.585  f4m_genlock_regen_genlock_error_count<0>.SR
         4.410  Tri_Level_Channel_1_frame_sync_delaying_line_count_9__n0001.G3
         1.570  f8g_genlock_regen_no_pulse_temp.SR
         3.786  Tri_Level_Channel_1_serial_interfacing_phasedelay<10>.SR
         3.712  Tri_Level_Channel_1_serial_interfacing_phasedelay<11>.SR
         3.760  Tri_Level_Channel_1_serial_interfacing_phasedelay<12>.SR
         2.150  Tri_Level_Channel_1_serial_interfacing_phasedelay<13>.SR
         3.081  Tri_Level_Channel_1_serial_interfacing_phasedelay<21>.SR
         2.792  Tri_Level_Channel_1_serial_interfacing_phasedelay<14>.SR
         3.081  Tri_Level_Channel_1_serial_interfacing_phasedelay<22>.SR
         3.447  Tri_Level_Channel_1_serial_interfacing_phasedelay<15>.SR
         3.071  Tri_Level_Channel_1_serial_interfacing_phasedelay<23>.SR
         3.148  Tri_Level_Channel_1_serial_interfacing_phasedelay<16>.SR
         3.072  Tri_Level_Channel_1_serial_interfacing_phasedelay<17>.SR
         3.355  Tri_Level_Channel_1_serial_interfacing_phasedelay<18>.SR
         2.437  Tri_Level_Channel_1_serial_interfacing_phasedelay<19>.SR
         3.463  Tri_Level_Channel_1_serial_interfacing_phasedelay<0>.SR
         3.464  Tri_Level_Channel_1_serial_interfacing_phasedelay<1>.SR
         3.618  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.F2
         3.710  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3__n0001.G2
         3.434  Tri_Level_Channel_1_serial_interfacing_phasedelay<2>.SR
         3.811  Tri_Level_Channel_1_serial_interfacing_phasedelay<3>.SR
         3.455  Tri_Level_Channel_1_serial_interfacing_phasedelay<4>.SR
         3.178  Tri_Level_Channel_1_serial_interfacing_phasedelay<5>.SR
         2.737  Tri_Level_Channel_1_serial_interfacing_phasedelay<6>.SR
         3.031  Tri_Level_Channel_1_serial_interfacing_phasedelay<7>.SR
         3.760  Tri_Level_Channel_1_serial_interfacing_phasedelay<8>.SR
         1.268  f8g_genlock_regen_illegal_pulse_temp.SR
         2.277  f4m_genlock_regen_illegal_pulse_temp.SR
         3.786  Tri_Level_Channel_1_serial_interfacing_phasedelay<9>.SR
         1.741  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.F1
         1.754  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7__n0001.G1
         1.721  f8g_genlock_regen_genlock_error_count<2>.SR
         1.611  f8g_genlock_regen_no_pulse.SR
         2.628  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.F1
         2.641  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10__n0001.G1
         2.445  f8g_genlock_regen_sync_count<13>.SR
         3.663  Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.F3
         3.721  Tri_Level_Channel_1_serial_interfacing_spl_div_o_2__n0001.G3
         3.156  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.F3
         3.214  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14__n0001.G3
         3.084  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.F4
         3.163  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22__n0001.G4
         3.797  Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.F2
         3.889  Tri_Level_Channel_1_serial_interfacing_spl_div_o_6__n0001.G2
         3.787  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.F3
         3.845  Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18__n0001.G3
         2.751  Tri_Level_Channel_1_serial_interfacing_sync_mode<0>.SR
         2.465  Tri_Level_Channel_1_serial_interfacing_sync_mode<1>.SR
         1.749  f4m_genlock_regen_sync_pulse_delayed.SR
         3.037  Tri_Level_Channel_1_serial_interfacing_spl_div<0>.SR
         3.353  Tri_Level_Channel_1_serial_interfacing_spl_div<1>.SR
         3.055  Tri_Level_Channel_1_serial_interfacing_spl_div<2>.SR
         3.037  Tri_Level_Channel_1_serial_interfacing_spl_div<3>.SR
         3.053  Tri_Level_Channel_1_serial_interfacing_spl_div<4>.SR
         2.757  Tri_Level_Channel_1_serial_interfacing_spl_div<5>.SR
         3.054  Tri_Level_Channel_1_serial_interfacing_spl_div<6>.SR
         3.067  Tri_Level_Channel_1_serial_interfacing_spl_div<7>.SR

reset_sequencer_1_reset_genmon_delay_count<0>
   reset_sequencer_1_reset_genmon_delay_count<0>.XQ
         0.754  reset_sequencer_1_reset_genmon_delay_count<0>.F2
         0.569  N22050.F1

reset_sequencer_1_reset_genmon_delay_count<1>
   reset_sequencer_1_reset_genmon_delay_count<0>.YQ
         0.554  reset_sequencer_1_reset_genmon_delay_count<0>.G2
         0.386  reset_sequencer_1__n0020.G3

reset_sequencer_1_reset_genmon_delay_count<2>
   reset_sequencer_1_reset_genmon_delay_count<2>.XQ
         0.543  reset_sequencer_1_reset_genmon_delay_count<2>.F1
         1.341  reset_sequencer_1__n0020.G2

reset_sequencer_1_reset_genmon_delay_count<3>
   reset_sequencer_1_reset_genmon_delay_count<2>.YQ
         0.383  reset_sequencer_1_reset_genmon_delay_count<2>.G4
         0.598  reset_sequencer_1__n0020.G1

reset_sequencer_1_reset_genmon_delay_count<4>
   reset_sequencer_1_reset_genmon_delay_count<4>.XQ
         0.508  reset_sequencer_1_reset_genmon_delay_count<4>.F2
         0.374  N22050.F4

reset_sequencer_1_reset_genmon_delay_count<5>
   reset_sequencer_1_reset_genmon_delay_count<4>.YQ
         0.368  reset_sequencer_1_reset_genmon_delay_count<4>.G3
         0.350  N22050.F3

reset_sequencer_1_reset_genmon_delay_count_LPM_COUNTER_5__n0000<1>_cyo
   reset_sequencer_1_reset_genmon_delay_count<0>.COUT
         0.000  reset_sequencer_1_reset_genmon_delay_count<2>.CIN

reset_sequencer_1_reset_genmon_delay_count_LPM_COUNTER_5__n0000<3>_cyo
   reset_sequencer_1_reset_genmon_delay_count<2>.COUT
         0.000  reset_sequencer_1_reset_genmon_delay_count<4>.CIN

reset_sequencer_1_reset_genmon_o
   reset_sequencer_1_reset_genmon_o.YQ
         1.490  led2_o.SR
         1.982  _n0004.F2

reset_sequencer_1_tick_160ms
   reset_sequencer_1_tick_160ms_count<13>.YQ
         1.437  reset_sequencer_1_reset_genlock.F2
         1.586  reset_sequencer_1__n0020.F3

reset_sequencer_1_tick_160ms_count<0>
   reset_sequencer_1_tick_160ms_count<1>.YQ
         0.337  reset_sequencer_1_tick_160ms_count__n0003<0>.F4
         1.736  CHOICE309.F1

reset_sequencer_1_tick_160ms_count<10>
   reset_sequencer_1_tick_160ms_count<11>.YQ
         0.354  reset_sequencer_1_tick_160ms_count__n0003<10>.F4
         0.714  CHOICE339.F3

reset_sequencer_1_tick_160ms_count<11>
   reset_sequencer_1_tick_160ms_count<11>.XQ
         0.366  reset_sequencer_1_tick_160ms_count__n0003<10>.G3
         0.370  CHOICE339.F4

reset_sequencer_1_tick_160ms_count<12>
   reset_sequencer_1_tick_160ms_count<24>.YQ
         0.354  reset_sequencer_1_tick_160ms_count__n0003<12>.F4
         0.543  CHOICE339.F1

reset_sequencer_1_tick_160ms_count<13>
   reset_sequencer_1_tick_160ms_count<13>.XQ
         0.421  reset_sequencer_1_tick_160ms_count__n0003<12>.G4
         0.618  N24911.G2

reset_sequencer_1_tick_160ms_count<14>
   reset_sequencer_1_tick_160ms_count<15>.YQ
         0.510  reset_sequencer_1_tick_160ms_count__n0003<14>.F2
         1.166  N24911.G1

reset_sequencer_1_tick_160ms_count<15>
   reset_sequencer_1_tick_160ms_count<15>.XQ
         0.366  reset_sequencer_1_tick_160ms_count__n0003<14>.G3
         0.360  N24911.G3

reset_sequencer_1_tick_160ms_count<16>
   reset_sequencer_1_tick_160ms_count<17>.YQ
         0.391  reset_sequencer_1_tick_160ms_count__n0003<16>.F4
         1.047  N24911.G4

reset_sequencer_1_tick_160ms_count<17>
   reset_sequencer_1_tick_160ms_count<17>.XQ
         0.366  reset_sequencer_1_tick_160ms_count__n0003<16>.G3
         1.023  CHOICE309.G3

reset_sequencer_1_tick_160ms_count<18>
   reset_sequencer_1_tick_160ms_count<19>.YQ
         0.348  reset_sequencer_1_tick_160ms_count__n0003<18>.F4
         0.335  CHOICE317.F3

reset_sequencer_1_tick_160ms_count<19>
   reset_sequencer_1_tick_160ms_count<19>.XQ
         0.548  reset_sequencer_1_tick_160ms_count__n0003<18>.G2
         0.456  CHOICE317.F2

reset_sequencer_1_tick_160ms_count<1>
   reset_sequencer_1_tick_160ms_count<1>.XQ
         0.350  reset_sequencer_1_tick_160ms_count__n0003<0>.G3
         1.850  CHOICE309.F2

reset_sequencer_1_tick_160ms_count<20>
   reset_sequencer_1_tick_160ms_count<21>.YQ
         0.383  reset_sequencer_1_tick_160ms_count__n0003<20>.F4
         0.369  CHOICE317.F4

reset_sequencer_1_tick_160ms_count<21>
   reset_sequencer_1_tick_160ms_count<21>.XQ
         0.333  reset_sequencer_1_tick_160ms_count__n0003<20>.G3
         1.079  CHOICE324.F2

reset_sequencer_1_tick_160ms_count<22>
   reset_sequencer_1_tick_160ms_count<23>.YQ
         0.354  reset_sequencer_1_tick_160ms_count__n0003<22>.F4
         1.000  CHOICE309.F3

reset_sequencer_1_tick_160ms_count<23>
   reset_sequencer_1_tick_160ms_count<23>.XQ
         0.366  reset_sequencer_1_tick_160ms_count__n0003<22>.G3
         0.567  CHOICE317.F1

reset_sequencer_1_tick_160ms_count<24>
   reset_sequencer_1_tick_160ms_count<24>.XQ
         0.624  reset_sequencer_1_tick_160ms_count__n0003<24>.F4
         0.807  CHOICE309.G2

reset_sequencer_1_tick_160ms_count<2>
   reset_sequencer_1_tick_160ms_count<3>.YQ
         0.504  reset_sequencer_1_tick_160ms_count__n0003<2>.F2
         1.307  CHOICE324.F3

reset_sequencer_1_tick_160ms_count<3>
   reset_sequencer_1_tick_160ms_count<3>.XQ
         0.548  reset_sequencer_1_tick_160ms_count__n0003<2>.G1
         1.395  CHOICE324.F4

reset_sequencer_1_tick_160ms_count<4>
   reset_sequencer_1_tick_160ms_count<5>.YQ
         0.474  reset_sequencer_1_tick_160ms_count__n0003<4>.F2
         1.761  CHOICE324.F1

reset_sequencer_1_tick_160ms_count<5>
   reset_sequencer_1_tick_160ms_count<5>.XQ
         0.360  reset_sequencer_1_tick_160ms_count__n0003<4>.G3
         0.414  CHOICE332.F3

reset_sequencer_1_tick_160ms_count<6>
   reset_sequencer_1_tick_160ms_count<7>.YQ
         0.348  reset_sequencer_1_tick_160ms_count__n0003<6>.F4
         0.515  CHOICE332.F1

reset_sequencer_1_tick_160ms_count<7>
   reset_sequencer_1_tick_160ms_count<7>.XQ
         0.536  reset_sequencer_1_tick_160ms_count__n0003<6>.G1
         0.326  CHOICE332.F4

reset_sequencer_1_tick_160ms_count<8>
   reset_sequencer_1_tick_160ms_count<9>.YQ
         0.504  reset_sequencer_1_tick_160ms_count__n0003<8>.F2
         0.539  CHOICE332.F2

reset_sequencer_1_tick_160ms_count<9>
   reset_sequencer_1_tick_160ms_count<9>.XQ
         0.542  reset_sequencer_1_tick_160ms_count__n0003<8>.G1
         0.480  CHOICE339.F2

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<11>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<10>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<12>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<13>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<12>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<14>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<15>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<14>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<16>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<17>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<16>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<18>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<19>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<18>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<20>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<1>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<0>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<2>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<21>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<20>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<22>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<23>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<22>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<24>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<3>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<2>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<4>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<5>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<4>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<6>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<7>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<6>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<8>.CIN

reset_sequencer_1_tick_160ms_count_LPM_COUNTER_3__n0003<9>_cyo
   reset_sequencer_1_tick_160ms_count__n0003<8>.COUT
         0.000  reset_sequencer_1_tick_160ms_count__n0003<10>.CIN

reset_sequencer_1_tick_160ms_count__n0003<0>
   reset_sequencer_1_tick_160ms_count__n0003<0>.X
         0.854  reset_sequencer_1_tick_160ms_count<1>.G1

reset_sequencer_1_tick_160ms_count__n0003<10>
   reset_sequencer_1_tick_160ms_count__n0003<10>.X
         0.367  reset_sequencer_1_tick_160ms_count<11>.G3

reset_sequencer_1_tick_160ms_count__n0003<11>
   reset_sequencer_1_tick_160ms_count__n0003<10>.Y
         0.183  reset_sequencer_1_tick_160ms_count<11>.F2

reset_sequencer_1_tick_160ms_count__n0003<12>
   reset_sequencer_1_tick_160ms_count__n0003<12>.X
         0.309  reset_sequencer_1_tick_160ms_count<24>.G4

reset_sequencer_1_tick_160ms_count__n0003<13>
   reset_sequencer_1_tick_160ms_count__n0003<12>.Y
         0.820  reset_sequencer_1_tick_160ms_count<13>.F1

reset_sequencer_1_tick_160ms_count__n0003<14>
   reset_sequencer_1_tick_160ms_count__n0003<14>.X
         0.323  reset_sequencer_1_tick_160ms_count<15>.G4

reset_sequencer_1_tick_160ms_count__n0003<15>
   reset_sequencer_1_tick_160ms_count__n0003<14>.Y
         0.183  reset_sequencer_1_tick_160ms_count<15>.F2

reset_sequencer_1_tick_160ms_count__n0003<16>
   reset_sequencer_1_tick_160ms_count__n0003<16>.X
         0.024  reset_sequencer_1_tick_160ms_count<17>.G4

reset_sequencer_1_tick_160ms_count__n0003<17>
   reset_sequencer_1_tick_160ms_count__n0003<16>.Y
         0.181  reset_sequencer_1_tick_160ms_count<17>.F1

reset_sequencer_1_tick_160ms_count__n0003<18>
   reset_sequencer_1_tick_160ms_count__n0003<18>.X
         0.408  reset_sequencer_1_tick_160ms_count<19>.G2

reset_sequencer_1_tick_160ms_count__n0003<19>
   reset_sequencer_1_tick_160ms_count__n0003<18>.Y
         0.313  reset_sequencer_1_tick_160ms_count<19>.F4

reset_sequencer_1_tick_160ms_count__n0003<1>
   reset_sequencer_1_tick_160ms_count__n0003<0>.Y
         0.502  reset_sequencer_1_tick_160ms_count<1>.F1

reset_sequencer_1_tick_160ms_count__n0003<20>
   reset_sequencer_1_tick_160ms_count__n0003<20>.X
         0.364  reset_sequencer_1_tick_160ms_count<21>.G4

reset_sequencer_1_tick_160ms_count__n0003<21>
   reset_sequencer_1_tick_160ms_count__n0003<20>.Y
         0.377  reset_sequencer_1_tick_160ms_count<21>.F4

reset_sequencer_1_tick_160ms_count__n0003<22>
   reset_sequencer_1_tick_160ms_count__n0003<22>.X
         0.323  reset_sequencer_1_tick_160ms_count<23>.G4

reset_sequencer_1_tick_160ms_count__n0003<23>
   reset_sequencer_1_tick_160ms_count__n0003<22>.Y
         0.183  reset_sequencer_1_tick_160ms_count<23>.F2

reset_sequencer_1_tick_160ms_count__n0003<24>
   reset_sequencer_1_tick_160ms_count__n0003<24>.X
         0.595  reset_sequencer_1_tick_160ms_count<24>.F4

reset_sequencer_1_tick_160ms_count__n0003<2>
   reset_sequencer_1_tick_160ms_count__n0003<2>.X
         0.410  reset_sequencer_1_tick_160ms_count<3>.G2

reset_sequencer_1_tick_160ms_count__n0003<3>
   reset_sequencer_1_tick_160ms_count__n0003<2>.Y
         0.183  reset_sequencer_1_tick_160ms_count<3>.F2

reset_sequencer_1_tick_160ms_count__n0003<4>
   reset_sequencer_1_tick_160ms_count__n0003<4>.X
         0.532  reset_sequencer_1_tick_160ms_count<5>.G2

reset_sequencer_1_tick_160ms_count__n0003<5>
   reset_sequencer_1_tick_160ms_count__n0003<4>.Y
         0.510  reset_sequencer_1_tick_160ms_count<5>.F1

reset_sequencer_1_tick_160ms_count__n0003<6>
   reset_sequencer_1_tick_160ms_count__n0003<6>.X
         0.735  reset_sequencer_1_tick_160ms_count<7>.G4

reset_sequencer_1_tick_160ms_count__n0003<7>
   reset_sequencer_1_tick_160ms_count__n0003<6>.Y
         0.313  reset_sequencer_1_tick_160ms_count<7>.F4

reset_sequencer_1_tick_160ms_count__n0003<8>
   reset_sequencer_1_tick_160ms_count__n0003<8>.X
         0.309  reset_sequencer_1_tick_160ms_count<9>.G4

reset_sequencer_1_tick_160ms_count__n0003<9>
   reset_sequencer_1_tick_160ms_count__n0003<8>.Y
         0.181  reset_sequencer_1_tick_160ms_count<9>.F1

sck_i_BUFGP
   sck_i_BUFGP/BUFG.O
         0.881  Tri_Level_Channel_1_serial_interfacing_bitptr<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_bitptr<2>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_bitptr<4>.CLK
         0.915  mosi_i.ICLK1
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<8>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<9>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_lpf_msb.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_sysclk_sel.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_bitptr_0_1.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<10>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_phasedelay<11>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<12>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<13>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<21>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<14>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<22>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<15>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<23>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<16>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<17>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<18>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<19>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<1>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<2>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<3>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<4>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<5>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<6>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<7>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<8>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_phasedelay<9>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_sync_mode<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_sync_mode<1>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<0>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<1>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<2>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<3>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<4>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<5>.CLK
         0.881  Tri_Level_Channel_1_serial_interfacing_spl_div<6>.CLK
         0.880  Tri_Level_Channel_1_serial_interfacing_spl_div<7>.CLK

sck_i_BUFGP/IBUFG
   sck_i.I
         2.744  sck_i_BUFGP/BUFG.I0

