Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun  2 18:38:32 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   432 |
| Unused register locations in slices containing registers |   772 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |           22 |
|      6 |            1 |
|      8 |           50 |
|     10 |           17 |
|     12 |           34 |
|     14 |            7 |
|    16+ |          295 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1062 |          224 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2126 |          433 |
| Yes          | No                    | No                     |            9828 |         1573 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4724 |          710 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                             Enable Signal                                                                                                             |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_2802_reg[3][0]                                                                                                                                          | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_2802_reg[0]_0[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                        |                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/q[35]_i_1_n_0                                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[5]_0[0]                                                                                                                                         | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[5][0]                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[5]_0[0]                                                                                                                                         | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_84_reg_2911_reg[5][0]                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                  | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                          |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                          |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                         | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[34]                                                                                                                                       | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                  | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1__0_n_0                                                                                                                                     | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/wrreq47_out                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                        | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_CTRL_s_axi_U/waddr                                                                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                               | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                             | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                                                                     | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/p_55_in                                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                         |                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                          | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                          | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                               | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                             | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_6_reg_3126_reg[3]                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_7_reg_3131_reg[15]                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_6_reg_3126_reg[3]                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_6_reg_3126_reg[15]                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_54_reg_3046_reg[15][0]                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_81_1_reg_3051_pp0_iter1_reg_reg[0][0]                                                                                                                        | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_3_reg_3091_reg[15]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                    | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_81_1_reg_3051_pp0_iter1_reg_reg[0][0]                                                                                                                        | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_4_reg_3096_reg[15]                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[3]                                                                                                                   | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_81_1_reg_3051_pp0_iter1_reg_reg[0][0]                                                                                                                        | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_5_reg_3101_reg[15]                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_1_reg_3051_reg[15][0]                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                            | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                      | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2[4]_i_1_n_0                                                                                                                                           |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                   | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/NUM_BYTES_READ_fu_98_reg[1][0]                                                                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                               |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter1_fsm_reg[2]                                                                                                                                              | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_CTRL_s_axi_U/ar_hs                                                                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__0_n_0                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                                               | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_CTRL_s_axi_U/aw_hs                                                                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1_n_0                                                                                                                                           | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                                   | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_iter0_fsm_reg[9]                                                                                                                                       | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_iter2_fsm_reg[2]                                                                                                                                                     | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[5]_i_1_n_0                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2_reg[34]_3[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1_n_0                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[5]_i_1_n_0                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_arbiter.m_grant_hot_i_reg[0][0]                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                         |                                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/start_addr_reg[30][0]                                                                                                                 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/aw_hs                                                                                                                                                                              |                                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1__2_n_0                                                                                                                          | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/tmp_6_reg_507_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm_reg[2]                                                                                                                                              | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/brmerge_reg_1017_pp0_iter1_reg_reg[0]                                                                                                                 |                                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_NS_iter1_fsm[4]                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                          | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                       |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                                           | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                     | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__1_n_0                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/wrreq47_out                                                                                                                                                   | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/q_reg[0]_0                                                                                                                                                    | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/aw_hs                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__5_n_0                                                                                                                              | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/aw_hs                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1__0_n_0                                                                                                                          | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                      |                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                      |                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                      |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/tmp_8_reg_484_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/E[0]                                                                                                                                                          | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                      |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_67_in                                                                                                                               | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0][0]                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[3].data_buf_reg[16][0]                                                                                     | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[3].data_buf_reg[16]_0[0]                                                                                          |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf_reg[24][0]                                                                                     | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf_reg[24]_0[0]                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[2].data_buf_reg[8][0]                                                                                      | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[2].data_buf_reg[8]_0[0]                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/conservative_gen.throttl_cnt_reg[0][0]                                                                                                                                  | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                      |                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/p_35_in                                                                                                                                                      | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.len_cnt_reg[0][0]                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[7][0]                                                                                                                       |                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/conservative_gen.throttl_cnt_reg[7][0]                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p2_0                                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/acc_load_reg_13070                                                                                                                                                                                                | design_1_i/pwm_0/U0/p_Repl2_0_trunc_reg_1526[0]_i_1_n_0                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                      | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                                           |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0][0]                                                                                                                  | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                               | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_2_reg_1670_reg[0][0]                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/conservative_gen.throttl_cnt_reg[7][0]                                                                                                                                  | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                          | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/out_p_V0                                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/E[0]                                                                                                                                                           | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_3_reg_1681_reg[0][0]                                                                                                                          |                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                 |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                         | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[5]_i_1_n_0                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_ce08                                                                                                                                               |                                                                                                                                                                                                                                              |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1__6_n_0                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                             | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/full_n_i_1__2_n_0                                                                                                                                    | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_reg_2[0]                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                      | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                       | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                            | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                             | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                    | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                           | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                        |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                     | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_5_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                       |                                                                                                                                                                                                                                              |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[5]_i_1_n_0                                                                                                                                    |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                              | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_3_reg_3091_reg[12]_0                                                                                                                                             | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_3_reg_3091_reg[12][0]                                                                                                                                                   |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_1_reg_3051_reg[12][0]                                                                                                                                                   |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/SS[0]                                                                                                                                                                             |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_54_reg_3046_reg[12][0]                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_6_reg_3126_reg[0]                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_6_reg_3126_reg[12]                                                                                                                                                      |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_4_reg_3096_reg[12]_0                                                                                                                                             | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_4_reg_3096_reg[12][0]                                                                                                                                                   |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_5_reg_3101_reg[12]_0                                                                                                                                             | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_5_reg_3101_reg[12][0]                                                                                                                                                   |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_7_reg_3131_reg[0]                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_7_reg_3131_reg[12]                                                                                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_TEST_s_axi_U/aw_hs                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_4_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                              |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                              |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                             |                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm1                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/cycle_count                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                              |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                              |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                              | design_1_i/pwm_0/U0/p_Val2_4_reg_1566[7]_i_1_n_0                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                         | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_2802_reg[0]                                                                                                                                             | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_2802_reg[0]_0[1]                                                                                                                                               |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_5400                                                                                                                                                            |                                                                                                                                                                                                                                              |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_5360                                                                                                                                                            |                                                                                                                                                                                                                                              |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/tmp_36_reg_1768_reg[14][0]                                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_3_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                              |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_5440                                                                                                                                                            |                                                                                                                                                                                                                                              |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_strb_gen[2].data_buf_reg[31][0]                                                                                                            | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[2].data_buf_reg[16][0]                                                                                                      |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/rcCmdIn_V_load_reg_950_reg[0]                                                                                                                         |                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/rcCmdIn_V_load_1_reg_960_reg[15][0]                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/m_V_ce01                                                                                                                                                                                         | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/acc                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_strb_gen[1].data_buf_reg[15]                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/rcCmdIn_V_load_3_reg_988_reg[15][0]                                                                                                                   |                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[2].data_buf_reg[16][0]                                                                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[18]_0                                                                                                                                           | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_84_reg_2911_reg[18][0]                                                                                                                                                 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_11_reg_2650_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/last_error_pos_V_0_reg[15][0]                                                                                                                                       | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/SR[0]                                                                                                                                                                                       |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/last_error_pos_V_1_reg[15][0]                                                                                                                                       | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/last_error_pos_V_1_reg[15]_0[0]                                                                                                                                                             |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/rcCmdIn_V_ce05219_out                                                                                                                                 |                                                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_strb_gen[1].data_buf_reg[15]                                                                                                               |                                                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_2609_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_strb_gen[1].data_buf_reg[0][0]                                                                                                             | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[1].data_buf_reg[15][0]                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_21_reg_2716_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                         | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[2].data_buf_reg[16][0]                                                                                                      |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[18]_0                                                                                                                                           | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_85_reg_2916_reg[18][0]                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                               | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/last_error_pos_V_0_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                              |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_2_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                              |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                          | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                       |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_935_reg[0]                                                                                                                               |                                                                                                                                                                                                                                              |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                          | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                              |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/sect_cnt_reg[0][0]                                                                                                                                            | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                   | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                          | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        |                                                                                                                                                                                                                                              |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0][0]                                                                                                                                    | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_NS_iter1_fsm19_out                                                                                                                                        |                                                                                                                                                                                                                                              |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                        | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                          | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/r_V_reg_1711_reg[13][0]                                                                                                                                      |                                                                                                                                                                                                                                              |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_SBUS_data/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                              |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/waddr_reg[7][0]                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                                  | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                                                | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                7 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                             | design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                    |                6 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                                           | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                  |               17 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_CTRL_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                             | design_1_i/flightmain_0/U0/flightmain_CTRL_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                    |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_48_fu_1349_p2[0]                                                                                                                                             |                                                                                                                                                                                                                                              |                9 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                  | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                                                                 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                               | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                                                   | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                                               | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                        | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/p_0_in16_out                                                                                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/p_0_in18_out                                                                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/p_0_in14_out                                                                                                                                                                                     |                                                                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/rdata_data[31]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                              |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/p_cvt_i_18_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                              |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/rdata_data_reg[31]_i_3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/rdata_data_reg[31]_i_4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                              |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/integral_pos_V_1                                                                                                                                                                     | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/integral_pos_V_1_reg[31]                                                                                                                                                                    |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_TEST_s_axi_U/rdata_data                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/reg_396_reg[7]_i_7_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rdata_data_reg[31]_i_4_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/integral_pos_V_0                                                                                                                                                                     | design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/integral_pos_V_0_reg[15]                                                                                                                                                                    |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/rcCmdIn_V_load_1_reg_960_reg[15]_i_4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/rdata_data_reg[31]_i_8_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/rdata_data_reg[31]_i_4_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/p_55_in                                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_2802_reg[3][0]                                                                                                                                          |                                                                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/p_Val2_11_reg_2650_reg[15]_i_4_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                              |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/rdata_data_reg[31]_i_6_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/rdata_data_reg[31]_i_8_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/rdata_data_reg[31]_i_15_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/rdata_data_reg[31]_i_18_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/rdata_data_reg[31]_i_20_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage3                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage6                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               13 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage7                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage8                                                                                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                                   | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/rdreq56_out                                                                                                                                                   | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                              |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/wrreq47_out                                                                                                                                                   | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq47_out                                                                                                                                     | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                                           | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                   |               17 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                              |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                          | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                              |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                              |                5 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                  |                                                                                                                                                                                                                                              |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                              |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/rdreq56_out                                                                                                                                     | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                             | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |                9 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                          | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |               11 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               12 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               12 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                              |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                          |               22 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/rdreq56_out                                                                                                                                                   | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/rs_wreq/p_tmp_reg__3                                                                                                                                                    |                                                                                                                                                                                                                                              |               18 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/acc_load_reg_13070                                                                                                                                                                                                |                                                                                                                                                                                                                                              |               16 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               16 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_ready                                                                                                                                                            |                                                                                                                                                                                                                                              |               18 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/last_error_pos_V_1_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                              |               19 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/rdreq88_out                                                                                                                                         | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |               13 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                              |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                       |                                                                                                                                                                                                                                              |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                              |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                              |               10 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               14 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/p_tmp_reg__3_0[0]                                                                                                                                            |                                                                                                                                                                                                                                              |               20 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ce                                                                                                                                                    |                                                                                                                                                                                                                                              |               20 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/p_tmp_reg__3_2[0]                                                                                                                                            |                                                                                                                                                                                                                                              |               22 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/cmdIn_V_ce04                                                                                                                                                        |                                                                                                                                                                                                                                              |               23 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/p_Val2_16_fu_919_p2_i_19_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                              |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/p_Val2_17_fu_864_p2_i_19_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                              |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/tmp_73_reg_1952_reg[14][0]                                                                                                                                   |                                                                                                                                                                                                                                              |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_81_2_reg_3056_reg[12]                                                                                                                                               |                                                                                                                                                                                                                                              |               25 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_17_reg_27310                                                                                                                                                 |                                                                                                                                                                                                                                              |               18 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/mul1_reg_1763_reg[13][0]                                                                                                                                     |                                                                                                                                                                                                                                              |               26 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                   |               41 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               46 |            164 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_81_1_reg_3051_pp0_iter1_reg_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                              |               32 |            168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_43_reg_2891_reg[16][0]                                                                                                                                       |                                                                                                                                                                                                                                              |               32 |            170 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               23 |            170 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/int_ap_ready_reg                                                                                                                                      |                                                                                                                                                                                                                                              |               27 |            172 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/flightmain_0/U0/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                               |               42 |            174 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_16_reg_2766_reg[16][0]                                                                                                                                       |                                                                                                                                                                                                                                              |               30 |            190 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/int_ap_ready_reg                                                                                                                                             |                                                                                                                                                                                                                                              |               35 |            202 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_44_reg_2901_reg[44][0]                                                                                                                                       |                                                                                                                                                                                                                                              |               26 |            214 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/p_tmp_reg__3                                                                                                                                                 |                                                                                                                                                                                                                                              |               35 |            220 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/addconv3_reg_2960_reg[32][0]                                                                                                                                        |                                                                                                                                                                                                                                              |               40 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_42_reg_2871_reg[16][0]                                                                                                                                       |                                                                                                                                                                                                                                              |               39 |            268 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/r_V_2_7_reg_3015_reg[33][0]                                                                                                                                         |                                                                                                                                                                                                                                              |               40 |            298 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/p_Val2_8_i1_reg_1898_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                              |               50 |            340 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       | design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                             |               71 |            380 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |              227 |           1068 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


