$date
	Thu Mar 27 14:30:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_test $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$var reg 3 # in [2:0] $end
$var reg 1 $ rstn $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 3 % in [2:0] $end
$var wire 1 $ rst $end
$var reg 3 & dff_q [2:0] $end
$var reg 3 ' out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
bx %
1$
bx #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
bx &
1"
#20
0"
b10 #
b10 %
#25
bx !
bx '
b10 &
1"
#30
0"
b11 #
b11 %
#35
b11 &
b10 !
b10 '
1"
#40
0"
#45
b11 !
b11 '
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
