
stm32-environmental-sensor-node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006264  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  080063f4  080063f4  000163f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006498  08006498  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006498  08006498  00016498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064a0  080064a0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064a0  080064a0  000164a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064a4  080064a4  000164a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080064a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008d4  2000005c  08006504  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000930  08006504  00020930  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017f6f  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003181  00000000  00000000  0003803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001608  00000000  00000000  0003b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000110d  00000000  00000000  0003c7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a36  00000000  00000000  0003d8d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a79d  00000000  00000000  0006530b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3893  00000000  00000000  0007faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000630c  00000000  00000000  0017333c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00179648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080063dc 	.word	0x080063dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080063dc 	.word	0x080063dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HTS221_ReadWhoAmI>:

//-----------------------------------------------------
// 1) WHO_AM_I
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadWhoAmI(uint8_t *id)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    return I2C_ReadReg(HTS221_I2C_ADDR, HTS221_WHO_AM_I_REG, id);
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	210f      	movs	r1, #15
 8000588:	20be      	movs	r0, #190	; 0xbe
 800058a:	f000 f99f 	bl	80008cc <I2C_ReadReg>
 800058e:	4603      	mov	r3, r0
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <HTS221_Init>:

//-----------------------------------------------------
// 2) INIT
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    uint8_t av_conf = 0b10100100;
 800059e:	23a4      	movs	r3, #164	; 0xa4
 80005a0:	71fb      	strb	r3, [r7, #7]
    status = I2C_WriteReg(HTS221_I2C_ADDR, HTS221_AV_CONF, av_conf);
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	461a      	mov	r2, r3
 80005a6:	2110      	movs	r1, #16
 80005a8:	20be      	movs	r0, #190	; 0xbe
 80005aa:	f000 f971 	bl	8000890 <I2C_WriteReg>
 80005ae:	4603      	mov	r3, r0
 80005b0:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK) return status;
 80005b2:	79bb      	ldrb	r3, [r7, #6]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <HTS221_Init+0x24>
 80005b8:	79bb      	ldrb	r3, [r7, #6]
 80005ba:	e00f      	b.n	80005dc <HTS221_Init+0x44>

    uint8_t ctrl1 = (1 << 7) | (1 << 2) | (1 << 0);
 80005bc:	2385      	movs	r3, #133	; 0x85
 80005be:	717b      	strb	r3, [r7, #5]
    status = I2C_WriteReg(HTS221_I2C_ADDR, HTS221_CTRL_REG1, ctrl1);
 80005c0:	797b      	ldrb	r3, [r7, #5]
 80005c2:	461a      	mov	r2, r3
 80005c4:	2120      	movs	r1, #32
 80005c6:	20be      	movs	r0, #190	; 0xbe
 80005c8:	f000 f962 	bl	8000890 <I2C_WriteReg>
 80005cc:	4603      	mov	r3, r0
 80005ce:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK) return status;
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <HTS221_Init+0x42>
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	e000      	b.n	80005dc <HTS221_Init+0x44>

    return HAL_OK;
 80005da:	2300      	movs	r3, #0
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <HTS221_ReadCalibration>:

//-----------------------------------------------------
// 3) CALIBRACIÓN
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadCalibration(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
    uint8_t H0, H1;
    uint8_t T0_L, T1_L, T0T1_MSB;
    uint8_t buf[2];

    I2C_ReadReg(HTS221_I2C_ADDR, 0x30, &H0);
 80005ea:	f107 030d 	add.w	r3, r7, #13
 80005ee:	461a      	mov	r2, r3
 80005f0:	2130      	movs	r1, #48	; 0x30
 80005f2:	20be      	movs	r0, #190	; 0xbe
 80005f4:	f000 f96a 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x31, &H1);
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	461a      	mov	r2, r3
 80005fe:	2131      	movs	r1, #49	; 0x31
 8000600:	20be      	movs	r0, #190	; 0xbe
 8000602:	f000 f963 	bl	80008cc <I2C_ReadReg>

    calib.H0_rH = H0 / 2.0f;
 8000606:	7b7b      	ldrb	r3, [r7, #13]
 8000608:	ee07 3a90 	vmov	s15, r3
 800060c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000610:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000614:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000618:	4b46      	ldr	r3, [pc, #280]	; (8000734 <HTS221_ReadCalibration+0x150>)
 800061a:	edc3 7a00 	vstr	s15, [r3]
    calib.H1_rH = H1 / 2.0f;
 800061e:	7b3b      	ldrb	r3, [r7, #12]
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000628:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	4b40      	ldr	r3, [pc, #256]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000632:	edc3 7a01 	vstr	s15, [r3, #4]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x36 | HTS221_AUTO_INCREMENT, buf, 2);
 8000636:	1d3a      	adds	r2, r7, #4
 8000638:	2302      	movs	r3, #2
 800063a:	21b6      	movs	r1, #182	; 0xb6
 800063c:	20be      	movs	r0, #190	; 0xbe
 800063e:	f000 f963 	bl	8000908 <I2C_ReadMulti>
    calib.H0_T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000642:	797b      	ldrb	r3, [r7, #5]
 8000644:	021b      	lsls	r3, r3, #8
 8000646:	b21a      	sxth	r2, r3
 8000648:	793b      	ldrb	r3, [r7, #4]
 800064a:	b21b      	sxth	r3, r3
 800064c:	4313      	orrs	r3, r2
 800064e:	b21a      	sxth	r2, r3
 8000650:	4b38      	ldr	r3, [pc, #224]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000652:	811a      	strh	r2, [r3, #8]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3A | HTS221_AUTO_INCREMENT, buf, 2);
 8000654:	1d3a      	adds	r2, r7, #4
 8000656:	2302      	movs	r3, #2
 8000658:	21ba      	movs	r1, #186	; 0xba
 800065a:	20be      	movs	r0, #190	; 0xbe
 800065c:	f000 f954 	bl	8000908 <I2C_ReadMulti>
    calib.H1_T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000660:	797b      	ldrb	r3, [r7, #5]
 8000662:	021b      	lsls	r3, r3, #8
 8000664:	b21a      	sxth	r2, r3
 8000666:	793b      	ldrb	r3, [r7, #4]
 8000668:	b21b      	sxth	r3, r3
 800066a:	4313      	orrs	r3, r2
 800066c:	b21a      	sxth	r2, r3
 800066e:	4b31      	ldr	r3, [pc, #196]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000670:	815a      	strh	r2, [r3, #10]

    I2C_ReadReg(HTS221_I2C_ADDR, 0x32, &T0_L);
 8000672:	f107 030b 	add.w	r3, r7, #11
 8000676:	461a      	mov	r2, r3
 8000678:	2132      	movs	r1, #50	; 0x32
 800067a:	20be      	movs	r0, #190	; 0xbe
 800067c:	f000 f926 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x33, &T1_L);
 8000680:	f107 030a 	add.w	r3, r7, #10
 8000684:	461a      	mov	r2, r3
 8000686:	2133      	movs	r1, #51	; 0x33
 8000688:	20be      	movs	r0, #190	; 0xbe
 800068a:	f000 f91f 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x35, &T0T1_MSB);
 800068e:	f107 0309 	add.w	r3, r7, #9
 8000692:	461a      	mov	r2, r3
 8000694:	2135      	movs	r1, #53	; 0x35
 8000696:	20be      	movs	r0, #190	; 0xbe
 8000698:	f000 f918 	bl	80008cc <I2C_ReadReg>

    uint8_t T0_M =  T0T1_MSB & 0x03;
 800069c:	7a7b      	ldrb	r3, [r7, #9]
 800069e:	f003 0303 	and.w	r3, r3, #3
 80006a2:	73fb      	strb	r3, [r7, #15]
    uint8_t T1_M = (T0T1_MSB & 0x0C) >> 2;
 80006a4:	7a7b      	ldrb	r3, [r7, #9]
 80006a6:	109b      	asrs	r3, r3, #2
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	73bb      	strb	r3, [r7, #14]

    calib.T0_degC = ((T0_M << 8) | T0_L) / 8.0f;
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	021b      	lsls	r3, r3, #8
 80006b4:	7afa      	ldrb	r2, [r7, #11]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	ee07 3a90 	vmov	s15, r3
 80006bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006c0:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80006c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006c8:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <HTS221_ReadCalibration+0x150>)
 80006ca:	edc3 7a03 	vstr	s15, [r3, #12]
    calib.T1_degC = ((T1_M << 8) | T1_L) / 8.0f;
 80006ce:	7bbb      	ldrb	r3, [r7, #14]
 80006d0:	021b      	lsls	r3, r3, #8
 80006d2:	7aba      	ldrb	r2, [r7, #10]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	ee07 3a90 	vmov	s15, r3
 80006da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006de:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80006e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006e6:	4b13      	ldr	r3, [pc, #76]	; (8000734 <HTS221_ReadCalibration+0x150>)
 80006e8:	edc3 7a04 	vstr	s15, [r3, #16]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3C | HTS221_AUTO_INCREMENT, buf, 2);
 80006ec:	1d3a      	adds	r2, r7, #4
 80006ee:	2302      	movs	r3, #2
 80006f0:	21bc      	movs	r1, #188	; 0xbc
 80006f2:	20be      	movs	r0, #190	; 0xbe
 80006f4:	f000 f908 	bl	8000908 <I2C_ReadMulti>
    calib.T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 80006f8:	797b      	ldrb	r3, [r7, #5]
 80006fa:	021b      	lsls	r3, r3, #8
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	793b      	ldrb	r3, [r7, #4]
 8000700:	b21b      	sxth	r3, r3
 8000702:	4313      	orrs	r3, r2
 8000704:	b21a      	sxth	r2, r3
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000708:	829a      	strh	r2, [r3, #20]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3E | HTS221_AUTO_INCREMENT, buf, 2);
 800070a:	1d3a      	adds	r2, r7, #4
 800070c:	2302      	movs	r3, #2
 800070e:	21be      	movs	r1, #190	; 0xbe
 8000710:	20be      	movs	r0, #190	; 0xbe
 8000712:	f000 f8f9 	bl	8000908 <I2C_ReadMulti>
    calib.T1_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000716:	797b      	ldrb	r3, [r7, #5]
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b21a      	sxth	r2, r3
 800071c:	793b      	ldrb	r3, [r7, #4]
 800071e:	b21b      	sxth	r3, r3
 8000720:	4313      	orrs	r3, r2
 8000722:	b21a      	sxth	r2, r3
 8000724:	4b03      	ldr	r3, [pc, #12]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000726:	82da      	strh	r2, [r3, #22]

    return HAL_OK;
 8000728:	2300      	movs	r3, #0
}
 800072a:	4618      	mov	r0, r3
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000078 	.word	0x20000078

08000738 <HTS221_ReadRawHumidity>:

//-----------------------------------------------------
// 4) LECTURA RAW
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadRawHumidity(int16_t *raw)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    HAL_StatusTypeDef st = I2C_ReadMulti(HTS221_I2C_ADDR, HTS221_H_OUT_L | HTS221_AUTO_INCREMENT, buf, 2);
 8000740:	f107 020c 	add.w	r2, r7, #12
 8000744:	2302      	movs	r3, #2
 8000746:	21a8      	movs	r1, #168	; 0xa8
 8000748:	20be      	movs	r0, #190	; 0xbe
 800074a:	f000 f8dd 	bl	8000908 <I2C_ReadMulti>
 800074e:	4603      	mov	r3, r0
 8000750:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <HTS221_ReadRawHumidity+0x24>
 8000758:	7bfb      	ldrb	r3, [r7, #15]
 800075a:	e009      	b.n	8000770 <HTS221_ReadRawHumidity+0x38>

    *raw = (int16_t)((buf[1] << 8) | buf[0]);
 800075c:	7b7b      	ldrb	r3, [r7, #13]
 800075e:	021b      	lsls	r3, r3, #8
 8000760:	b21a      	sxth	r2, r3
 8000762:	7b3b      	ldrb	r3, [r7, #12]
 8000764:	b21b      	sxth	r3, r3
 8000766:	4313      	orrs	r3, r2
 8000768:	b21a      	sxth	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 800076e:	2300      	movs	r3, #0
}
 8000770:	4618      	mov	r0, r3
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <HTS221_ReadRawTemperature>:

HAL_StatusTypeDef HTS221_ReadRawTemperature(int16_t *raw)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    HAL_StatusTypeDef st = I2C_ReadMulti(HTS221_I2C_ADDR, HTS221_T_OUT_L | HTS221_AUTO_INCREMENT, buf, 2);
 8000780:	f107 020c 	add.w	r2, r7, #12
 8000784:	2302      	movs	r3, #2
 8000786:	21aa      	movs	r1, #170	; 0xaa
 8000788:	20be      	movs	r0, #190	; 0xbe
 800078a:	f000 f8bd 	bl	8000908 <I2C_ReadMulti>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <HTS221_ReadRawTemperature+0x24>
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	e009      	b.n	80007b0 <HTS221_ReadRawTemperature+0x38>

    *raw = (int16_t)((buf[1] << 8) | buf[0]);
 800079c:	7b7b      	ldrb	r3, [r7, #13]
 800079e:	021b      	lsls	r3, r3, #8
 80007a0:	b21a      	sxth	r2, r3
 80007a2:	7b3b      	ldrb	r3, [r7, #12]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	4313      	orrs	r3, r2
 80007a8:	b21a      	sxth	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <HTS221_ComputeHumidity>:

//-----------------------------------------------------
// 5) CONVERSIÓN A °C y %RH
//-----------------------------------------------------
float HTS221_ComputeHumidity(int16_t raw)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	80fb      	strh	r3, [r7, #6]
    return calib.H0_rH +
 80007c2:	4b17      	ldr	r3, [pc, #92]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007c4:	ed93 7a00 	vldr	s14, [r3]
           (raw - calib.H0_T0_OUT) *
 80007c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007cc:	4a14      	ldr	r2, [pc, #80]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007ce:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80007d2:	1a9b      	subs	r3, r3, r2
 80007d4:	ee07 3a90 	vmov	s15, r3
 80007d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           (calib.H1_rH - calib.H0_rH) /
 80007dc:	4b10      	ldr	r3, [pc, #64]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007de:	ed93 6a01 	vldr	s12, [r3, #4]
 80007e2:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007e4:	edd3 7a00 	vldr	s15, [r3]
 80007e8:	ee76 7a67 	vsub.f32	s15, s12, s15
           (raw - calib.H0_T0_OUT) *
 80007ec:	ee26 6aa7 	vmul.f32	s12, s13, s15
           (calib.H1_T0_OUT - calib.H0_T0_OUT);
 80007f0:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80007f6:	461a      	mov	r2, r3
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80007fe:	1ad3      	subs	r3, r2, r3
           (calib.H1_rH - calib.H0_rH) /
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000808:	eec6 7a26 	vdiv.f32	s15, s12, s13
    return calib.H0_rH +
 800080c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000810:	eeb0 0a67 	vmov.f32	s0, s15
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	20000078 	.word	0x20000078

08000824 <HTS221_ComputeTemperature>:

float HTS221_ComputeTemperature(int16_t raw)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	80fb      	strh	r3, [r7, #6]
    return calib.T0_degC +
 800082e:	4b17      	ldr	r3, [pc, #92]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000830:	ed93 7a03 	vldr	s14, [r3, #12]
           (raw - calib.T0_OUT) *
 8000834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000838:	4a14      	ldr	r2, [pc, #80]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800083a:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	ee07 3a90 	vmov	s15, r3
 8000844:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           (calib.T1_degC - calib.T0_degC) /
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800084a:	ed93 6a04 	vldr	s12, [r3, #16]
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000850:	edd3 7a03 	vldr	s15, [r3, #12]
 8000854:	ee76 7a67 	vsub.f32	s15, s12, s15
           (raw - calib.T0_OUT) *
 8000858:	ee26 6aa7 	vmul.f32	s12, s13, s15
           (calib.T1_OUT - calib.T0_OUT);
 800085c:	4b0b      	ldr	r3, [pc, #44]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800085e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000862:	461a      	mov	r2, r3
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000866:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800086a:	1ad3      	subs	r3, r2, r3
           (calib.T1_degC - calib.T0_degC) /
 800086c:	ee07 3a90 	vmov	s15, r3
 8000870:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000874:	eec6 7a26 	vdiv.f32	s15, s12, s13
    return calib.T0_degC +
 8000878:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800087c:	eeb0 0a67 	vmov.f32	s0, s15
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000078 	.word	0x20000078

08000890 <I2C_WriteReg>:
extern I2C_HandleTypeDef hi2c2;

HAL_StatusTypeDef I2C_WriteReg(uint8_t dev_addr,
                               uint8_t reg_addr,
                               uint8_t data)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af04      	add	r7, sp, #16
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
 800089a:	460b      	mov	r3, r1
 800089c:	71bb      	strb	r3, [r7, #6]
 800089e:	4613      	mov	r3, r2
 80008a0:	717b      	strb	r3, [r7, #5]
    return HAL_I2C_Mem_Write(&hi2c2,
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	b299      	uxth	r1, r3
 80008a6:	79bb      	ldrb	r3, [r7, #6]
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	2364      	movs	r3, #100	; 0x64
 80008ac:	9302      	str	r3, [sp, #8]
 80008ae:	2301      	movs	r3, #1
 80008b0:	9301      	str	r3, [sp, #4]
 80008b2:	1d7b      	adds	r3, r7, #5
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	2301      	movs	r3, #1
 80008b8:	4803      	ldr	r0, [pc, #12]	; (80008c8 <I2C_WriteReg+0x38>)
 80008ba:	f001 fd15 	bl	80022e8 <HAL_I2C_Mem_Write>
 80008be:	4603      	mov	r3, r0
                             reg_addr,
                             I2C_MEMADD_SIZE_8BIT,
                             &data,
                             1,
                             100);  // timeout 100 ms
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200000c8 	.word	0x200000c8

080008cc <I2C_ReadReg>:

HAL_StatusTypeDef I2C_ReadReg(uint8_t dev_addr,
                              uint8_t reg_addr,
                              uint8_t *data)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af04      	add	r7, sp, #16
 80008d2:	4603      	mov	r3, r0
 80008d4:	603a      	str	r2, [r7, #0]
 80008d6:	71fb      	strb	r3, [r7, #7]
 80008d8:	460b      	mov	r3, r1
 80008da:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&hi2c2,
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	b299      	uxth	r1, r3
 80008e0:	79bb      	ldrb	r3, [r7, #6]
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	2364      	movs	r3, #100	; 0x64
 80008e6:	9302      	str	r3, [sp, #8]
 80008e8:	2301      	movs	r3, #1
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2301      	movs	r3, #1
 80008f2:	4804      	ldr	r0, [pc, #16]	; (8000904 <I2C_ReadReg+0x38>)
 80008f4:	f001 fe0c 	bl	8002510 <HAL_I2C_Mem_Read>
 80008f8:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            1,
                            100);
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200000c8 	.word	0x200000c8

08000908 <I2C_ReadMulti>:

HAL_StatusTypeDef I2C_ReadMulti(uint8_t dev_addr,
                                uint8_t reg_addr,
                                uint8_t *buf,
                                uint16_t len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af04      	add	r7, sp, #16
 800090e:	603a      	str	r2, [r7, #0]
 8000910:	461a      	mov	r2, r3
 8000912:	4603      	mov	r3, r0
 8000914:	71fb      	strb	r3, [r7, #7]
 8000916:	460b      	mov	r3, r1
 8000918:	71bb      	strb	r3, [r7, #6]
 800091a:	4613      	mov	r3, r2
 800091c:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c2,
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	b299      	uxth	r1, r3
 8000922:	79bb      	ldrb	r3, [r7, #6]
 8000924:	b29a      	uxth	r2, r3
 8000926:	2364      	movs	r3, #100	; 0x64
 8000928:	9302      	str	r3, [sp, #8]
 800092a:	88bb      	ldrh	r3, [r7, #4]
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	2301      	movs	r3, #1
 8000934:	4803      	ldr	r0, [pc, #12]	; (8000944 <I2C_ReadMulti+0x3c>)
 8000936:	f001 fdeb 	bl	8002510 <HAL_I2C_Mem_Read>
 800093a:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            buf,
                            len,
                            100);
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200000c8 	.word	0x200000c8

08000948 <uart_print>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char uart_buf[64];

void uart_print(const char *s)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
    extern UART_HandleTypeDef huart1;
    HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff fc3d 	bl	80001d0 <strlen>
 8000956:	4603      	mov	r3, r0
 8000958:	b29a      	uxth	r2, r3
 800095a:	f04f 33ff 	mov.w	r3, #4294967295
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	4803      	ldr	r0, [pc, #12]	; (8000970 <uart_print+0x28>)
 8000962:	f004 f878 	bl	8004a56 <HAL_UART_Transmit>
}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200001c4 	.word	0x200001c4

08000974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000974:	b5b0      	push	{r4, r5, r7, lr}
 8000976:	b09c      	sub	sp, #112	; 0x70
 8000978:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097a:	f000 ff7e 	bl	800187a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097e:	f000 f897 	bl	8000ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000982:	f000 fa61 	bl	8000e48 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000986:	f000 f8f5 	bl	8000b74 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800098a:	f000 f92b 	bl	8000be4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 800098e:	f000 f969 	bl	8000c64 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000992:	f000 f98d 	bl	8000cb0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000996:	f000 f9c9 	bl	8000d2c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800099a:	f000 f9f7 	bl	8000d8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800099e:	f000 fa25 	bl	8000dec <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  HAL_StatusTypeDef st_init, st_cal, st_h, st_t; //nuevo
  uint8_t whoami = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  HTS221_ReadWhoAmI(&whoami);
 80009a8:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fde5 	bl	800057c <HTS221_ReadWhoAmI>
  char uart_buf[64];


  st_init = HTS221_Init(); //nuevo
 80009b2:	f7ff fdf1 	bl	8000598 <HTS221_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  HAL_Delay(100);
 80009bc:	2064      	movs	r0, #100	; 0x64
 80009be:	f000 ffd1 	bl	8001964 <HAL_Delay>
  st_cal = HTS221_ReadCalibration();
 80009c2:	f7ff fe0f 	bl	80005e4 <HTS221_ReadCalibration>
 80009c6:	4603      	mov	r3, r0
 80009c8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  st_h = HTS221_ReadRawHumidity(&raw_h);
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff feb2 	bl	8000738 <HTS221_ReadRawHumidity>
 80009d4:	4603      	mov	r3, r0
 80009d6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	  st_t = HTS221_ReadRawTemperature(&raw_t);
 80009da:	1dbb      	adds	r3, r7, #6
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fecb 	bl	8000778 <HTS221_ReadRawTemperature>
 80009e2:	4603      	mov	r3, r0
 80009e4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

	          hum  = HTS221_ComputeHumidity(raw_h);
 80009e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fee3 	bl	80007b8 <HTS221_ComputeHumidity>
 80009f2:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
	          temp = HTS221_ComputeTemperature(raw_t);
 80009f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff ff12 	bl	8000824 <HTS221_ComputeTemperature>
 8000a00:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54

	          int t_i = (int)(temp * 100);
 8000a04:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000a08:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8000aa4 <main+0x130>
 8000a0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a14:	ee17 3a90 	vmov	r3, s15
 8000a18:	653b      	str	r3, [r7, #80]	; 0x50
	          int h_i = (int)(hum * 100);
 8000a1a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000a1e:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8000aa4 <main+0x130>
 8000a22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a2a:	ee17 3a90 	vmov	r3, s15
 8000a2e:	64fb      	str	r3, [r7, #76]	; 0x4c

	          snprintf(uart_buf, sizeof(uart_buf),
 8000a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a32:	4a1d      	ldr	r2, [pc, #116]	; (8000aa8 <main+0x134>)
 8000a34:	fb82 1203 	smull	r1, r2, r2, r3
 8000a38:	1152      	asrs	r2, r2, #5
 8000a3a:	17db      	asrs	r3, r3, #31
 8000a3c:	1ad5      	subs	r5, r2, r3
 8000a3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a40:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <main+0x134>)
 8000a42:	fb83 1302 	smull	r1, r3, r3, r2
 8000a46:	1159      	asrs	r1, r3, #5
 8000a48:	17d3      	asrs	r3, r2, #31
 8000a4a:	1acb      	subs	r3, r1, r3
 8000a4c:	2164      	movs	r1, #100	; 0x64
 8000a4e:	fb01 f303 	mul.w	r3, r1, r3
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a56:	4914      	ldr	r1, [pc, #80]	; (8000aa8 <main+0x134>)
 8000a58:	fb81 0102 	smull	r0, r1, r1, r2
 8000a5c:	1149      	asrs	r1, r1, #5
 8000a5e:	17d2      	asrs	r2, r2, #31
 8000a60:	1a88      	subs	r0, r1, r2
 8000a62:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000a64:	4a10      	ldr	r2, [pc, #64]	; (8000aa8 <main+0x134>)
 8000a66:	fb82 4201 	smull	r4, r2, r2, r1
 8000a6a:	1154      	asrs	r4, r2, #5
 8000a6c:	17ca      	asrs	r2, r1, #31
 8000a6e:	1aa2      	subs	r2, r4, r2
 8000a70:	2464      	movs	r4, #100	; 0x64
 8000a72:	fb04 f202 	mul.w	r2, r4, r2
 8000a76:	1a8a      	subs	r2, r1, r2
 8000a78:	f107 0408 	add.w	r4, r7, #8
 8000a7c:	9202      	str	r2, [sp, #8]
 8000a7e:	9001      	str	r0, [sp, #4]
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	462b      	mov	r3, r5
 8000a84:	4a09      	ldr	r2, [pc, #36]	; (8000aac <main+0x138>)
 8000a86:	2140      	movs	r1, #64	; 0x40
 8000a88:	4620      	mov	r0, r4
 8000a8a:	f004 ffef 	bl	8005a6c <sniprintf>
	                   "Temp = %d.%02d C , Hum = %d.%02d %%\r\n",
	                   t_i / 100, t_i % 100,
	                   h_i / 100, h_i % 100);

	  // Enviar por UART
	  uart_print(uart_buf);
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ff58 	bl	8000948 <uart_print>

	  HAL_Delay(500);
 8000a98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a9c:	f000 ff62 	bl	8001964 <HAL_Delay>
  {
 8000aa0:	e794      	b.n	80009cc <main+0x58>
 8000aa2:	bf00      	nop
 8000aa4:	42c80000 	.word	0x42c80000
 8000aa8:	51eb851f 	.word	0x51eb851f
 8000aac:	080063f4 	.word	0x080063f4

08000ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b096      	sub	sp, #88	; 0x58
 8000ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	2244      	movs	r2, #68	; 0x44
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f005 f808 	bl	8005ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
 8000ad0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ad2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ad6:	f002 fadf 	bl	8003098 <HAL_PWREx_ControlVoltageScaling>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ae0:	f000 fb64 	bl	80011ac <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ae4:	f002 faba 	bl	800305c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ae8:	4b21      	ldr	r3, [pc, #132]	; (8000b70 <SystemClock_Config+0xc0>)
 8000aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000aee:	4a20      	ldr	r2, [pc, #128]	; (8000b70 <SystemClock_Config+0xc0>)
 8000af0:	f023 0318 	bic.w	r3, r3, #24
 8000af4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000af8:	2314      	movs	r3, #20
 8000afa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000afc:	2301      	movs	r3, #1
 8000afe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b00:	2301      	movs	r3, #1
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b08:	2360      	movs	r3, #96	; 0x60
 8000b0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b10:	2301      	movs	r3, #1
 8000b12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b14:	2301      	movs	r3, #1
 8000b16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000b18:	2328      	movs	r3, #40	; 0x28
 8000b1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b1c:	2307      	movs	r3, #7
 8000b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b24:	2302      	movs	r3, #2
 8000b26:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f002 fbd5 	bl	80032dc <HAL_RCC_OscConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000b38:	f000 fb38 	bl	80011ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3c:	230f      	movs	r3, #15
 8000b3e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b40:	2303      	movs	r3, #3
 8000b42:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b44:	2300      	movs	r3, #0
 8000b46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b50:	463b      	mov	r3, r7
 8000b52:	2104      	movs	r1, #4
 8000b54:	4618      	mov	r0, r3
 8000b56:	f002 ff9d 	bl	8003a94 <HAL_RCC_ClockConfig>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000b60:	f000 fb24 	bl	80011ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000b64:	f003 fca4 	bl	80044b0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000b68:	bf00      	nop
 8000b6a:	3758      	adds	r7, #88	; 0x58
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40021000 	.word	0x40021000

08000b74 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000b78:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b7a:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <MX_DFSDM1_Init+0x6c>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000b7e:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b84:	4b15      	ldr	r3, [pc, #84]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000b8a:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000b9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ba2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000ba4:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bac:	2204      	movs	r2, #4
 8000bae:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000bc8:	4804      	ldr	r0, [pc, #16]	; (8000bdc <MX_DFSDM1_Init+0x68>)
 8000bca:	f001 f801 	bl	8001bd0 <HAL_DFSDM_ChannelInit>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000bd4:	f000 faea 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000090 	.word	0x20000090
 8000be0:	40016020 	.word	0x40016020

08000be4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000bea:	4a1c      	ldr	r2, [pc, #112]	; (8000c5c <MX_I2C2_Init+0x78>)
 8000bec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000bf0:	4a1b      	ldr	r2, [pc, #108]	; (8000c60 <MX_I2C2_Init+0x7c>)
 8000bf2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c0c:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c1e:	480e      	ldr	r0, [pc, #56]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c20:	f001 fac7 	bl	80021b2 <HAL_I2C_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000c2a:	f000 fabf 	bl	80011ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4809      	ldr	r0, [pc, #36]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c32:	f002 f849 	bl	8002cc8 <HAL_I2CEx_ConfigAnalogFilter>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000c3c:	f000 fab6 	bl	80011ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c40:	2100      	movs	r1, #0
 8000c42:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_I2C2_Init+0x74>)
 8000c44:	f002 f88b 	bl	8002d5e <HAL_I2CEx_ConfigDigitalFilter>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c4e:	f000 faad 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200000c8 	.word	0x200000c8
 8000c5c:	40005800 	.word	0x40005800
 8000c60:	10909cec 	.word	0x10909cec

08000c64 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c6a:	4a10      	ldr	r2, [pc, #64]	; (8000cac <MX_QUADSPI_Init+0x48>)
 8000c6c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c70:	2202      	movs	r2, #2
 8000c72:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c74:	4b0c      	ldr	r3, [pc, #48]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c76:	2204      	movs	r2, #4
 8000c78:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c7c:	2210      	movs	r2, #16
 8000c7e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c82:	2217      	movs	r2, #23
 8000c84:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000c86:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c92:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <MX_QUADSPI_Init+0x44>)
 8000c94:	f002 fa66 	bl	8003164 <HAL_QSPI_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000c9e:	f000 fa85 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	2000011c 	.word	0x2000011c
 8000cac:	a0001000 	.word	0xa0001000

08000cb0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cb6:	4a1c      	ldr	r2, [pc, #112]	; (8000d28 <MX_SPI3_Init+0x78>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cc0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cc2:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cc8:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cca:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000cce:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cd0:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cd6:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ce2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cea:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cfc:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000cfe:	2207      	movs	r2, #7
 8000d00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d02:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000d0a:	2208      	movs	r2, #8
 8000d0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d0e:	4805      	ldr	r0, [pc, #20]	; (8000d24 <MX_SPI3_Init+0x74>)
 8000d10:	f003 fdb0 	bl	8004874 <HAL_SPI_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d1a:	f000 fa47 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000160 	.word	0x20000160
 8000d28:	40003c00 	.word	0x40003c00

08000d2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d32:	4a15      	ldr	r2, [pc, #84]	; (8000d88 <MX_USART1_UART_Init+0x5c>)
 8000d34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d36:	4b13      	ldr	r3, [pc, #76]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d52:	220c      	movs	r2, #12
 8000d54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d62:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d68:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	; (8000d84 <MX_USART1_UART_Init+0x58>)
 8000d70:	f003 fe23 	bl	80049ba <HAL_UART_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d7a:	f000 fa17 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200001c4 	.word	0x200001c4
 8000d88:	40013800 	.word	0x40013800

08000d8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000d92:	4a15      	ldr	r2, [pc, #84]	; (8000de8 <MX_USART3_UART_Init+0x5c>)
 8000d94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d96:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000d98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000daa:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000db2:	220c      	movs	r2, #12
 8000db4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db6:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dbc:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dc2:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dce:	4805      	ldr	r0, [pc, #20]	; (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dd0:	f003 fdf3 	bl	80049ba <HAL_UART_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000dda:	f000 f9e7 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	2000024c 	.word	0x2000024c
 8000de8:	40004800 	.word	0x40004800

08000dec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000df2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000df6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000df8:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dfa:	2206      	movs	r2, #6
 8000dfc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000dfe:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e00:	2202      	movs	r2, #2
 8000e02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e06:	2202      	movs	r2, #2
 8000e08:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e10:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000e2e:	4805      	ldr	r0, [pc, #20]	; (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e30:	f001 ffe1 	bl	8002df6 <HAL_PCD_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000e3a:	f000 f9b7 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	200002d4 	.word	0x200002d4

08000e48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08a      	sub	sp, #40	; 0x28
 8000e4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e5e:	4bbd      	ldr	r3, [pc, #756]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	4abc      	ldr	r2, [pc, #752]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e64:	f043 0310 	orr.w	r3, r3, #16
 8000e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e6a:	4bba      	ldr	r3, [pc, #744]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	f003 0310 	and.w	r3, r3, #16
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e76:	4bb7      	ldr	r3, [pc, #732]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7a:	4ab6      	ldr	r2, [pc, #728]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e82:	4bb4      	ldr	r3, [pc, #720]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	4bb1      	ldr	r3, [pc, #708]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e92:	4ab0      	ldr	r2, [pc, #704]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9a:	4bae      	ldr	r3, [pc, #696]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea6:	4bab      	ldr	r3, [pc, #684]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eaa:	4aaa      	ldr	r2, [pc, #680]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000eac:	f043 0302 	orr.w	r3, r3, #2
 8000eb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb2:	4ba8      	ldr	r3, [pc, #672]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	4ba5      	ldr	r3, [pc, #660]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec2:	4aa4      	ldr	r2, [pc, #656]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eca:	4ba2      	ldr	r3, [pc, #648]	; (8001154 <MX_GPIO_Init+0x30c>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000edc:	489e      	ldr	r0, [pc, #632]	; (8001158 <MX_GPIO_Init+0x310>)
 8000ede:	f001 f92d 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f248 1104 	movw	r1, #33028	; 0x8104
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eec:	f001 f926 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000ef6:	4899      	ldr	r0, [pc, #612]	; (800115c <MX_GPIO_Init+0x314>)
 8000ef8:	f001 f920 	bl	800213c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f241 0181 	movw	r1, #4225	; 0x1081
 8000f02:	4897      	ldr	r0, [pc, #604]	; (8001160 <MX_GPIO_Init+0x318>)
 8000f04:	f001 f91a 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0e:	4894      	ldr	r0, [pc, #592]	; (8001160 <MX_GPIO_Init+0x318>)
 8000f10:	f001 f914 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000f1a:	4892      	ldr	r0, [pc, #584]	; (8001164 <MX_GPIO_Init+0x31c>)
 8000f1c:	f001 f90e 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2120      	movs	r1, #32
 8000f24:	488d      	ldr	r0, [pc, #564]	; (800115c <MX_GPIO_Init+0x314>)
 8000f26:	f001 f909 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	488a      	ldr	r0, [pc, #552]	; (8001158 <MX_GPIO_Init+0x310>)
 8000f30:	f001 f904 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000f34:	f240 1315 	movw	r3, #277	; 0x115
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4882      	ldr	r0, [pc, #520]	; (8001158 <MX_GPIO_Init+0x310>)
 8000f4e:	f000 ff4b 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000f52:	236a      	movs	r3, #106	; 0x6a
 8000f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f56:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	487c      	ldr	r0, [pc, #496]	; (8001158 <MX_GPIO_Init+0x310>)
 8000f68:	f000 ff3e 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000f6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f72:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	4878      	ldr	r0, [pc, #480]	; (8001164 <MX_GPIO_Init+0x31c>)
 8000f84:	f000 ff30 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000f88:	233f      	movs	r3, #63	; 0x3f
 8000f8a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f8c:	230b      	movs	r3, #11
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4872      	ldr	r0, [pc, #456]	; (8001164 <MX_GPIO_Init+0x31c>)
 8000f9c:	f000 ff24 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f000 ff13 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000fc2:	f248 1304 	movw	r3, #33028	; 0x8104
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fde:	f000 ff03 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000fe2:	2308      	movs	r3, #8
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001000:	f000 fef2 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001004:	2310      	movs	r3, #16
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001008:	230b      	movs	r3, #11
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800101a:	f000 fee5 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800101e:	23e0      	movs	r3, #224	; 0xe0
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800102e:	2305      	movs	r3, #5
 8001030:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103c:	f000 fed4 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001040:	2301      	movs	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001044:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	4841      	ldr	r0, [pc, #260]	; (800115c <MX_GPIO_Init+0x314>)
 8001056:	f000 fec7 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800105a:	2302      	movs	r3, #2
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800105e:	230b      	movs	r3, #11
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	483b      	ldr	r0, [pc, #236]	; (800115c <MX_GPIO_Init+0x314>)
 800106e:	f000 febb 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001072:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001076:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4834      	ldr	r0, [pc, #208]	; (800115c <MX_GPIO_Init+0x314>)
 800108c:	f000 feac 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001090:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001094:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001096:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	482e      	ldr	r0, [pc, #184]	; (8001160 <MX_GPIO_Init+0x318>)
 80010a8:	f000 fe9e 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80010ac:	f243 0381 	movw	r3, #12417	; 0x3081
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4826      	ldr	r0, [pc, #152]	; (8001160 <MX_GPIO_Init+0x318>)
 80010c6:	f000 fe8f 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80010ca:	f44f 7310 	mov.w	r3, #576	; 0x240
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	4820      	ldr	r0, [pc, #128]	; (8001164 <MX_GPIO_Init+0x31c>)
 80010e4:	f000 fe80 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80010e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4819      	ldr	r0, [pc, #100]	; (8001164 <MX_GPIO_Init+0x31c>)
 8001100:	f000 fe72 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001104:	2302      	movs	r3, #2
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001114:	2305      	movs	r3, #5
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	4810      	ldr	r0, [pc, #64]	; (8001160 <MX_GPIO_Init+0x318>)
 8001120:	f000 fe62 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001124:	2378      	movs	r3, #120	; 0x78
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001130:	2303      	movs	r3, #3
 8001132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001134:	2307      	movs	r3, #7
 8001136:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4619      	mov	r1, r3
 800113e:	4808      	ldr	r0, [pc, #32]	; (8001160 <MX_GPIO_Init+0x318>)
 8001140:	f000 fe52 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001144:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800114a:	2312      	movs	r3, #18
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	e00a      	b.n	8001168 <MX_GPIO_Init+0x320>
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000
 8001158:	48001000 	.word	0x48001000
 800115c:	48000400 	.word	0x48000400
 8001160:	48000c00 	.word	0x48000c00
 8001164:	48000800 	.word	0x48000800
 8001168:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800116e:	2304      	movs	r3, #4
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	480b      	ldr	r0, [pc, #44]	; (80011a8 <MX_GPIO_Init+0x360>)
 800117a:	f000 fe35 	bl	8001de8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	2017      	movs	r0, #23
 8001184:	f000 fced 	bl	8001b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001188:	2017      	movs	r0, #23
 800118a:	f000 fd06 	bl	8001b9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	2028      	movs	r0, #40	; 0x28
 8001194:	f000 fce5 	bl	8001b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001198:	2028      	movs	r0, #40	; 0x28
 800119a:	f000 fcfe 	bl	8001b9a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800119e:	bf00      	nop
 80011a0:	3728      	adds	r7, #40	; 0x28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	48000400 	.word	0x48000400

080011ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b0:	b672      	cpsid	i
}
 80011b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <Error_Handler+0x8>
	...

080011b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <HAL_MspInit+0x44>)
 80011c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c2:	4a0e      	ldr	r2, [pc, #56]	; (80011fc <HAL_MspInit+0x44>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	6613      	str	r3, [r2, #96]	; 0x60
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <HAL_MspInit+0x44>)
 80011cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_MspInit+0x44>)
 80011d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011da:	4a08      	ldr	r2, [pc, #32]	; (80011fc <HAL_MspInit+0x44>)
 80011dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e0:	6593      	str	r3, [r2, #88]	; 0x58
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <HAL_MspInit+0x44>)
 80011e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b0ac      	sub	sp, #176	; 0xb0
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	2288      	movs	r2, #136	; 0x88
 800121e:	2100      	movs	r1, #0
 8001220:	4618      	mov	r0, r3
 8001222:	f004 fc57 	bl	8005ad4 <memset>
  if(DFSDM1_Init == 0)
 8001226:	4b25      	ldr	r3, [pc, #148]	; (80012bc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d142      	bne.n	80012b4 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800122e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001232:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001234:	2300      	movs	r3, #0
 8001236:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4618      	mov	r0, r3
 8001240:	f002 fe4c 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800124a:	f7ff ffaf 	bl	80011ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001252:	4a1b      	ldr	r2, [pc, #108]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001254:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001258:	6613      	str	r3, [r2, #96]	; 0x60
 800125a:	4b19      	ldr	r3, [pc, #100]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800125c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800125e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126a:	4a15      	ldr	r2, [pc, #84]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800126c:	f043 0310 	orr.w	r3, r3, #16
 8001270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001272:	4b13      	ldr	r3, [pc, #76]	; (80012c0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800127e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001282:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001286:	2302      	movs	r3, #2
 8001288:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001298:	2306      	movs	r3, #6
 800129a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800129e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012a2:	4619      	mov	r1, r3
 80012a4:	4807      	ldr	r0, [pc, #28]	; (80012c4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 80012a6:	f000 fd9f 	bl	8001de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <HAL_DFSDM_ChannelMspInit+0xbc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	3301      	adds	r3, #1
 80012b0:	4a02      	ldr	r2, [pc, #8]	; (80012bc <HAL_DFSDM_ChannelMspInit+0xbc>)
 80012b2:	6013      	str	r3, [r2, #0]
  }

}
 80012b4:	bf00      	nop
 80012b6:	37b0      	adds	r7, #176	; 0xb0
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200007b8 	.word	0x200007b8
 80012c0:	40021000 	.word	0x40021000
 80012c4:	48001000 	.word	0x48001000

080012c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b0ac      	sub	sp, #176	; 0xb0
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2288      	movs	r2, #136	; 0x88
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f004 fbf3 	bl	8005ad4 <memset>
  if(hi2c->Instance==I2C2)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a21      	ldr	r2, [pc, #132]	; (8001378 <HAL_I2C_MspInit+0xb0>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d13b      	bne.n	8001370 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80012f8:	2380      	movs	r3, #128	; 0x80
 80012fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4618      	mov	r0, r3
 8001306:	f002 fde9 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001310:	f7ff ff4c 	bl	80011ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	4b19      	ldr	r3, [pc, #100]	; (800137c <HAL_I2C_MspInit+0xb4>)
 8001316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001318:	4a18      	ldr	r2, [pc, #96]	; (800137c <HAL_I2C_MspInit+0xb4>)
 800131a:	f043 0302 	orr.w	r3, r3, #2
 800131e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <HAL_I2C_MspInit+0xb4>)
 8001322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800132c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001330:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001334:	2312      	movs	r3, #18
 8001336:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800133a:	2301      	movs	r3, #1
 800133c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	2303      	movs	r3, #3
 8001342:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001346:	2304      	movs	r3, #4
 8001348:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001350:	4619      	mov	r1, r3
 8001352:	480b      	ldr	r0, [pc, #44]	; (8001380 <HAL_I2C_MspInit+0xb8>)
 8001354:	f000 fd48 	bl	8001de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <HAL_I2C_MspInit+0xb4>)
 800135a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800135c:	4a07      	ldr	r2, [pc, #28]	; (800137c <HAL_I2C_MspInit+0xb4>)
 800135e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001362:	6593      	str	r3, [r2, #88]	; 0x58
 8001364:	4b05      	ldr	r3, [pc, #20]	; (800137c <HAL_I2C_MspInit+0xb4>)
 8001366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001368:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001370:	bf00      	nop
 8001372:	37b0      	adds	r7, #176	; 0xb0
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40005800 	.word	0x40005800
 800137c:	40021000 	.word	0x40021000
 8001380:	48000400 	.word	0x48000400

08001384 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	; 0x28
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a17      	ldr	r2, [pc, #92]	; (8001400 <HAL_QSPI_MspInit+0x7c>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d128      	bne.n	80013f8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80013a6:	4b17      	ldr	r3, [pc, #92]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013aa:	4a16      	ldr	r2, [pc, #88]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b0:	6513      	str	r3, [r2, #80]	; 0x50
 80013b2:	4b14      	ldr	r3, [pc, #80]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80013be:	4b11      	ldr	r3, [pc, #68]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c2:	4a10      	ldr	r2, [pc, #64]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013c4:	f043 0310 	orr.w	r3, r3, #16
 80013c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ca:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <HAL_QSPI_MspInit+0x80>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ce:	f003 0310 	and.w	r3, r3, #16
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80013d6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80013da:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013dc:	2302      	movs	r3, #2
 80013de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e4:	2303      	movs	r3, #3
 80013e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80013e8:	230a      	movs	r3, #10
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	4619      	mov	r1, r3
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <HAL_QSPI_MspInit+0x84>)
 80013f4:	f000 fcf8 	bl	8001de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80013f8:	bf00      	nop
 80013fa:	3728      	adds	r7, #40	; 0x28
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	a0001000 	.word	0xa0001000
 8001404:	40021000 	.word	0x40021000
 8001408:	48001000 	.word	0x48001000

0800140c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a17      	ldr	r2, [pc, #92]	; (8001488 <HAL_SPI_MspInit+0x7c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d128      	bne.n	8001480 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <HAL_SPI_MspInit+0x80>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001432:	4a16      	ldr	r2, [pc, #88]	; (800148c <HAL_SPI_MspInit+0x80>)
 8001434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001438:	6593      	str	r3, [r2, #88]	; 0x58
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_SPI_MspInit+0x80>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_SPI_MspInit+0x80>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144a:	4a10      	ldr	r2, [pc, #64]	; (800148c <HAL_SPI_MspInit+0x80>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001452:	4b0e      	ldr	r3, [pc, #56]	; (800148c <HAL_SPI_MspInit+0x80>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800145e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146c:	2303      	movs	r3, #3
 800146e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001470:	2306      	movs	r3, #6
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4619      	mov	r1, r3
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <HAL_SPI_MspInit+0x84>)
 800147c:	f000 fcb4 	bl	8001de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001480:	bf00      	nop
 8001482:	3728      	adds	r7, #40	; 0x28
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40003c00 	.word	0x40003c00
 800148c:	40021000 	.word	0x40021000
 8001490:	48000800 	.word	0x48000800

08001494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b0ae      	sub	sp, #184	; 0xb8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014ac:	f107 031c 	add.w	r3, r7, #28
 80014b0:	2288      	movs	r2, #136	; 0x88
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f004 fb0d 	bl	8005ad4 <memset>
  if(huart->Instance==USART1)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a42      	ldr	r2, [pc, #264]	; (80015c8 <HAL_UART_MspInit+0x134>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d13b      	bne.n	800153c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014c4:	2301      	movs	r3, #1
 80014c6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014c8:	2300      	movs	r3, #0
 80014ca:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014cc:	f107 031c 	add.w	r3, r7, #28
 80014d0:	4618      	mov	r0, r3
 80014d2:	f002 fd03 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014dc:	f7ff fe66 	bl	80011ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014e0:	4b3a      	ldr	r3, [pc, #232]	; (80015cc <HAL_UART_MspInit+0x138>)
 80014e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014e4:	4a39      	ldr	r2, [pc, #228]	; (80015cc <HAL_UART_MspInit+0x138>)
 80014e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ea:	6613      	str	r3, [r2, #96]	; 0x60
 80014ec:	4b37      	ldr	r3, [pc, #220]	; (80015cc <HAL_UART_MspInit+0x138>)
 80014ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_UART_MspInit+0x138>)
 80014fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fc:	4a33      	ldr	r2, [pc, #204]	; (80015cc <HAL_UART_MspInit+0x138>)
 80014fe:	f043 0302 	orr.w	r3, r3, #2
 8001502:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001504:	4b31      	ldr	r3, [pc, #196]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001510:	23c0      	movs	r3, #192	; 0xc0
 8001512:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	2302      	movs	r3, #2
 8001518:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001528:	2307      	movs	r3, #7
 800152a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001532:	4619      	mov	r1, r3
 8001534:	4826      	ldr	r0, [pc, #152]	; (80015d0 <HAL_UART_MspInit+0x13c>)
 8001536:	f000 fc57 	bl	8001de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800153a:	e040      	b.n	80015be <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a24      	ldr	r2, [pc, #144]	; (80015d4 <HAL_UART_MspInit+0x140>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d13b      	bne.n	80015be <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001546:	2304      	movs	r3, #4
 8001548:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800154a:	2300      	movs	r3, #0
 800154c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800154e:	f107 031c 	add.w	r3, r7, #28
 8001552:	4618      	mov	r0, r3
 8001554:	f002 fcc2 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800155e:	f7ff fe25 	bl	80011ac <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001562:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001566:	4a19      	ldr	r2, [pc, #100]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800156c:	6593      	str	r3, [r2, #88]	; 0x58
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800157a:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_UART_MspInit+0x138>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	4a13      	ldr	r2, [pc, #76]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001580:	f043 0308 	orr.w	r3, r3, #8
 8001584:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_UART_MspInit+0x138>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001592:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001596:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015ac:	2307      	movs	r3, #7
 80015ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015b2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015b6:	4619      	mov	r1, r3
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <HAL_UART_MspInit+0x144>)
 80015ba:	f000 fc15 	bl	8001de8 <HAL_GPIO_Init>
}
 80015be:	bf00      	nop
 80015c0:	37b8      	adds	r7, #184	; 0xb8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40013800 	.word	0x40013800
 80015cc:	40021000 	.word	0x40021000
 80015d0:	48000400 	.word	0x48000400
 80015d4:	40004800 	.word	0x40004800
 80015d8:	48000c00 	.word	0x48000c00

080015dc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b0ac      	sub	sp, #176	; 0xb0
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	2288      	movs	r2, #136	; 0x88
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f004 fa69 	bl	8005ad4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800160a:	d16b      	bne.n	80016e4 <HAL_PCD_MspInit+0x108>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800160c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001610:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001612:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001616:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800161a:	2301      	movs	r3, #1
 800161c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800161e:	2301      	movs	r3, #1
 8001620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001622:	2318      	movs	r3, #24
 8001624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001626:	2307      	movs	r3, #7
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800162a:	2302      	movs	r3, #2
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800162e:	2302      	movs	r3, #2
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001632:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001636:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4618      	mov	r0, r3
 800163e:	f002 fc4d 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001648:	f7ff fdb0 	bl	80011ac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164c:	4b27      	ldr	r3, [pc, #156]	; (80016ec <HAL_PCD_MspInit+0x110>)
 800164e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001650:	4a26      	ldr	r2, [pc, #152]	; (80016ec <HAL_PCD_MspInit+0x110>)
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001658:	4b24      	ldr	r3, [pc, #144]	; (80016ec <HAL_PCD_MspInit+0x110>)
 800165a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165c:	f003 0301 	and.w	r3, r3, #1
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001664:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800167e:	230a      	movs	r3, #10
 8001680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001688:	4619      	mov	r1, r3
 800168a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168e:	f000 fbab 	bl	8001de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001692:	4b16      	ldr	r3, [pc, #88]	; (80016ec <HAL_PCD_MspInit+0x110>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001696:	4a15      	ldr	r2, [pc, #84]	; (80016ec <HAL_PCD_MspInit+0x110>)
 8001698:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800169c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169e:	4b13      	ldr	r3, [pc, #76]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d114      	bne.n	80016e0 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ba:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c0:	6593      	str	r3, [r2, #88]	; 0x58
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80016ce:	f001 fd39 	bl	8003144 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <HAL_PCD_MspInit+0x110>)
 80016d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016dc:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80016de:	e001      	b.n	80016e4 <HAL_PCD_MspInit+0x108>
      HAL_PWREx_EnableVddUSB();
 80016e0:	f001 fd30 	bl	8003144 <HAL_PWREx_EnableVddUSB>
}
 80016e4:	bf00      	nop
 80016e6:	37b0      	adds	r7, #176	; 0xb0
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000

080016f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <NMI_Handler+0x4>

080016f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016fa:	e7fe      	b.n	80016fa <HardFault_Handler+0x4>

080016fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <MemManage_Handler+0x4>

08001702 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <BusFault_Handler+0x4>

08001708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <UsageFault_Handler+0x4>

0800170e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173c:	f000 f8f2 	bl	8001924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001748:	2020      	movs	r0, #32
 800174a:	f000 fd0f 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800174e:	2040      	movs	r0, #64	; 0x40
 8001750:	f000 fd0c 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001754:	2080      	movs	r0, #128	; 0x80
 8001756:	f000 fd09 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800175a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800175e:	f000 fd05 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}

08001766 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800176a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800176e:	f000 fcfd 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001772:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001776:	f000 fcf9 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800177a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800177e:	f000 fcf5 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001782:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001786:	f000 fcf1 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800178a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800178e:	f000 fced 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a0:	4a14      	ldr	r2, [pc, #80]	; (80017f4 <_sbrk+0x5c>)
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <_sbrk+0x60>)
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <_sbrk+0x64>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d102      	bne.n	80017ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <_sbrk+0x64>)
 80017b6:	4a12      	ldr	r2, [pc, #72]	; (8001800 <_sbrk+0x68>)
 80017b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d207      	bcs.n	80017d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017c8:	f004 f98c 	bl	8005ae4 <__errno>
 80017cc:	4603      	mov	r3, r0
 80017ce:	220c      	movs	r2, #12
 80017d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017d2:	f04f 33ff 	mov.w	r3, #4294967295
 80017d6:	e009      	b.n	80017ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <_sbrk+0x64>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017de:	4b07      	ldr	r3, [pc, #28]	; (80017fc <_sbrk+0x64>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4413      	add	r3, r2
 80017e6:	4a05      	ldr	r2, [pc, #20]	; (80017fc <_sbrk+0x64>)
 80017e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ea:	68fb      	ldr	r3, [r7, #12]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20018000 	.word	0x20018000
 80017f8:	00000400 	.word	0x00000400
 80017fc:	200007bc 	.word	0x200007bc
 8001800:	20000930 	.word	0x20000930

08001804 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <SystemInit+0x20>)
 800180a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800180e:	4a05      	ldr	r2, [pc, #20]	; (8001824 <SystemInit+0x20>)
 8001810:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001814:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001828:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001860 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800182c:	f7ff ffea 	bl	8001804 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001830:	480c      	ldr	r0, [pc, #48]	; (8001864 <LoopForever+0x6>)
  ldr r1, =_edata
 8001832:	490d      	ldr	r1, [pc, #52]	; (8001868 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001834:	4a0d      	ldr	r2, [pc, #52]	; (800186c <LoopForever+0xe>)
  movs r3, #0
 8001836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001838:	e002      	b.n	8001840 <LoopCopyDataInit>

0800183a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800183c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800183e:	3304      	adds	r3, #4

08001840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001844:	d3f9      	bcc.n	800183a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001848:	4c0a      	ldr	r4, [pc, #40]	; (8001874 <LoopForever+0x16>)
  movs r3, #0
 800184a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800184c:	e001      	b.n	8001852 <LoopFillZerobss>

0800184e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800184e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001850:	3204      	adds	r2, #4

08001852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001854:	d3fb      	bcc.n	800184e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001856:	f004 f94b 	bl	8005af0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800185a:	f7ff f88b 	bl	8000974 <main>

0800185e <LoopForever>:

LoopForever:
    b LoopForever
 800185e:	e7fe      	b.n	800185e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001860:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001868:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800186c:	080064a8 	.word	0x080064a8
  ldr r2, =_sbss
 8001870:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001874:	20000930 	.word	0x20000930

08001878 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001878:	e7fe      	b.n	8001878 <ADC1_2_IRQHandler>

0800187a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001880:	2300      	movs	r3, #0
 8001882:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001884:	2003      	movs	r0, #3
 8001886:	f000 f961 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800188a:	2000      	movs	r0, #0
 800188c:	f000 f80e 	bl	80018ac <HAL_InitTick>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	71fb      	strb	r3, [r7, #7]
 800189a:	e001      	b.n	80018a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800189c:	f7ff fc8c 	bl	80011b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018a0:	79fb      	ldrb	r3, [r7, #7]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
	...

080018ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018b4:	2300      	movs	r3, #0
 80018b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018b8:	4b17      	ldr	r3, [pc, #92]	; (8001918 <HAL_InitTick+0x6c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d023      	beq.n	8001908 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018c0:	4b16      	ldr	r3, [pc, #88]	; (800191c <HAL_InitTick+0x70>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b14      	ldr	r3, [pc, #80]	; (8001918 <HAL_InitTick+0x6c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	4619      	mov	r1, r3
 80018ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80018d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 f96d 	bl	8001bb6 <HAL_SYSTICK_Config>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10f      	bne.n	8001902 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b0f      	cmp	r3, #15
 80018e6:	d809      	bhi.n	80018fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e8:	2200      	movs	r2, #0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f000 f937 	bl	8001b62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018f4:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <HAL_InitTick+0x74>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	e007      	b.n	800190c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	73fb      	strb	r3, [r7, #15]
 8001900:	e004      	b.n	800190c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e001      	b.n	800190c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800190c:	7bfb      	ldrb	r3, [r7, #15]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000008 	.word	0x20000008
 800191c:	20000000 	.word	0x20000000
 8001920:	20000004 	.word	0x20000004

08001924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <HAL_IncTick+0x20>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	461a      	mov	r2, r3
 800192e:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_IncTick+0x24>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4413      	add	r3, r2
 8001934:	4a04      	ldr	r2, [pc, #16]	; (8001948 <HAL_IncTick+0x24>)
 8001936:	6013      	str	r3, [r2, #0]
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000008 	.word	0x20000008
 8001948:	200007c0 	.word	0x200007c0

0800194c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;
 8001950:	4b03      	ldr	r3, [pc, #12]	; (8001960 <HAL_GetTick+0x14>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	200007c0 	.word	0x200007c0

08001964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800196c:	f7ff ffee 	bl	800194c <HAL_GetTick>
 8001970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197c:	d005      	beq.n	800198a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <HAL_Delay+0x44>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4413      	add	r3, r2
 8001988:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800198a:	bf00      	nop
 800198c:	f7ff ffde 	bl	800194c <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	429a      	cmp	r2, r3
 800199a:	d8f7      	bhi.n	800198c <HAL_Delay+0x28>
  {
  }
}
 800199c:	bf00      	nop
 800199e:	bf00      	nop
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000008 	.word	0x20000008

080019ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019c8:	4013      	ands	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019de:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	60d3      	str	r3, [r2, #12]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f8:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <__NVIC_GetPriorityGrouping+0x18>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	f003 0307 	and.w	r3, r3, #7
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	db0b      	blt.n	8001a3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	f003 021f 	and.w	r2, r3, #31
 8001a28:	4907      	ldr	r1, [pc, #28]	; (8001a48 <__NVIC_EnableIRQ+0x38>)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	095b      	lsrs	r3, r3, #5
 8001a30:	2001      	movs	r0, #1
 8001a32:	fa00 f202 	lsl.w	r2, r0, r2
 8001a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000e100 	.word	0xe000e100

08001a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	6039      	str	r1, [r7, #0]
 8001a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	db0a      	blt.n	8001a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	490c      	ldr	r1, [pc, #48]	; (8001a98 <__NVIC_SetPriority+0x4c>)
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6a:	0112      	lsls	r2, r2, #4
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	440b      	add	r3, r1
 8001a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a74:	e00a      	b.n	8001a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	4908      	ldr	r1, [pc, #32]	; (8001a9c <__NVIC_SetPriority+0x50>)
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	f003 030f 	and.w	r3, r3, #15
 8001a82:	3b04      	subs	r3, #4
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	440b      	add	r3, r1
 8001a8a:	761a      	strb	r2, [r3, #24]
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000e100 	.word	0xe000e100
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	; 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	f1c3 0307 	rsb	r3, r3, #7
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	bf28      	it	cs
 8001abe:	2304      	movcs	r3, #4
 8001ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	2b06      	cmp	r3, #6
 8001ac8:	d902      	bls.n	8001ad0 <NVIC_EncodePriority+0x30>
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3b03      	subs	r3, #3
 8001ace:	e000      	b.n	8001ad2 <NVIC_EncodePriority+0x32>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43da      	mvns	r2, r3
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fa01 f303 	lsl.w	r3, r1, r3
 8001af2:	43d9      	mvns	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af8:	4313      	orrs	r3, r2
         );
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3724      	adds	r7, #36	; 0x24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
	...

08001b08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b18:	d301      	bcc.n	8001b1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00f      	b.n	8001b3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <SysTick_Config+0x40>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b26:	210f      	movs	r1, #15
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2c:	f7ff ff8e 	bl	8001a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <SysTick_Config+0x40>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b36:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <SysTick_Config+0x40>)
 8001b38:	2207      	movs	r2, #7
 8001b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	e000e010 	.word	0xe000e010

08001b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff29 	bl	80019ac <__NVIC_SetPriorityGrouping>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b086      	sub	sp, #24
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60b9      	str	r1, [r7, #8]
 8001b6c:	607a      	str	r2, [r7, #4]
 8001b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b74:	f7ff ff3e 	bl	80019f4 <__NVIC_GetPriorityGrouping>
 8001b78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6978      	ldr	r0, [r7, #20]
 8001b80:	f7ff ff8e 	bl	8001aa0 <NVIC_EncodePriority>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff5d 	bl	8001a4c <__NVIC_SetPriority>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff31 	bl	8001a10 <__NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffa2 	bl	8001b08 <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e0ac      	b.n	8001d3c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f8b2 	bl	8001d50 <DFSDM_GetChannelFromInstance>
 8001bec:	4603      	mov	r3, r0
 8001bee:	4a55      	ldr	r2, [pc, #340]	; (8001d44 <HAL_DFSDM_ChannelInit+0x174>)
 8001bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e09f      	b.n	8001d3c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff faff 	bl	8001200 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001c02:	4b51      	ldr	r3, [pc, #324]	; (8001d48 <HAL_DFSDM_ChannelInit+0x178>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	3301      	adds	r3, #1
 8001c08:	4a4f      	ldr	r2, [pc, #316]	; (8001d48 <HAL_DFSDM_ChannelInit+0x178>)
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001c0c:	4b4e      	ldr	r3, [pc, #312]	; (8001d48 <HAL_DFSDM_ChannelInit+0x178>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d125      	bne.n	8001c60 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001c14:	4b4d      	ldr	r3, [pc, #308]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a4c      	ldr	r2, [pc, #304]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c1a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001c1e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001c20:	4b4a      	ldr	r3, [pc, #296]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	4948      	ldr	r1, [pc, #288]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001c2e:	4b47      	ldr	r3, [pc, #284]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a46      	ldr	r2, [pc, #280]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c34:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001c38:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	791b      	ldrb	r3, [r3, #4]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d108      	bne.n	8001c54 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001c42:	4b42      	ldr	r3, [pc, #264]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	041b      	lsls	r3, r3, #16
 8001c4e:	493f      	ldr	r1, [pc, #252]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001c54:	4b3d      	ldr	r3, [pc, #244]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a3c      	ldr	r2, [pc, #240]	; (8001d4c <HAL_DFSDM_ChannelInit+0x17c>)
 8001c5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c5e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001c6e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6819      	ldr	r1, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c7e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001c84:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f022 020f 	bic.w	r2, r2, #15
 8001c9c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6819      	ldr	r1, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001cc4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6899      	ldr	r1, [r3, #8]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f002 0207 	and.w	r2, r2, #7
 8001cf0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6859      	ldr	r1, [r3, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001d04:	431a      	orrs	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d1c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f810 	bl	8001d50 <DFSDM_GetChannelFromInstance>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4904      	ldr	r1, [pc, #16]	; (8001d44 <HAL_DFSDM_ChannelInit+0x174>)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200007c8 	.word	0x200007c8
 8001d48:	200007c4 	.word	0x200007c4
 8001d4c:	40016000 	.word	0x40016000

08001d50 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a1c      	ldr	r2, [pc, #112]	; (8001dcc <DFSDM_GetChannelFromInstance+0x7c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d102      	bne.n	8001d66 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	e02b      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a19      	ldr	r2, [pc, #100]	; (8001dd0 <DFSDM_GetChannelFromInstance+0x80>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d102      	bne.n	8001d74 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	e024      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a17      	ldr	r2, [pc, #92]	; (8001dd4 <DFSDM_GetChannelFromInstance+0x84>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d102      	bne.n	8001d82 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	e01d      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a14      	ldr	r2, [pc, #80]	; (8001dd8 <DFSDM_GetChannelFromInstance+0x88>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d102      	bne.n	8001d90 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001d8a:	2304      	movs	r3, #4
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	e016      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a12      	ldr	r2, [pc, #72]	; (8001ddc <DFSDM_GetChannelFromInstance+0x8c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d102      	bne.n	8001d9e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001d98:	2305      	movs	r3, #5
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	e00f      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a0f      	ldr	r2, [pc, #60]	; (8001de0 <DFSDM_GetChannelFromInstance+0x90>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d102      	bne.n	8001dac <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001da6:	2306      	movs	r3, #6
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	e008      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a0d      	ldr	r2, [pc, #52]	; (8001de4 <DFSDM_GetChannelFromInstance+0x94>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d102      	bne.n	8001dba <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001db4:	2307      	movs	r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	e001      	b.n	8001dbe <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	40016000 	.word	0x40016000
 8001dd0:	40016020 	.word	0x40016020
 8001dd4:	40016040 	.word	0x40016040
 8001dd8:	40016080 	.word	0x40016080
 8001ddc:	400160a0 	.word	0x400160a0
 8001de0:	400160c0 	.word	0x400160c0
 8001de4:	400160e0 	.word	0x400160e0

08001de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df6:	e17f      	b.n	80020f8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	fa01 f303 	lsl.w	r3, r1, r3
 8001e04:	4013      	ands	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 8171 	beq.w	80020f2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d005      	beq.n	8001e28 <HAL_GPIO_Init+0x40>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d130      	bne.n	8001e8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	2203      	movs	r2, #3
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	68da      	ldr	r2, [r3, #12]
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e5e:	2201      	movs	r2, #1
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	091b      	lsrs	r3, r3, #4
 8001e74:	f003 0201 	and.w	r2, r3, #1
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b03      	cmp	r3, #3
 8001e94:	d118      	bne.n	8001ec8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	08db      	lsrs	r3, r3, #3
 8001eb2:	f003 0201 	and.w	r2, r3, #1
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f003 0303 	and.w	r3, r3, #3
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d017      	beq.n	8001f04 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d123      	bne.n	8001f58 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	08da      	lsrs	r2, r3, #3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3208      	adds	r2, #8
 8001f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	220f      	movs	r2, #15
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	691a      	ldr	r2, [r3, #16]
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	08da      	lsrs	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3208      	adds	r2, #8
 8001f52:	6939      	ldr	r1, [r7, #16]
 8001f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2203      	movs	r2, #3
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 0203 	and.w	r2, r3, #3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 80ac 	beq.w	80020f2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9a:	4b5f      	ldr	r3, [pc, #380]	; (8002118 <HAL_GPIO_Init+0x330>)
 8001f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f9e:	4a5e      	ldr	r2, [pc, #376]	; (8002118 <HAL_GPIO_Init+0x330>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8001fa6:	4b5c      	ldr	r3, [pc, #368]	; (8002118 <HAL_GPIO_Init+0x330>)
 8001fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fb2:	4a5a      	ldr	r2, [pc, #360]	; (800211c <HAL_GPIO_Init+0x334>)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	089b      	lsrs	r3, r3, #2
 8001fb8:	3302      	adds	r3, #2
 8001fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	220f      	movs	r2, #15
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fdc:	d025      	beq.n	800202a <HAL_GPIO_Init+0x242>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a4f      	ldr	r2, [pc, #316]	; (8002120 <HAL_GPIO_Init+0x338>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d01f      	beq.n	8002026 <HAL_GPIO_Init+0x23e>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a4e      	ldr	r2, [pc, #312]	; (8002124 <HAL_GPIO_Init+0x33c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d019      	beq.n	8002022 <HAL_GPIO_Init+0x23a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a4d      	ldr	r2, [pc, #308]	; (8002128 <HAL_GPIO_Init+0x340>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d013      	beq.n	800201e <HAL_GPIO_Init+0x236>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a4c      	ldr	r2, [pc, #304]	; (800212c <HAL_GPIO_Init+0x344>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d00d      	beq.n	800201a <HAL_GPIO_Init+0x232>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a4b      	ldr	r2, [pc, #300]	; (8002130 <HAL_GPIO_Init+0x348>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d007      	beq.n	8002016 <HAL_GPIO_Init+0x22e>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a4a      	ldr	r2, [pc, #296]	; (8002134 <HAL_GPIO_Init+0x34c>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d101      	bne.n	8002012 <HAL_GPIO_Init+0x22a>
 800200e:	2306      	movs	r3, #6
 8002010:	e00c      	b.n	800202c <HAL_GPIO_Init+0x244>
 8002012:	2307      	movs	r3, #7
 8002014:	e00a      	b.n	800202c <HAL_GPIO_Init+0x244>
 8002016:	2305      	movs	r3, #5
 8002018:	e008      	b.n	800202c <HAL_GPIO_Init+0x244>
 800201a:	2304      	movs	r3, #4
 800201c:	e006      	b.n	800202c <HAL_GPIO_Init+0x244>
 800201e:	2303      	movs	r3, #3
 8002020:	e004      	b.n	800202c <HAL_GPIO_Init+0x244>
 8002022:	2302      	movs	r3, #2
 8002024:	e002      	b.n	800202c <HAL_GPIO_Init+0x244>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_GPIO_Init+0x244>
 800202a:	2300      	movs	r3, #0
 800202c:	697a      	ldr	r2, [r7, #20]
 800202e:	f002 0203 	and.w	r2, r2, #3
 8002032:	0092      	lsls	r2, r2, #2
 8002034:	4093      	lsls	r3, r2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800203c:	4937      	ldr	r1, [pc, #220]	; (800211c <HAL_GPIO_Init+0x334>)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	089b      	lsrs	r3, r3, #2
 8002042:	3302      	adds	r3, #2
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800204a:	4b3b      	ldr	r3, [pc, #236]	; (8002138 <HAL_GPIO_Init+0x350>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	43db      	mvns	r3, r3
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4013      	ands	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4313      	orrs	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800206e:	4a32      	ldr	r2, [pc, #200]	; (8002138 <HAL_GPIO_Init+0x350>)
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002074:	4b30      	ldr	r3, [pc, #192]	; (8002138 <HAL_GPIO_Init+0x350>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4313      	orrs	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002098:	4a27      	ldr	r2, [pc, #156]	; (8002138 <HAL_GPIO_Init+0x350>)
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800209e:	4b26      	ldr	r3, [pc, #152]	; (8002138 <HAL_GPIO_Init+0x350>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4013      	ands	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020c2:	4a1d      	ldr	r2, [pc, #116]	; (8002138 <HAL_GPIO_Init+0x350>)
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80020c8:	4b1b      	ldr	r3, [pc, #108]	; (8002138 <HAL_GPIO_Init+0x350>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	43db      	mvns	r3, r3
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4013      	ands	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020ec:	4a12      	ldr	r2, [pc, #72]	; (8002138 <HAL_GPIO_Init+0x350>)
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	3301      	adds	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	f47f ae78 	bne.w	8001df8 <HAL_GPIO_Init+0x10>
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40021000 	.word	0x40021000
 800211c:	40010000 	.word	0x40010000
 8002120:	48000400 	.word	0x48000400
 8002124:	48000800 	.word	0x48000800
 8002128:	48000c00 	.word	0x48000c00
 800212c:	48001000 	.word	0x48001000
 8002130:	48001400 	.word	0x48001400
 8002134:	48001800 	.word	0x48001800
 8002138:	40010400 	.word	0x40010400

0800213c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	807b      	strh	r3, [r7, #2]
 8002148:	4613      	mov	r3, r2
 800214a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800214c:	787b      	ldrb	r3, [r7, #1]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002152:	887a      	ldrh	r2, [r7, #2]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002158:	e002      	b.n	8002160 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800215a:	887a      	ldrh	r2, [r7, #2]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	88fb      	ldrh	r3, [r7, #6]
 800217c:	4013      	ands	r3, r2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f806 	bl	800219c <HAL_GPIO_EXTI_Callback>
  }
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40010400 	.word	0x40010400

0800219c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e08d      	b.n	80022e0 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d106      	bne.n	80021de <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff f875 	bl	80012c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2224      	movs	r2, #36	; 0x24
 80021e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 0201 	bic.w	r2, r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002202:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002212:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d107      	bne.n	800222c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	e006      	b.n	800223a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002238:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d108      	bne.n	8002254 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	e007      	b.n	8002264 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002262:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	6812      	ldr	r2, [r2, #0]
 800226e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002272:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002276:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002286:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69d9      	ldr	r1, [r3, #28]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1a      	ldr	r2, [r3, #32]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f042 0201 	orr.w	r2, r2, #1
 80022c0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	4608      	mov	r0, r1
 80022f2:	4611      	mov	r1, r2
 80022f4:	461a      	mov	r2, r3
 80022f6:	4603      	mov	r3, r0
 80022f8:	817b      	strh	r3, [r7, #10]
 80022fa:	460b      	mov	r3, r1
 80022fc:	813b      	strh	r3, [r7, #8]
 80022fe:	4613      	mov	r3, r2
 8002300:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b20      	cmp	r3, #32
 800230c:	f040 80f9 	bne.w	8002502 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002310:	6a3b      	ldr	r3, [r7, #32]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <HAL_I2C_Mem_Write+0x34>
 8002316:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002318:	2b00      	cmp	r3, #0
 800231a:	d105      	bne.n	8002328 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002322:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0ed      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <HAL_I2C_Mem_Write+0x4e>
 8002332:	2302      	movs	r3, #2
 8002334:	e0e6      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800233e:	f7ff fb05 	bl	800194c <HAL_GetTick>
 8002342:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	2319      	movs	r3, #25
 800234a:	2201      	movs	r2, #1
 800234c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 fac3 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0d1      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2221      	movs	r2, #33	; 0x21
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2240      	movs	r2, #64	; 0x40
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6a3a      	ldr	r2, [r7, #32]
 800237a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002380:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002388:	88f8      	ldrh	r0, [r7, #6]
 800238a:	893a      	ldrh	r2, [r7, #8]
 800238c:	8979      	ldrh	r1, [r7, #10]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	9301      	str	r3, [sp, #4]
 8002392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	4603      	mov	r3, r0
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f000 f9d3 	bl	8002744 <I2C_RequestMemoryWrite>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0a9      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2bff      	cmp	r3, #255	; 0xff
 80023b8:	d90e      	bls.n	80023d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	22ff      	movs	r2, #255	; 0xff
 80023be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	2300      	movs	r3, #0
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 fc47 	bl	8002c64 <I2C_TransferConfig>
 80023d6:	e00f      	b.n	80023f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	8979      	ldrh	r1, [r7, #10]
 80023ea:	2300      	movs	r3, #0
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fc36 	bl	8002c64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f000 fac6 	bl	800298e <I2C_WaitOnTXISFlagUntilTimeout>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e07b      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241c:	1c5a      	adds	r2, r3, #1
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002426:	b29b      	uxth	r3, r3
 8002428:	3b01      	subs	r3, #1
 800242a:	b29a      	uxth	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002434:	3b01      	subs	r3, #1
 8002436:	b29a      	uxth	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002440:	b29b      	uxth	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d034      	beq.n	80024b0 <HAL_I2C_Mem_Write+0x1c8>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	2b00      	cmp	r3, #0
 800244c:	d130      	bne.n	80024b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002454:	2200      	movs	r2, #0
 8002456:	2180      	movs	r1, #128	; 0x80
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f000 fa3f 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e04d      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800246c:	b29b      	uxth	r3, r3
 800246e:	2bff      	cmp	r3, #255	; 0xff
 8002470:	d90e      	bls.n	8002490 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	22ff      	movs	r2, #255	; 0xff
 8002476:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247c:	b2da      	uxtb	r2, r3
 800247e:	8979      	ldrh	r1, [r7, #10]
 8002480:	2300      	movs	r3, #0
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 fbeb 	bl	8002c64 <I2C_TransferConfig>
 800248e:	e00f      	b.n	80024b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002494:	b29a      	uxth	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	8979      	ldrh	r1, [r7, #10]
 80024a2:	2300      	movs	r3, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 fbda 	bl	8002c64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d19e      	bne.n	80023f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 faac 	bl	8002a1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e01a      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2220      	movs	r2, #32
 80024d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6859      	ldr	r1, [r3, #4]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_I2C_Mem_Write+0x224>)
 80024e2:	400b      	ands	r3, r1
 80024e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2220      	movs	r2, #32
 80024ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002502:	2302      	movs	r3, #2
  }
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	fe00e800 	.word	0xfe00e800

08002510 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af02      	add	r7, sp, #8
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	4608      	mov	r0, r1
 800251a:	4611      	mov	r1, r2
 800251c:	461a      	mov	r2, r3
 800251e:	4603      	mov	r3, r0
 8002520:	817b      	strh	r3, [r7, #10]
 8002522:	460b      	mov	r3, r1
 8002524:	813b      	strh	r3, [r7, #8]
 8002526:	4613      	mov	r3, r2
 8002528:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b20      	cmp	r3, #32
 8002534:	f040 80fd 	bne.w	8002732 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <HAL_I2C_Mem_Read+0x34>
 800253e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002540:	2b00      	cmp	r3, #0
 8002542:	d105      	bne.n	8002550 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f44f 7200 	mov.w	r2, #512	; 0x200
 800254a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0f1      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_I2C_Mem_Read+0x4e>
 800255a:	2302      	movs	r3, #2
 800255c:	e0ea      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002566:	f7ff f9f1 	bl	800194c <HAL_GetTick>
 800256a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	2319      	movs	r3, #25
 8002572:	2201      	movs	r2, #1
 8002574:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f000 f9af 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0d5      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2222      	movs	r2, #34	; 0x22
 800258c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2240      	movs	r2, #64	; 0x40
 8002594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6a3a      	ldr	r2, [r7, #32]
 80025a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80025a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025b0:	88f8      	ldrh	r0, [r7, #6]
 80025b2:	893a      	ldrh	r2, [r7, #8]
 80025b4:	8979      	ldrh	r1, [r7, #10]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4603      	mov	r3, r0
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f913 	bl	80027ec <I2C_RequestMemoryRead>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0ad      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2bff      	cmp	r3, #255	; 0xff
 80025e0:	d90e      	bls.n	8002600 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	8979      	ldrh	r1, [r7, #10]
 80025f0:	4b52      	ldr	r3, [pc, #328]	; (800273c <HAL_I2C_Mem_Read+0x22c>)
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 fb33 	bl	8002c64 <I2C_TransferConfig>
 80025fe:	e00f      	b.n	8002620 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002604:	b29a      	uxth	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800260e:	b2da      	uxtb	r2, r3
 8002610:	8979      	ldrh	r1, [r7, #10]
 8002612:	4b4a      	ldr	r3, [pc, #296]	; (800273c <HAL_I2C_Mem_Read+0x22c>)
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 fb22 	bl	8002c64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002626:	2200      	movs	r2, #0
 8002628:	2104      	movs	r1, #4
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f000 f956 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e07c      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002656:	3b01      	subs	r3, #1
 8002658:	b29a      	uxth	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002662:	b29b      	uxth	r3, r3
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d034      	beq.n	80026e0 <HAL_I2C_Mem_Read+0x1d0>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267a:	2b00      	cmp	r3, #0
 800267c:	d130      	bne.n	80026e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	; 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f927 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e04d      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800269c:	b29b      	uxth	r3, r3
 800269e:	2bff      	cmp	r3, #255	; 0xff
 80026a0:	d90e      	bls.n	80026c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2201      	movs	r2, #1
 80026a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	8979      	ldrh	r1, [r7, #10]
 80026b0:	2300      	movs	r3, #0
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fad3 	bl	8002c64 <I2C_TransferConfig>
 80026be:	e00f      	b.n	80026e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	8979      	ldrh	r1, [r7, #10]
 80026d2:	2300      	movs	r3, #0
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 fac2 	bl	8002c64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d19a      	bne.n	8002620 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 f994 	bl	8002a1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e01a      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2220      	movs	r2, #32
 8002704:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6859      	ldr	r1, [r3, #4]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_I2C_Mem_Read+0x230>)
 8002712:	400b      	ands	r3, r1
 8002714:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	e000      	b.n	8002734 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002732:	2302      	movs	r3, #2
  }
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	80002400 	.word	0x80002400
 8002740:	fe00e800 	.word	0xfe00e800

08002744 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af02      	add	r7, sp, #8
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	4608      	mov	r0, r1
 800274e:	4611      	mov	r1, r2
 8002750:	461a      	mov	r2, r3
 8002752:	4603      	mov	r3, r0
 8002754:	817b      	strh	r3, [r7, #10]
 8002756:	460b      	mov	r3, r1
 8002758:	813b      	strh	r3, [r7, #8]
 800275a:	4613      	mov	r3, r2
 800275c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	b2da      	uxtb	r2, r3
 8002762:	8979      	ldrh	r1, [r7, #10]
 8002764:	4b20      	ldr	r3, [pc, #128]	; (80027e8 <I2C_RequestMemoryWrite+0xa4>)
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 fa79 	bl	8002c64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	69b9      	ldr	r1, [r7, #24]
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f909 	bl	800298e <I2C_WaitOnTXISFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e02c      	b.n	80027e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002786:	88fb      	ldrh	r3, [r7, #6]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d105      	bne.n	8002798 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800278c:	893b      	ldrh	r3, [r7, #8]
 800278e:	b2da      	uxtb	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
 8002796:	e015      	b.n	80027c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002798:	893b      	ldrh	r3, [r7, #8]
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	b29b      	uxth	r3, r3
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	69b9      	ldr	r1, [r7, #24]
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f8ef 	bl	800298e <I2C_WaitOnTXISFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e012      	b.n	80027e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027ba:	893b      	ldrh	r3, [r7, #8]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	2200      	movs	r2, #0
 80027cc:	2180      	movs	r1, #128	; 0x80
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f884 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	80002000 	.word	0x80002000

080027ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	4608      	mov	r0, r1
 80027f6:	4611      	mov	r1, r2
 80027f8:	461a      	mov	r2, r3
 80027fa:	4603      	mov	r3, r0
 80027fc:	817b      	strh	r3, [r7, #10]
 80027fe:	460b      	mov	r3, r1
 8002800:	813b      	strh	r3, [r7, #8]
 8002802:	4613      	mov	r3, r2
 8002804:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002806:	88fb      	ldrh	r3, [r7, #6]
 8002808:	b2da      	uxtb	r2, r3
 800280a:	8979      	ldrh	r1, [r7, #10]
 800280c:	4b20      	ldr	r3, [pc, #128]	; (8002890 <I2C_RequestMemoryRead+0xa4>)
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2300      	movs	r3, #0
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 fa26 	bl	8002c64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002818:	69fa      	ldr	r2, [r7, #28]
 800281a:	69b9      	ldr	r1, [r7, #24]
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f8b6 	bl	800298e <I2C_WaitOnTXISFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e02c      	b.n	8002886 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800282c:	88fb      	ldrh	r3, [r7, #6]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d105      	bne.n	800283e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002832:	893b      	ldrh	r3, [r7, #8]
 8002834:	b2da      	uxtb	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28
 800283c:	e015      	b.n	800286a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800283e:	893b      	ldrh	r3, [r7, #8]
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	b29b      	uxth	r3, r3
 8002844:	b2da      	uxtb	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800284c:	69fa      	ldr	r2, [r7, #28]
 800284e:	69b9      	ldr	r1, [r7, #24]
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 f89c 	bl	800298e <I2C_WaitOnTXISFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e012      	b.n	8002886 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002860:	893b      	ldrh	r3, [r7, #8]
 8002862:	b2da      	uxtb	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	2200      	movs	r2, #0
 8002872:	2140      	movs	r1, #64	; 0x40
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f000 f831 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	80002000 	.word	0x80002000

08002894 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d103      	bne.n	80028b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2200      	movs	r2, #0
 80028b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d007      	beq.n	80028d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	699a      	ldr	r2, [r3, #24]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	619a      	str	r2, [r3, #24]
  }
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	4613      	mov	r3, r2
 80028ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028ec:	e03b      	b.n	8002966 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f8d6 	bl	8002aa4 <I2C_IsErrorOccurred>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e041      	b.n	8002986 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002908:	d02d      	beq.n	8002966 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800290a:	f7ff f81f 	bl	800194c <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d302      	bcc.n	8002920 <I2C_WaitOnFlagUntilTimeout+0x44>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d122      	bne.n	8002966 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	4013      	ands	r3, r2
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	429a      	cmp	r2, r3
 800292e:	bf0c      	ite	eq
 8002930:	2301      	moveq	r3, #1
 8002932:	2300      	movne	r3, #0
 8002934:	b2db      	uxtb	r3, r3
 8002936:	461a      	mov	r2, r3
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	429a      	cmp	r2, r3
 800293c:	d113      	bne.n	8002966 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002942:	f043 0220 	orr.w	r2, r3, #32
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e00f      	b.n	8002986 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699a      	ldr	r2, [r3, #24]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4013      	ands	r3, r2
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	429a      	cmp	r2, r3
 8002974:	bf0c      	ite	eq
 8002976:	2301      	moveq	r3, #1
 8002978:	2300      	movne	r3, #0
 800297a:	b2db      	uxtb	r3, r3
 800297c:	461a      	mov	r2, r3
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	429a      	cmp	r2, r3
 8002982:	d0b4      	beq.n	80028ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b084      	sub	sp, #16
 8002992:	af00      	add	r7, sp, #0
 8002994:	60f8      	str	r0, [r7, #12]
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800299a:	e033      	b.n	8002a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	68b9      	ldr	r1, [r7, #8]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f87f 	bl	8002aa4 <I2C_IsErrorOccurred>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e031      	b.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b6:	d025      	beq.n	8002a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b8:	f7fe ffc8 	bl	800194c <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d302      	bcc.n	80029ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d11a      	bne.n	8002a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d013      	beq.n	8002a04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e0:	f043 0220 	orr.w	r2, r3, #32
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2220      	movs	r2, #32
 80029ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e007      	b.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d1c4      	bne.n	800299c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a28:	e02f      	b.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	68b9      	ldr	r1, [r7, #8]
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f838 	bl	8002aa4 <I2C_IsErrorOccurred>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e02d      	b.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3e:	f7fe ff85 	bl	800194c <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d302      	bcc.n	8002a54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d11a      	bne.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	d013      	beq.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	f043 0220 	orr.w	r2, r3, #32
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e007      	b.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	2b20      	cmp	r3, #32
 8002a96:	d1c8      	bne.n	8002a2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b08a      	sub	sp, #40	; 0x28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d068      	beq.n	8002ba2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2210      	movs	r2, #16
 8002ad6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ad8:	e049      	b.n	8002b6e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae0:	d045      	beq.n	8002b6e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ae2:	f7fe ff33 	bl	800194c <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d302      	bcc.n	8002af8 <I2C_IsErrorOccurred+0x54>
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d13a      	bne.n	8002b6e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b1a:	d121      	bne.n	8002b60 <I2C_IsErrorOccurred+0xbc>
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b22:	d01d      	beq.n	8002b60 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002b24:	7cfb      	ldrb	r3, [r7, #19]
 8002b26:	2b20      	cmp	r3, #32
 8002b28:	d01a      	beq.n	8002b60 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b38:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b3a:	f7fe ff07 	bl	800194c <HAL_GetTick>
 8002b3e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b40:	e00e      	b.n	8002b60 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b42:	f7fe ff03 	bl	800194c <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b19      	cmp	r3, #25
 8002b4e:	d907      	bls.n	8002b60 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	f043 0320 	orr.w	r3, r3, #32
 8002b56:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002b5e:	e006      	b.n	8002b6e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f003 0320 	and.w	r3, r3, #32
 8002b6a:	2b20      	cmp	r3, #32
 8002b6c:	d1e9      	bne.n	8002b42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f003 0320 	and.w	r3, r3, #32
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d003      	beq.n	8002b84 <I2C_IsErrorOccurred+0xe0>
 8002b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0aa      	beq.n	8002ada <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d103      	bne.n	8002b94 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2220      	movs	r2, #32
 8002b92:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00b      	beq.n	8002bee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	f043 0308 	orr.w	r3, r3, #8
 8002bdc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002be6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002bf8:	6a3b      	ldr	r3, [r7, #32]
 8002bfa:	f043 0302 	orr.w	r3, r3, #2
 8002bfe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002c10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01c      	beq.n	8002c52 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f7ff fe3b 	bl	8002894 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6859      	ldr	r1, [r3, #4]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	4b0d      	ldr	r3, [pc, #52]	; (8002c60 <I2C_IsErrorOccurred+0x1bc>)
 8002c2a:	400b      	ands	r3, r1
 8002c2c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	431a      	orrs	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002c52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3728      	adds	r7, #40	; 0x28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	fe00e800 	.word	0xfe00e800

08002c64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	607b      	str	r3, [r7, #4]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	817b      	strh	r3, [r7, #10]
 8002c72:	4613      	mov	r3, r2
 8002c74:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c76:	897b      	ldrh	r3, [r7, #10]
 8002c78:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c7c:	7a7b      	ldrb	r3, [r7, #9]
 8002c7e:	041b      	lsls	r3, r3, #16
 8002c80:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c84:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c8a:	6a3b      	ldr	r3, [r7, #32]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c92:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	0d5b      	lsrs	r3, r3, #21
 8002c9e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <I2C_TransferConfig+0x60>)
 8002ca4:	430b      	orrs	r3, r1
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	ea02 0103 	and.w	r1, r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002cb6:	bf00      	nop
 8002cb8:	371c      	adds	r7, #28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	03ff63ff 	.word	0x03ff63ff

08002cc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b20      	cmp	r3, #32
 8002cdc:	d138      	bne.n	8002d50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e032      	b.n	8002d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2224      	movs	r2, #36	; 0x24
 8002cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0201 	bic.w	r2, r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6819      	ldr	r1, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0201 	orr.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e000      	b.n	8002d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d50:	2302      	movs	r3, #2
  }
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr

08002d5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b085      	sub	sp, #20
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
 8002d66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	d139      	bne.n	8002de8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e033      	b.n	8002dea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2224      	movs	r2, #36	; 0x24
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0201 	bic.w	r2, r2, #1
 8002da0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002db0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	021b      	lsls	r3, r3, #8
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0201 	orr.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e000      	b.n	8002dea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b086      	sub	sp, #24
 8002dfa:	af02      	add	r7, sp, #8
 8002dfc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e101      	b.n	800300c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d106      	bne.n	8002e22 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7fe fbdd 	bl	80015dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2203      	movs	r2, #3
 8002e26:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f002 fb99 	bl	800556c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	7c1a      	ldrb	r2, [r3, #16]
 8002e42:	f88d 2000 	strb.w	r2, [sp]
 8002e46:	3304      	adds	r3, #4
 8002e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e4a:	f002 fb62 	bl	8005512 <USB_CoreInit>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2202      	movs	r2, #2
 8002e58:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0d5      	b.n	800300c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2100      	movs	r1, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	f002 fb91 	bl	800558e <USB_SetCurrentMode>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d005      	beq.n	8002e7e <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2202      	movs	r2, #2
 8002e76:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e0c6      	b.n	800300c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
 8002e82:	e04a      	b.n	8002f1a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e84:	7bfa      	ldrb	r2, [r7, #15]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	00db      	lsls	r3, r3, #3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	3315      	adds	r3, #21
 8002e94:	2201      	movs	r2, #1
 8002e96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	3314      	adds	r3, #20
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002eac:	7bfa      	ldrb	r2, [r7, #15]
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	b298      	uxth	r0, r3
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	4413      	add	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	332e      	adds	r3, #46	; 0x2e
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ec4:	7bfa      	ldrb	r2, [r7, #15]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	4413      	add	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	3318      	adds	r3, #24
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ed8:	7bfa      	ldrb	r2, [r7, #15]
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	331c      	adds	r3, #28
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002eec:	7bfa      	ldrb	r2, [r7, #15]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	3320      	adds	r3, #32
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f00:	7bfa      	ldrb	r2, [r7, #15]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	4413      	add	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	3324      	adds	r3, #36	; 0x24
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	3301      	adds	r3, #1
 8002f18:	73fb      	strb	r3, [r7, #15]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	791b      	ldrb	r3, [r3, #4]
 8002f1e:	7bfa      	ldrb	r2, [r7, #15]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d3af      	bcc.n	8002e84 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f24:	2300      	movs	r3, #0
 8002f26:	73fb      	strb	r3, [r7, #15]
 8002f28:	e044      	b.n	8002fb4 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f2a:	7bfa      	ldrb	r2, [r7, #15]
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	f203 2355 	addw	r3, r3, #597	; 0x255
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f40:	7bfa      	ldrb	r2, [r7, #15]
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	4413      	add	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f56:	7bfa      	ldrb	r2, [r7, #15]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f6c:	7bfa      	ldrb	r2, [r7, #15]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	4413      	add	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8002f7e:	2200      	movs	r2, #0
 8002f80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f82:	7bfa      	ldrb	r2, [r7, #15]
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f98:	7bfa      	ldrb	r2, [r7, #15]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fae:	7bfb      	ldrb	r3, [r7, #15]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	73fb      	strb	r3, [r7, #15]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	791b      	ldrb	r3, [r3, #4]
 8002fb8:	7bfa      	ldrb	r2, [r7, #15]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d3b5      	bcc.n	8002f2a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	7c1a      	ldrb	r2, [r3, #16]
 8002fc6:	f88d 2000 	strb.w	r2, [sp]
 8002fca:	3304      	adds	r3, #4
 8002fcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fce:	f002 fb2b 	bl	8005628 <USB_DevInit>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d005      	beq.n	8002fe4 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2202      	movs	r2, #2
 8002fdc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e013      	b.n	800300c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7b1b      	ldrb	r3, [r3, #12]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d102      	bne.n	8003000 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f80a 	bl	8003014 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f002 fcd0 	bl	80059aa <USB_DevDisconnect>

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003046:	f043 0303 	orr.w	r3, r3, #3
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003060:	4b05      	ldr	r3, [pc, #20]	; (8003078 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a04      	ldr	r2, [pc, #16]	; (8003078 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800306a:	6013      	str	r3, [r2, #0]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40007000 	.word	0x40007000

0800307c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003080:	4b04      	ldr	r3, [pc, #16]	; (8003094 <HAL_PWREx_GetVoltageRange+0x18>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40007000 	.word	0x40007000

08003098 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030a6:	d130      	bne.n	800310a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030a8:	4b23      	ldr	r3, [pc, #140]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030b4:	d038      	beq.n	8003128 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030b6:	4b20      	ldr	r3, [pc, #128]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030be:	4a1e      	ldr	r2, [pc, #120]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030c6:	4b1d      	ldr	r3, [pc, #116]	; (800313c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2232      	movs	r2, #50	; 0x32
 80030cc:	fb02 f303 	mul.w	r3, r2, r3
 80030d0:	4a1b      	ldr	r2, [pc, #108]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	0c9b      	lsrs	r3, r3, #18
 80030d8:	3301      	adds	r3, #1
 80030da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030dc:	e002      	b.n	80030e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e4:	4b14      	ldr	r3, [pc, #80]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e6:	695b      	ldr	r3, [r3, #20]
 80030e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f0:	d102      	bne.n	80030f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f2      	bne.n	80030de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030f8:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003104:	d110      	bne.n	8003128 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e00f      	b.n	800312a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800310a:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003116:	d007      	beq.n	8003128 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003120:	4a05      	ldr	r2, [pc, #20]	; (8003138 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003122:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003126:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40007000 	.word	0x40007000
 800313c:	20000000 	.word	0x20000000
 8003140:	431bde83 	.word	0x431bde83

08003144 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003148:	4b05      	ldr	r3, [pc, #20]	; (8003160 <HAL_PWREx_EnableVddUSB+0x1c>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	4a04      	ldr	r2, [pc, #16]	; (8003160 <HAL_PWREx_EnableVddUSB+0x1c>)
 800314e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003152:	6053      	str	r3, [r2, #4]
}
 8003154:	bf00      	nop
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40007000 	.word	0x40007000

08003164 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af02      	add	r7, sp, #8
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7fe fbee 	bl	800194c <HAL_GetTick>
 8003170:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e063      	b.n	8003244 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10b      	bne.n	80031a0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7fe f8f7 	bl	8001384 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003196:	f241 3188 	movw	r1, #5000	; 0x1388
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f858 	bl	8003250 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	021a      	lsls	r2, r3, #8
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	2120      	movs	r1, #32
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f850 	bl	800326c <QSPI_WaitFlagStateUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80031d0:	7afb      	ldrb	r3, [r7, #11]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d131      	bne.n	800323a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80031e0:	f023 0310 	bic.w	r3, r3, #16
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6852      	ldr	r2, [r2, #4]
 80031e8:	0611      	lsls	r1, r2, #24
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	4311      	orrs	r1, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	430b      	orrs	r3, r1
 80031f6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4b13      	ldr	r3, [pc, #76]	; (800324c <HAL_QSPI_Init+0xe8>)
 8003200:	4013      	ands	r3, r2
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6912      	ldr	r2, [r2, #16]
 8003206:	0411      	lsls	r1, r2, #16
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6952      	ldr	r2, [r2, #20]
 800320c:	4311      	orrs	r1, r2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6992      	ldr	r2, [r2, #24]
 8003212:	4311      	orrs	r1, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0201 	orr.w	r2, r2, #1
 800322a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003242:	7afb      	ldrb	r3, [r7, #11]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	ffe0f8fe 	.word	0xffe0f8fe

08003250 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	603b      	str	r3, [r7, #0]
 8003278:	4613      	mov	r3, r2
 800327a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800327c:	e01a      	b.n	80032b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003284:	d016      	beq.n	80032b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003286:	f7fe fb61 	bl	800194c <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	429a      	cmp	r2, r3
 8003294:	d302      	bcc.n	800329c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10b      	bne.n	80032b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2204      	movs	r2, #4
 80032a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a8:	f043 0201 	orr.w	r2, r3, #1
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e00e      	b.n	80032d2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	bf14      	ite	ne
 80032c2:	2301      	movne	r3, #1
 80032c4:	2300      	moveq	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d1d6      	bne.n	800327e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3710      	adds	r7, #16
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b088      	sub	sp, #32
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e3ca      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ee:	4b97      	ldr	r3, [pc, #604]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032f8:	4b94      	ldr	r3, [pc, #592]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	2b00      	cmp	r3, #0
 800330c:	f000 80e4 	beq.w	80034d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d007      	beq.n	8003326 <HAL_RCC_OscConfig+0x4a>
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b0c      	cmp	r3, #12
 800331a:	f040 808b 	bne.w	8003434 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2b01      	cmp	r3, #1
 8003322:	f040 8087 	bne.w	8003434 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003326:	4b89      	ldr	r3, [pc, #548]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_RCC_OscConfig+0x62>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e3a2      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1a      	ldr	r2, [r3, #32]
 8003342:	4b82      	ldr	r3, [pc, #520]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d004      	beq.n	8003358 <HAL_RCC_OscConfig+0x7c>
 800334e:	4b7f      	ldr	r3, [pc, #508]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003356:	e005      	b.n	8003364 <HAL_RCC_OscConfig+0x88>
 8003358:	4b7c      	ldr	r3, [pc, #496]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800335a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003364:	4293      	cmp	r3, r2
 8003366:	d223      	bcs.n	80033b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	4618      	mov	r0, r3
 800336e:	f000 fd55 	bl	8003e1c <RCC_SetFlashLatencyFromMSIRange>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e383      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800337c:	4b73      	ldr	r3, [pc, #460]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a72      	ldr	r2, [pc, #456]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003382:	f043 0308 	orr.w	r3, r3, #8
 8003386:	6013      	str	r3, [r2, #0]
 8003388:	4b70      	ldr	r3, [pc, #448]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	496d      	ldr	r1, [pc, #436]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003396:	4313      	orrs	r3, r2
 8003398:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800339a:	4b6c      	ldr	r3, [pc, #432]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	4968      	ldr	r1, [pc, #416]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	604b      	str	r3, [r1, #4]
 80033ae:	e025      	b.n	80033fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033b0:	4b66      	ldr	r3, [pc, #408]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a65      	ldr	r2, [pc, #404]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033b6:	f043 0308 	orr.w	r3, r3, #8
 80033ba:	6013      	str	r3, [r2, #0]
 80033bc:	4b63      	ldr	r3, [pc, #396]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4960      	ldr	r1, [pc, #384]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ce:	4b5f      	ldr	r3, [pc, #380]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	021b      	lsls	r3, r3, #8
 80033dc:	495b      	ldr	r1, [pc, #364]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d109      	bne.n	80033fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 fd15 	bl	8003e1c <RCC_SetFlashLatencyFromMSIRange>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e343      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033fc:	f000 fc4a 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	4b52      	ldr	r3, [pc, #328]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	091b      	lsrs	r3, r3, #4
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	4950      	ldr	r1, [pc, #320]	; (8003550 <HAL_RCC_OscConfig+0x274>)
 800340e:	5ccb      	ldrb	r3, [r1, r3]
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	fa22 f303 	lsr.w	r3, r2, r3
 8003418:	4a4e      	ldr	r2, [pc, #312]	; (8003554 <HAL_RCC_OscConfig+0x278>)
 800341a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800341c:	4b4e      	ldr	r3, [pc, #312]	; (8003558 <HAL_RCC_OscConfig+0x27c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f7fe fa43 	bl	80018ac <HAL_InitTick>
 8003426:	4603      	mov	r3, r0
 8003428:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d052      	beq.n	80034d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	e327      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d032      	beq.n	80034a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800343c:	4b43      	ldr	r3, [pc, #268]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a42      	ldr	r2, [pc, #264]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003448:	f7fe fa80 	bl	800194c <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003450:	f7fe fa7c 	bl	800194c <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e310      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003462:	4b3a      	ldr	r3, [pc, #232]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0f0      	beq.n	8003450 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800346e:	4b37      	ldr	r3, [pc, #220]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a36      	ldr	r2, [pc, #216]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	4b34      	ldr	r3, [pc, #208]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	4931      	ldr	r1, [pc, #196]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003488:	4313      	orrs	r3, r2
 800348a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800348c:	4b2f      	ldr	r3, [pc, #188]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	69db      	ldr	r3, [r3, #28]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	492c      	ldr	r1, [pc, #176]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800349c:	4313      	orrs	r3, r2
 800349e:	604b      	str	r3, [r1, #4]
 80034a0:	e01a      	b.n	80034d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034a2:	4b2a      	ldr	r3, [pc, #168]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a29      	ldr	r2, [pc, #164]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80034a8:	f023 0301 	bic.w	r3, r3, #1
 80034ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ae:	f7fe fa4d 	bl	800194c <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034b6:	f7fe fa49 	bl	800194c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e2dd      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034c8:	4b20      	ldr	r3, [pc, #128]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1f0      	bne.n	80034b6 <HAL_RCC_OscConfig+0x1da>
 80034d4:	e000      	b.n	80034d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d074      	beq.n	80035ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d005      	beq.n	80034f6 <HAL_RCC_OscConfig+0x21a>
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b0c      	cmp	r3, #12
 80034ee:	d10e      	bne.n	800350e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d10b      	bne.n	800350e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f6:	4b15      	ldr	r3, [pc, #84]	; (800354c <HAL_RCC_OscConfig+0x270>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d064      	beq.n	80035cc <HAL_RCC_OscConfig+0x2f0>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d160      	bne.n	80035cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e2ba      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003516:	d106      	bne.n	8003526 <HAL_RCC_OscConfig+0x24a>
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a0b      	ldr	r2, [pc, #44]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800351e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003522:	6013      	str	r3, [r2, #0]
 8003524:	e026      	b.n	8003574 <HAL_RCC_OscConfig+0x298>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800352e:	d115      	bne.n	800355c <HAL_RCC_OscConfig+0x280>
 8003530:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a05      	ldr	r2, [pc, #20]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003536:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	4b03      	ldr	r3, [pc, #12]	; (800354c <HAL_RCC_OscConfig+0x270>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a02      	ldr	r2, [pc, #8]	; (800354c <HAL_RCC_OscConfig+0x270>)
 8003542:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003546:	6013      	str	r3, [r2, #0]
 8003548:	e014      	b.n	8003574 <HAL_RCC_OscConfig+0x298>
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000
 8003550:	0800641c 	.word	0x0800641c
 8003554:	20000000 	.word	0x20000000
 8003558:	20000004 	.word	0x20000004
 800355c:	4ba0      	ldr	r3, [pc, #640]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a9f      	ldr	r2, [pc, #636]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	4b9d      	ldr	r3, [pc, #628]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a9c      	ldr	r2, [pc, #624]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800356e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d013      	beq.n	80035a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357c:	f7fe f9e6 	bl	800194c <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003584:	f7fe f9e2 	bl	800194c <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b64      	cmp	r3, #100	; 0x64
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e276      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003596:	4b92      	ldr	r3, [pc, #584]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f0      	beq.n	8003584 <HAL_RCC_OscConfig+0x2a8>
 80035a2:	e014      	b.n	80035ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a4:	f7fe f9d2 	bl	800194c <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ac:	f7fe f9ce 	bl	800194c <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b64      	cmp	r3, #100	; 0x64
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e262      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035be:	4b88      	ldr	r3, [pc, #544]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f0      	bne.n	80035ac <HAL_RCC_OscConfig+0x2d0>
 80035ca:	e000      	b.n	80035ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d060      	beq.n	800369c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d005      	beq.n	80035ec <HAL_RCC_OscConfig+0x310>
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	2b0c      	cmp	r3, #12
 80035e4:	d119      	bne.n	800361a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d116      	bne.n	800361a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035ec:	4b7c      	ldr	r3, [pc, #496]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_OscConfig+0x328>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e23f      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003604:	4b76      	ldr	r3, [pc, #472]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	061b      	lsls	r3, r3, #24
 8003612:	4973      	ldr	r1, [pc, #460]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003614:	4313      	orrs	r3, r2
 8003616:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003618:	e040      	b.n	800369c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d023      	beq.n	800366a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003622:	4b6f      	ldr	r3, [pc, #444]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a6e      	ldr	r2, [pc, #440]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800362c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362e:	f7fe f98d 	bl	800194c <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003636:	f7fe f989 	bl	800194c <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e21d      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003648:	4b65      	ldr	r3, [pc, #404]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0f0      	beq.n	8003636 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003654:	4b62      	ldr	r3, [pc, #392]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	061b      	lsls	r3, r3, #24
 8003662:	495f      	ldr	r1, [pc, #380]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003664:	4313      	orrs	r3, r2
 8003666:	604b      	str	r3, [r1, #4]
 8003668:	e018      	b.n	800369c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800366a:	4b5d      	ldr	r3, [pc, #372]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a5c      	ldr	r2, [pc, #368]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003676:	f7fe f969 	bl	800194c <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800367e:	f7fe f965 	bl	800194c <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e1f9      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003690:	4b53      	ldr	r3, [pc, #332]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1f0      	bne.n	800367e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d03c      	beq.n	8003722 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01c      	beq.n	80036ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b0:	4b4b      	ldr	r3, [pc, #300]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80036b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036b6:	4a4a      	ldr	r2, [pc, #296]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c0:	f7fe f944 	bl	800194c <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c8:	f7fe f940 	bl	800194c <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e1d4      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036da:	4b41      	ldr	r3, [pc, #260]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80036dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d0ef      	beq.n	80036c8 <HAL_RCC_OscConfig+0x3ec>
 80036e8:	e01b      	b.n	8003722 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ea:	4b3d      	ldr	r3, [pc, #244]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80036ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036f0:	4a3b      	ldr	r2, [pc, #236]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80036f2:	f023 0301 	bic.w	r3, r3, #1
 80036f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036fa:	f7fe f927 	bl	800194c <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003702:	f7fe f923 	bl	800194c <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e1b7      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003714:	4b32      	ldr	r3, [pc, #200]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1ef      	bne.n	8003702 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 80a6 	beq.w	800387c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003730:	2300      	movs	r3, #0
 8003732:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003734:	4b2a      	ldr	r3, [pc, #168]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10d      	bne.n	800375c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003740:	4b27      	ldr	r3, [pc, #156]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003744:	4a26      	ldr	r2, [pc, #152]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 8003746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374a:	6593      	str	r3, [r2, #88]	; 0x58
 800374c:	4b24      	ldr	r3, [pc, #144]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 800374e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003758:	2301      	movs	r3, #1
 800375a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800375c:	4b21      	ldr	r3, [pc, #132]	; (80037e4 <HAL_RCC_OscConfig+0x508>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003764:	2b00      	cmp	r3, #0
 8003766:	d118      	bne.n	800379a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003768:	4b1e      	ldr	r3, [pc, #120]	; (80037e4 <HAL_RCC_OscConfig+0x508>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1d      	ldr	r2, [pc, #116]	; (80037e4 <HAL_RCC_OscConfig+0x508>)
 800376e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003772:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003774:	f7fe f8ea 	bl	800194c <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800377c:	f7fe f8e6 	bl	800194c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e17a      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800378e:	4b15      	ldr	r3, [pc, #84]	; (80037e4 <HAL_RCC_OscConfig+0x508>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003796:	2b00      	cmp	r3, #0
 8003798:	d0f0      	beq.n	800377c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d108      	bne.n	80037b4 <HAL_RCC_OscConfig+0x4d8>
 80037a2:	4b0f      	ldr	r3, [pc, #60]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a8:	4a0d      	ldr	r2, [pc, #52]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037b2:	e029      	b.n	8003808 <HAL_RCC_OscConfig+0x52c>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	2b05      	cmp	r3, #5
 80037ba:	d115      	bne.n	80037e8 <HAL_RCC_OscConfig+0x50c>
 80037bc:	4b08      	ldr	r3, [pc, #32]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c2:	4a07      	ldr	r2, [pc, #28]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037c4:	f043 0304 	orr.w	r3, r3, #4
 80037c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037cc:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d2:	4a03      	ldr	r2, [pc, #12]	; (80037e0 <HAL_RCC_OscConfig+0x504>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037dc:	e014      	b.n	8003808 <HAL_RCC_OscConfig+0x52c>
 80037de:	bf00      	nop
 80037e0:	40021000 	.word	0x40021000
 80037e4:	40007000 	.word	0x40007000
 80037e8:	4b9c      	ldr	r3, [pc, #624]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80037ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ee:	4a9b      	ldr	r2, [pc, #620]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80037f0:	f023 0301 	bic.w	r3, r3, #1
 80037f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037f8:	4b98      	ldr	r3, [pc, #608]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80037fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037fe:	4a97      	ldr	r2, [pc, #604]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d016      	beq.n	800383e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fe f89c 	bl	800194c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003816:	e00a      	b.n	800382e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fe f898 	bl	800194c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	; 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e12a      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800382e:	4b8b      	ldr	r3, [pc, #556]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d0ed      	beq.n	8003818 <HAL_RCC_OscConfig+0x53c>
 800383c:	e015      	b.n	800386a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383e:	f7fe f885 	bl	800194c <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003844:	e00a      	b.n	800385c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003846:	f7fe f881 	bl	800194c <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	f241 3288 	movw	r2, #5000	; 0x1388
 8003854:	4293      	cmp	r3, r2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e113      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800385c:	4b7f      	ldr	r3, [pc, #508]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1ed      	bne.n	8003846 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800386a:	7ffb      	ldrb	r3, [r7, #31]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d105      	bne.n	800387c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003870:	4b7a      	ldr	r3, [pc, #488]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003874:	4a79      	ldr	r2, [pc, #484]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800387a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 80fe 	beq.w	8003a82 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	2b02      	cmp	r3, #2
 800388c:	f040 80d0 	bne.w	8003a30 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003890:	4b72      	ldr	r3, [pc, #456]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f003 0203 	and.w	r2, r3, #3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d130      	bne.n	8003906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	3b01      	subs	r3, #1
 80038b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d127      	bne.n	8003906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d11f      	bne.n	8003906 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038d0:	2a07      	cmp	r2, #7
 80038d2:	bf14      	ite	ne
 80038d4:	2201      	movne	r2, #1
 80038d6:	2200      	moveq	r2, #0
 80038d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038da:	4293      	cmp	r3, r2
 80038dc:	d113      	bne.n	8003906 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	3b01      	subs	r3, #1
 80038ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d109      	bne.n	8003906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	085b      	lsrs	r3, r3, #1
 80038fe:	3b01      	subs	r3, #1
 8003900:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003902:	429a      	cmp	r2, r3
 8003904:	d06e      	beq.n	80039e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b0c      	cmp	r3, #12
 800390a:	d069      	beq.n	80039e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800390c:	4b53      	ldr	r3, [pc, #332]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d105      	bne.n	8003924 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003918:	4b50      	ldr	r3, [pc, #320]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0ad      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003928:	4b4c      	ldr	r3, [pc, #304]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a4b      	ldr	r2, [pc, #300]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800392e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003932:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003934:	f7fe f80a 	bl	800194c <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393a:	e008      	b.n	800394e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800393c:	f7fe f806 	bl	800194c <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e09a      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800394e:	4b43      	ldr	r3, [pc, #268]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f0      	bne.n	800393c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800395a:	4b40      	ldr	r3, [pc, #256]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	4b40      	ldr	r3, [pc, #256]	; (8003a60 <HAL_RCC_OscConfig+0x784>)
 8003960:	4013      	ands	r3, r2
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800396a:	3a01      	subs	r2, #1
 800396c:	0112      	lsls	r2, r2, #4
 800396e:	4311      	orrs	r1, r2
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003974:	0212      	lsls	r2, r2, #8
 8003976:	4311      	orrs	r1, r2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800397c:	0852      	lsrs	r2, r2, #1
 800397e:	3a01      	subs	r2, #1
 8003980:	0552      	lsls	r2, r2, #21
 8003982:	4311      	orrs	r1, r2
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003988:	0852      	lsrs	r2, r2, #1
 800398a:	3a01      	subs	r2, #1
 800398c:	0652      	lsls	r2, r2, #25
 800398e:	4311      	orrs	r1, r2
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003994:	0912      	lsrs	r2, r2, #4
 8003996:	0452      	lsls	r2, r2, #17
 8003998:	430a      	orrs	r2, r1
 800399a:	4930      	ldr	r1, [pc, #192]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 800399c:	4313      	orrs	r3, r2
 800399e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039a0:	4b2e      	ldr	r3, [pc, #184]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a2d      	ldr	r2, [pc, #180]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039ac:	4b2b      	ldr	r3, [pc, #172]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4a2a      	ldr	r2, [pc, #168]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039b8:	f7fd ffc8 	bl	800194c <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c0:	f7fd ffc4 	bl	800194c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e058      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d2:	4b22      	ldr	r3, [pc, #136]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039de:	e050      	b.n	8003a82 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e04f      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039e4:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d148      	bne.n	8003a82 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039f0:	4b1a      	ldr	r3, [pc, #104]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a19      	ldr	r2, [pc, #100]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039fc:	4b17      	ldr	r3, [pc, #92]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4a16      	ldr	r2, [pc, #88]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a08:	f7fd ffa0 	bl	800194c <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a10:	f7fd ff9c 	bl	800194c <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e030      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a22:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0f0      	beq.n	8003a10 <HAL_RCC_OscConfig+0x734>
 8003a2e:	e028      	b.n	8003a82 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b0c      	cmp	r3, #12
 8003a34:	d023      	beq.n	8003a7e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a36:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a08      	ldr	r2, [pc, #32]	; (8003a5c <HAL_RCC_OscConfig+0x780>)
 8003a3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a42:	f7fd ff83 	bl	800194c <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a48:	e00c      	b.n	8003a64 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a4a:	f7fd ff7f 	bl	800194c <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d905      	bls.n	8003a64 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e013      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a64:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <HAL_RCC_OscConfig+0x7b0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ec      	bne.n	8003a4a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a70:	4b06      	ldr	r3, [pc, #24]	; (8003a8c <HAL_RCC_OscConfig+0x7b0>)
 8003a72:	68da      	ldr	r2, [r3, #12]
 8003a74:	4905      	ldr	r1, [pc, #20]	; (8003a8c <HAL_RCC_OscConfig+0x7b0>)
 8003a76:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <HAL_RCC_OscConfig+0x7b4>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60cb      	str	r3, [r1, #12]
 8003a7c:	e001      	b.n	8003a82 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3720      	adds	r7, #32
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	feeefffc 	.word	0xfeeefffc

08003a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0e7      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa8:	4b75      	ldr	r3, [pc, #468]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d910      	bls.n	8003ad8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab6:	4b72      	ldr	r3, [pc, #456]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f023 0207 	bic.w	r2, r3, #7
 8003abe:	4970      	ldr	r1, [pc, #448]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac6:	4b6e      	ldr	r3, [pc, #440]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d001      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e0cf      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d010      	beq.n	8003b06 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	4b66      	ldr	r3, [pc, #408]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d908      	bls.n	8003b06 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003af4:	4b63      	ldr	r3, [pc, #396]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	4960      	ldr	r1, [pc, #384]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d04c      	beq.n	8003bac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d107      	bne.n	8003b2a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1a:	4b5a      	ldr	r3, [pc, #360]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d121      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e0a6      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d107      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b32:	4b54      	ldr	r3, [pc, #336]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d115      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e09a      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d107      	bne.n	8003b5a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b4a:	4b4e      	ldr	r3, [pc, #312]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e08e      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b5a:	4b4a      	ldr	r3, [pc, #296]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e086      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b6a:	4b46      	ldr	r3, [pc, #280]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f023 0203 	bic.w	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4943      	ldr	r1, [pc, #268]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b7c:	f7fd fee6 	bl	800194c <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b82:	e00a      	b.n	8003b9a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b84:	f7fd fee2 	bl	800194c <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e06e      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	4b3a      	ldr	r3, [pc, #232]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f003 020c 	and.w	r2, r3, #12
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d1eb      	bne.n	8003b84 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d010      	beq.n	8003bda <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689a      	ldr	r2, [r3, #8]
 8003bbc:	4b31      	ldr	r3, [pc, #196]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d208      	bcs.n	8003bda <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc8:	4b2e      	ldr	r3, [pc, #184]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	492b      	ldr	r1, [pc, #172]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bda:	4b29      	ldr	r3, [pc, #164]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d210      	bcs.n	8003c0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be8:	4b25      	ldr	r3, [pc, #148]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f023 0207 	bic.w	r2, r3, #7
 8003bf0:	4923      	ldr	r1, [pc, #140]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf8:	4b21      	ldr	r3, [pc, #132]	; (8003c80 <HAL_RCC_ClockConfig+0x1ec>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d001      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e036      	b.n	8003c78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d008      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c16:	4b1b      	ldr	r3, [pc, #108]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	4918      	ldr	r1, [pc, #96]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d009      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c34:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4910      	ldr	r1, [pc, #64]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c48:	f000 f824 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <HAL_RCC_ClockConfig+0x1f0>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	091b      	lsrs	r3, r3, #4
 8003c54:	f003 030f 	and.w	r3, r3, #15
 8003c58:	490b      	ldr	r1, [pc, #44]	; (8003c88 <HAL_RCC_ClockConfig+0x1f4>)
 8003c5a:	5ccb      	ldrb	r3, [r1, r3]
 8003c5c:	f003 031f 	and.w	r3, r3, #31
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
 8003c64:	4a09      	ldr	r2, [pc, #36]	; (8003c8c <HAL_RCC_ClockConfig+0x1f8>)
 8003c66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c68:	4b09      	ldr	r3, [pc, #36]	; (8003c90 <HAL_RCC_ClockConfig+0x1fc>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fd fe1d 	bl	80018ac <HAL_InitTick>
 8003c72:	4603      	mov	r3, r0
 8003c74:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c76:	7afb      	ldrb	r3, [r7, #11]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40022000 	.word	0x40022000
 8003c84:	40021000 	.word	0x40021000
 8003c88:	0800641c 	.word	0x0800641c
 8003c8c:	20000000 	.word	0x20000000
 8003c90:	20000004 	.word	0x20000004

08003c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b089      	sub	sp, #36	; 0x24
 8003c98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61fb      	str	r3, [r7, #28]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ca2:	4b3e      	ldr	r3, [pc, #248]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cac:	4b3b      	ldr	r3, [pc, #236]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	f003 0303 	and.w	r3, r3, #3
 8003cb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d005      	beq.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x34>
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	2b0c      	cmp	r3, #12
 8003cc0:	d121      	bne.n	8003d06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d11e      	bne.n	8003d06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cc8:	4b34      	ldr	r3, [pc, #208]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cd4:	4b31      	ldr	r3, [pc, #196]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cda:	0a1b      	lsrs	r3, r3, #8
 8003cdc:	f003 030f 	and.w	r3, r3, #15
 8003ce0:	61fb      	str	r3, [r7, #28]
 8003ce2:	e005      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ce4:	4b2d      	ldr	r3, [pc, #180]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cf0:	4a2b      	ldr	r2, [pc, #172]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10d      	bne.n	8003d1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d04:	e00a      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	d102      	bne.n	8003d12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d0c:	4b25      	ldr	r3, [pc, #148]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d0e:	61bb      	str	r3, [r7, #24]
 8003d10:	e004      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d18:	4b23      	ldr	r3, [pc, #140]	; (8003da8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b0c      	cmp	r3, #12
 8003d20:	d134      	bne.n	8003d8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d22:	4b1e      	ldr	r3, [pc, #120]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d003      	beq.n	8003d3a <HAL_RCC_GetSysClockFreq+0xa6>
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	2b03      	cmp	r3, #3
 8003d36:	d003      	beq.n	8003d40 <HAL_RCC_GetSysClockFreq+0xac>
 8003d38:	e005      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d3a:	4b1a      	ldr	r3, [pc, #104]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d3c:	617b      	str	r3, [r7, #20]
      break;
 8003d3e:	e005      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d40:	4b19      	ldr	r3, [pc, #100]	; (8003da8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d42:	617b      	str	r3, [r7, #20]
      break;
 8003d44:	e002      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	617b      	str	r3, [r7, #20]
      break;
 8003d4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d4c:	4b13      	ldr	r3, [pc, #76]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	f003 0307 	and.w	r3, r3, #7
 8003d56:	3301      	adds	r3, #1
 8003d58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d5a:	4b10      	ldr	r3, [pc, #64]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	0a1b      	lsrs	r3, r3, #8
 8003d60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	fb03 f202 	mul.w	r2, r3, r2
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d72:	4b0a      	ldr	r3, [pc, #40]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	0e5b      	lsrs	r3, r3, #25
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d8c:	69bb      	ldr	r3, [r7, #24]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3724      	adds	r7, #36	; 0x24
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	08006434 	.word	0x08006434
 8003da4:	00f42400 	.word	0x00f42400
 8003da8:	007a1200 	.word	0x007a1200

08003dac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db0:	4b03      	ldr	r3, [pc, #12]	; (8003dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db2:	681b      	ldr	r3, [r3, #0]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	20000000 	.word	0x20000000

08003dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dc8:	f7ff fff0 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	0a1b      	lsrs	r3, r3, #8
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	4904      	ldr	r1, [pc, #16]	; (8003dec <HAL_RCC_GetPCLK1Freq+0x28>)
 8003dda:	5ccb      	ldrb	r3, [r1, r3]
 8003ddc:	f003 031f 	and.w	r3, r3, #31
 8003de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40021000 	.word	0x40021000
 8003dec:	0800642c 	.word	0x0800642c

08003df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003df4:	f7ff ffda 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	0adb      	lsrs	r3, r3, #11
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	4904      	ldr	r1, [pc, #16]	; (8003e18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e06:	5ccb      	ldrb	r3, [r1, r3]
 8003e08:	f003 031f 	and.w	r3, r3, #31
 8003e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40021000 	.word	0x40021000
 8003e18:	0800642c 	.word	0x0800642c

08003e1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e24:	2300      	movs	r3, #0
 8003e26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e28:	4b2a      	ldr	r3, [pc, #168]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e34:	f7ff f922 	bl	800307c <HAL_PWREx_GetVoltageRange>
 8003e38:	6178      	str	r0, [r7, #20]
 8003e3a:	e014      	b.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e3c:	4b25      	ldr	r3, [pc, #148]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e40:	4a24      	ldr	r2, [pc, #144]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e46:	6593      	str	r3, [r2, #88]	; 0x58
 8003e48:	4b22      	ldr	r3, [pc, #136]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e54:	f7ff f912 	bl	800307c <HAL_PWREx_GetVoltageRange>
 8003e58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5e:	4a1d      	ldr	r2, [pc, #116]	; (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e64:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e6c:	d10b      	bne.n	8003e86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b80      	cmp	r3, #128	; 0x80
 8003e72:	d919      	bls.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2ba0      	cmp	r3, #160	; 0xa0
 8003e78:	d902      	bls.n	8003e80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	613b      	str	r3, [r7, #16]
 8003e7e:	e013      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e80:	2301      	movs	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	e010      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b80      	cmp	r3, #128	; 0x80
 8003e8a:	d902      	bls.n	8003e92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	e00a      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b80      	cmp	r3, #128	; 0x80
 8003e96:	d102      	bne.n	8003e9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e98:	2302      	movs	r3, #2
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	e004      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b70      	cmp	r3, #112	; 0x70
 8003ea2:	d101      	bne.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f023 0207 	bic.w	r2, r3, #7
 8003eb0:	4909      	ldr	r1, [pc, #36]	; (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003eb8:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d001      	beq.n	8003eca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e000      	b.n	8003ecc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40022000 	.word	0x40022000

08003edc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ee8:	2300      	movs	r3, #0
 8003eea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d041      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003efc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f00:	d02a      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f02:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f06:	d824      	bhi.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f08:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003f0c:	d008      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f0e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003f12:	d81e      	bhi.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f1c:	d010      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f1e:	e018      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f20:	4b86      	ldr	r3, [pc, #536]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a85      	ldr	r2, [pc, #532]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f2a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f2c:	e015      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	3304      	adds	r3, #4
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f000 facb 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f3e:	e00c      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3320      	adds	r3, #32
 8003f44:	2100      	movs	r1, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fbb6 	bl	80046b8 <RCCEx_PLLSAI2_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f50:	e003      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	74fb      	strb	r3, [r7, #19]
      break;
 8003f56:	e000      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f5a:	7cfb      	ldrb	r3, [r7, #19]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10b      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f60:	4b76      	ldr	r3, [pc, #472]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f66:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f6e:	4973      	ldr	r1, [pc, #460]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f76:	e001      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f78:	7cfb      	ldrb	r3, [r7, #19]
 8003f7a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d041      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f8c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f90:	d02a      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f96:	d824      	bhi.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f9c:	d008      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003fa2:	d81e      	bhi.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00a      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fac:	d010      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fae:	e018      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fb0:	4b62      	ldr	r3, [pc, #392]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4a61      	ldr	r2, [pc, #388]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fbc:	e015      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fa83 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fce:	e00c      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	3320      	adds	r3, #32
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 fb6e 	bl	80046b8 <RCCEx_PLLSAI2_Config>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fe0:	e003      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	74fb      	strb	r3, [r7, #19]
      break;
 8003fe6:	e000      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003fe8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fea:	7cfb      	ldrb	r3, [r7, #19]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d10b      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ff0:	4b52      	ldr	r3, [pc, #328]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ffe:	494f      	ldr	r1, [pc, #316]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004006:	e001      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004008:	7cfb      	ldrb	r3, [r7, #19]
 800400a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 80a0 	beq.w	800415a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800401a:	2300      	movs	r3, #0
 800401c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800401e:	4b47      	ldr	r3, [pc, #284]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800402e:	2300      	movs	r3, #0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00d      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004034:	4b41      	ldr	r3, [pc, #260]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004038:	4a40      	ldr	r2, [pc, #256]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800403a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800403e:	6593      	str	r3, [r2, #88]	; 0x58
 8004040:	4b3e      	ldr	r3, [pc, #248]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004048:	60bb      	str	r3, [r7, #8]
 800404a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800404c:	2301      	movs	r3, #1
 800404e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004050:	4b3b      	ldr	r3, [pc, #236]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a3a      	ldr	r2, [pc, #232]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800405a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800405c:	f7fd fc76 	bl	800194c <HAL_GetTick>
 8004060:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004062:	e009      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004064:	f7fd fc72 	bl	800194c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d902      	bls.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	74fb      	strb	r3, [r7, #19]
        break;
 8004076:	e005      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004078:	4b31      	ldr	r3, [pc, #196]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0ef      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004084:	7cfb      	ldrb	r3, [r7, #19]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d15c      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800408a:	4b2c      	ldr	r3, [pc, #176]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800408c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004094:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d01f      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d019      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040a8:	4b24      	ldr	r3, [pc, #144]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040b4:	4b21      	ldr	r3, [pc, #132]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ba:	4a20      	ldr	r2, [pc, #128]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ca:	4a1c      	ldr	r2, [pc, #112]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040d4:	4a19      	ldr	r2, [pc, #100]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d016      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7fd fc31 	bl	800194c <HAL_GetTick>
 80040ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ec:	e00b      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7fd fc2d 	bl	800194c <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d902      	bls.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	74fb      	strb	r3, [r7, #19]
            break;
 8004104:	e006      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004106:	4b0d      	ldr	r3, [pc, #52]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0ec      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004114:	7cfb      	ldrb	r3, [r7, #19]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10c      	bne.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800411a:	4b08      	ldr	r3, [pc, #32]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800411c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004120:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800412a:	4904      	ldr	r1, [pc, #16]	; (800413c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004132:	e009      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004134:	7cfb      	ldrb	r3, [r7, #19]
 8004136:	74bb      	strb	r3, [r7, #18]
 8004138:	e006      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800413a:	bf00      	nop
 800413c:	40021000 	.word	0x40021000
 8004140:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004144:	7cfb      	ldrb	r3, [r7, #19]
 8004146:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004148:	7c7b      	ldrb	r3, [r7, #17]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d105      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800414e:	4b9e      	ldr	r3, [pc, #632]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004152:	4a9d      	ldr	r2, [pc, #628]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004154:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004158:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00a      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004166:	4b98      	ldr	r3, [pc, #608]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416c:	f023 0203 	bic.w	r2, r3, #3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004174:	4994      	ldr	r1, [pc, #592]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004176:	4313      	orrs	r3, r2
 8004178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00a      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004188:	4b8f      	ldr	r3, [pc, #572]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800418e:	f023 020c 	bic.w	r2, r3, #12
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004196:	498c      	ldr	r1, [pc, #560]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004198:	4313      	orrs	r3, r2
 800419a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0304 	and.w	r3, r3, #4
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00a      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041aa:	4b87      	ldr	r3, [pc, #540]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b8:	4983      	ldr	r1, [pc, #524]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00a      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041cc:	4b7e      	ldr	r3, [pc, #504]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041da:	497b      	ldr	r1, [pc, #492]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00a      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041ee:	4b76      	ldr	r3, [pc, #472]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041fc:	4972      	ldr	r1, [pc, #456]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0320 	and.w	r3, r3, #32
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00a      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004210:	4b6d      	ldr	r3, [pc, #436]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004216:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800421e:	496a      	ldr	r1, [pc, #424]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004232:	4b65      	ldr	r3, [pc, #404]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004238:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004240:	4961      	ldr	r1, [pc, #388]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00a      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004254:	4b5c      	ldr	r3, [pc, #368]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004262:	4959      	ldr	r1, [pc, #356]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00a      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004276:	4b54      	ldr	r3, [pc, #336]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004284:	4950      	ldr	r1, [pc, #320]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00a      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004298:	4b4b      	ldr	r3, [pc, #300]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a6:	4948      	ldr	r1, [pc, #288]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042ba:	4b43      	ldr	r3, [pc, #268]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c8:	493f      	ldr	r1, [pc, #252]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d028      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042dc:	4b3a      	ldr	r3, [pc, #232]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042ea:	4937      	ldr	r1, [pc, #220]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042fa:	d106      	bne.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042fc:	4b32      	ldr	r3, [pc, #200]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4a31      	ldr	r2, [pc, #196]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004306:	60d3      	str	r3, [r2, #12]
 8004308:	e011      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800430e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004312:	d10c      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3304      	adds	r3, #4
 8004318:	2101      	movs	r1, #1
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f8d8 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004324:	7cfb      	ldrb	r3, [r7, #19]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800432a:	7cfb      	ldrb	r3, [r7, #19]
 800432c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d028      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800433a:	4b23      	ldr	r3, [pc, #140]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004340:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004348:	491f      	ldr	r1, [pc, #124]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800434a:	4313      	orrs	r3, r2
 800434c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004354:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004358:	d106      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800435a:	4b1b      	ldr	r3, [pc, #108]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	4a1a      	ldr	r2, [pc, #104]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004364:	60d3      	str	r3, [r2, #12]
 8004366:	e011      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004370:	d10c      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
 8004376:	2101      	movs	r1, #1
 8004378:	4618      	mov	r0, r3
 800437a:	f000 f8a9 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 800437e:	4603      	mov	r3, r0
 8004380:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004382:	7cfb      	ldrb	r3, [r7, #19]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004388:	7cfb      	ldrb	r3, [r7, #19]
 800438a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d02b      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004398:	4b0b      	ldr	r3, [pc, #44]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043a6:	4908      	ldr	r1, [pc, #32]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043b6:	d109      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b8:	4b03      	ldr	r3, [pc, #12]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4a02      	ldr	r2, [pc, #8]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043c2:	60d3      	str	r3, [r2, #12]
 80043c4:	e014      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043c6:	bf00      	nop
 80043c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043d4:	d10c      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3304      	adds	r3, #4
 80043da:	2101      	movs	r1, #1
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 f877 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 80043e2:	4603      	mov	r3, r0
 80043e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043e6:	7cfb      	ldrb	r3, [r7, #19]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043ec:	7cfb      	ldrb	r3, [r7, #19]
 80043ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d02f      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043fc:	4b2b      	ldr	r3, [pc, #172]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004402:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800440a:	4928      	ldr	r1, [pc, #160]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800440c:	4313      	orrs	r3, r2
 800440e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800441a:	d10d      	bne.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3304      	adds	r3, #4
 8004420:	2102      	movs	r1, #2
 8004422:	4618      	mov	r0, r3
 8004424:	f000 f854 	bl	80044d0 <RCCEx_PLLSAI1_Config>
 8004428:	4603      	mov	r3, r0
 800442a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800442c:	7cfb      	ldrb	r3, [r7, #19]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d014      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004432:	7cfb      	ldrb	r3, [r7, #19]
 8004434:	74bb      	strb	r3, [r7, #18]
 8004436:	e011      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800443c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004440:	d10c      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	3320      	adds	r3, #32
 8004446:	2102      	movs	r1, #2
 8004448:	4618      	mov	r0, r3
 800444a:	f000 f935 	bl	80046b8 <RCCEx_PLLSAI2_Config>
 800444e:	4603      	mov	r3, r0
 8004450:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004452:	7cfb      	ldrb	r3, [r7, #19]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004458:	7cfb      	ldrb	r3, [r7, #19]
 800445a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00a      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004468:	4b10      	ldr	r3, [pc, #64]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800446a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800446e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004476:	490d      	ldr	r1, [pc, #52]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004478:	4313      	orrs	r3, r2
 800447a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800448c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004490:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800449a:	4904      	ldr	r1, [pc, #16]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3718      	adds	r7, #24
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40021000 	.word	0x40021000

080044b0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a04      	ldr	r2, [pc, #16]	; (80044cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80044ba:	f043 0304 	orr.w	r3, r3, #4
 80044be:	6013      	str	r3, [r2, #0]
}
 80044c0:	bf00      	nop
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	40021000 	.word	0x40021000

080044d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044da:	2300      	movs	r3, #0
 80044dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044de:	4b75      	ldr	r3, [pc, #468]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d018      	beq.n	800451c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044ea:	4b72      	ldr	r3, [pc, #456]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f003 0203 	and.w	r2, r3, #3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d10d      	bne.n	8004516 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
       ||
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d009      	beq.n	8004516 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004502:	4b6c      	ldr	r3, [pc, #432]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	091b      	lsrs	r3, r3, #4
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
       ||
 8004512:	429a      	cmp	r2, r3
 8004514:	d047      	beq.n	80045a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	73fb      	strb	r3, [r7, #15]
 800451a:	e044      	b.n	80045a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d018      	beq.n	8004556 <RCCEx_PLLSAI1_Config+0x86>
 8004524:	2b03      	cmp	r3, #3
 8004526:	d825      	bhi.n	8004574 <RCCEx_PLLSAI1_Config+0xa4>
 8004528:	2b01      	cmp	r3, #1
 800452a:	d002      	beq.n	8004532 <RCCEx_PLLSAI1_Config+0x62>
 800452c:	2b02      	cmp	r3, #2
 800452e:	d009      	beq.n	8004544 <RCCEx_PLLSAI1_Config+0x74>
 8004530:	e020      	b.n	8004574 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004532:	4b60      	ldr	r3, [pc, #384]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d11d      	bne.n	800457a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004542:	e01a      	b.n	800457a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004544:	4b5b      	ldr	r3, [pc, #364]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800454c:	2b00      	cmp	r3, #0
 800454e:	d116      	bne.n	800457e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004554:	e013      	b.n	800457e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004556:	4b57      	ldr	r3, [pc, #348]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10f      	bne.n	8004582 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004562:	4b54      	ldr	r3, [pc, #336]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d109      	bne.n	8004582 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004572:	e006      	b.n	8004582 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	73fb      	strb	r3, [r7, #15]
      break;
 8004578:	e004      	b.n	8004584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800457a:	bf00      	nop
 800457c:	e002      	b.n	8004584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800457e:	bf00      	nop
 8004580:	e000      	b.n	8004584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004582:	bf00      	nop
    }

    if(status == HAL_OK)
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10d      	bne.n	80045a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800458a:	4b4a      	ldr	r3, [pc, #296]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6819      	ldr	r1, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	3b01      	subs	r3, #1
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	430b      	orrs	r3, r1
 80045a0:	4944      	ldr	r1, [pc, #272]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d17d      	bne.n	80046a8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80045ac:	4b41      	ldr	r3, [pc, #260]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a40      	ldr	r2, [pc, #256]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045b8:	f7fd f9c8 	bl	800194c <HAL_GetTick>
 80045bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045be:	e009      	b.n	80045d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045c0:	f7fd f9c4 	bl	800194c <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d902      	bls.n	80045d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	73fb      	strb	r3, [r7, #15]
        break;
 80045d2:	e005      	b.n	80045e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045d4:	4b37      	ldr	r3, [pc, #220]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1ef      	bne.n	80045c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d160      	bne.n	80046a8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d111      	bne.n	8004610 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ec:	4b31      	ldr	r3, [pc, #196]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6892      	ldr	r2, [r2, #8]
 80045fc:	0211      	lsls	r1, r2, #8
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	68d2      	ldr	r2, [r2, #12]
 8004602:	0912      	lsrs	r2, r2, #4
 8004604:	0452      	lsls	r2, r2, #17
 8004606:	430a      	orrs	r2, r1
 8004608:	492a      	ldr	r1, [pc, #168]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800460a:	4313      	orrs	r3, r2
 800460c:	610b      	str	r3, [r1, #16]
 800460e:	e027      	b.n	8004660 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d112      	bne.n	800463c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004616:	4b27      	ldr	r3, [pc, #156]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800461e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6892      	ldr	r2, [r2, #8]
 8004626:	0211      	lsls	r1, r2, #8
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6912      	ldr	r2, [r2, #16]
 800462c:	0852      	lsrs	r2, r2, #1
 800462e:	3a01      	subs	r2, #1
 8004630:	0552      	lsls	r2, r2, #21
 8004632:	430a      	orrs	r2, r1
 8004634:	491f      	ldr	r1, [pc, #124]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004636:	4313      	orrs	r3, r2
 8004638:	610b      	str	r3, [r1, #16]
 800463a:	e011      	b.n	8004660 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800463c:	4b1d      	ldr	r3, [pc, #116]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004644:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6892      	ldr	r2, [r2, #8]
 800464c:	0211      	lsls	r1, r2, #8
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	6952      	ldr	r2, [r2, #20]
 8004652:	0852      	lsrs	r2, r2, #1
 8004654:	3a01      	subs	r2, #1
 8004656:	0652      	lsls	r2, r2, #25
 8004658:	430a      	orrs	r2, r1
 800465a:	4916      	ldr	r1, [pc, #88]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800465c:	4313      	orrs	r3, r2
 800465e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004660:	4b14      	ldr	r3, [pc, #80]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a13      	ldr	r2, [pc, #76]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004666:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800466a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466c:	f7fd f96e 	bl	800194c <HAL_GetTick>
 8004670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004672:	e009      	b.n	8004688 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004674:	f7fd f96a 	bl	800194c <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d902      	bls.n	8004688 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	73fb      	strb	r3, [r7, #15]
          break;
 8004686:	e005      	b.n	8004694 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004688:	4b0a      	ldr	r3, [pc, #40]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0ef      	beq.n	8004674 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004694:	7bfb      	ldrb	r3, [r7, #15]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d106      	bne.n	80046a8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800469a:	4b06      	ldr	r3, [pc, #24]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	4904      	ldr	r1, [pc, #16]	; (80046b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40021000 	.word	0x40021000

080046b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046c6:	4b6a      	ldr	r3, [pc, #424]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d018      	beq.n	8004704 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046d2:	4b67      	ldr	r3, [pc, #412]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f003 0203 	and.w	r2, r3, #3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d10d      	bne.n	80046fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
       ||
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d009      	beq.n	80046fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046ea:	4b61      	ldr	r3, [pc, #388]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
       ||
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d047      	beq.n	800478e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	73fb      	strb	r3, [r7, #15]
 8004702:	e044      	b.n	800478e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d018      	beq.n	800473e <RCCEx_PLLSAI2_Config+0x86>
 800470c:	2b03      	cmp	r3, #3
 800470e:	d825      	bhi.n	800475c <RCCEx_PLLSAI2_Config+0xa4>
 8004710:	2b01      	cmp	r3, #1
 8004712:	d002      	beq.n	800471a <RCCEx_PLLSAI2_Config+0x62>
 8004714:	2b02      	cmp	r3, #2
 8004716:	d009      	beq.n	800472c <RCCEx_PLLSAI2_Config+0x74>
 8004718:	e020      	b.n	800475c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800471a:	4b55      	ldr	r3, [pc, #340]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d11d      	bne.n	8004762 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800472a:	e01a      	b.n	8004762 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800472c:	4b50      	ldr	r3, [pc, #320]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004734:	2b00      	cmp	r3, #0
 8004736:	d116      	bne.n	8004766 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800473c:	e013      	b.n	8004766 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800473e:	4b4c      	ldr	r3, [pc, #304]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10f      	bne.n	800476a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800474a:	4b49      	ldr	r3, [pc, #292]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800475a:	e006      	b.n	800476a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
      break;
 8004760:	e004      	b.n	800476c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004762:	bf00      	nop
 8004764:	e002      	b.n	800476c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004766:	bf00      	nop
 8004768:	e000      	b.n	800476c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800476a:	bf00      	nop
    }

    if(status == HAL_OK)
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10d      	bne.n	800478e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004772:	4b3f      	ldr	r3, [pc, #252]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6819      	ldr	r1, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	3b01      	subs	r3, #1
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	430b      	orrs	r3, r1
 8004788:	4939      	ldr	r1, [pc, #228]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800478a:	4313      	orrs	r3, r2
 800478c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800478e:	7bfb      	ldrb	r3, [r7, #15]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d167      	bne.n	8004864 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004794:	4b36      	ldr	r3, [pc, #216]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a35      	ldr	r2, [pc, #212]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800479a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800479e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a0:	f7fd f8d4 	bl	800194c <HAL_GetTick>
 80047a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047a6:	e009      	b.n	80047bc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047a8:	f7fd f8d0 	bl	800194c <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d902      	bls.n	80047bc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	73fb      	strb	r3, [r7, #15]
        break;
 80047ba:	e005      	b.n	80047c8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047bc:	4b2c      	ldr	r3, [pc, #176]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1ef      	bne.n	80047a8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d14a      	bne.n	8004864 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d111      	bne.n	80047f8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047d4:	4b26      	ldr	r3, [pc, #152]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80047dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6892      	ldr	r2, [r2, #8]
 80047e4:	0211      	lsls	r1, r2, #8
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	68d2      	ldr	r2, [r2, #12]
 80047ea:	0912      	lsrs	r2, r2, #4
 80047ec:	0452      	lsls	r2, r2, #17
 80047ee:	430a      	orrs	r2, r1
 80047f0:	491f      	ldr	r1, [pc, #124]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	614b      	str	r3, [r1, #20]
 80047f6:	e011      	b.n	800481c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047f8:	4b1d      	ldr	r3, [pc, #116]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004800:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6892      	ldr	r2, [r2, #8]
 8004808:	0211      	lsls	r1, r2, #8
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6912      	ldr	r2, [r2, #16]
 800480e:	0852      	lsrs	r2, r2, #1
 8004810:	3a01      	subs	r2, #1
 8004812:	0652      	lsls	r2, r2, #25
 8004814:	430a      	orrs	r2, r1
 8004816:	4916      	ldr	r1, [pc, #88]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004818:	4313      	orrs	r3, r2
 800481a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800481c:	4b14      	ldr	r3, [pc, #80]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a13      	ldr	r2, [pc, #76]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004826:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004828:	f7fd f890 	bl	800194c <HAL_GetTick>
 800482c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800482e:	e009      	b.n	8004844 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004830:	f7fd f88c 	bl	800194c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d902      	bls.n	8004844 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	73fb      	strb	r3, [r7, #15]
          break;
 8004842:	e005      	b.n	8004850 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004844:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0ef      	beq.n	8004830 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004850:	7bfb      	ldrb	r3, [r7, #15]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d106      	bne.n	8004864 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004856:	4b06      	ldr	r3, [pc, #24]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	4904      	ldr	r1, [pc, #16]	; (8004870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004860:	4313      	orrs	r3, r2
 8004862:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004864:	7bfb      	ldrb	r3, [r7, #15]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	40021000 	.word	0x40021000

08004874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e095      	b.n	80049b2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488a:	2b00      	cmp	r3, #0
 800488c:	d108      	bne.n	80048a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004896:	d009      	beq.n	80048ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	61da      	str	r2, [r3, #28]
 800489e:	e005      	b.n	80048ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d106      	bne.n	80048cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7fc fda0 	bl	800140c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048ec:	d902      	bls.n	80048f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048ee:	2300      	movs	r3, #0
 80048f0:	60fb      	str	r3, [r7, #12]
 80048f2:	e002      	b.n	80048fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004902:	d007      	beq.n	8004914 <HAL_SPI_Init+0xa0>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800490c:	d002      	beq.n	8004914 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	431a      	orrs	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	69db      	ldr	r3, [r3, #28]
 8004948:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004956:	ea42 0103 	orr.w	r1, r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800495e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	0c1b      	lsrs	r3, r3, #16
 8004970:	f003 0204 	and.w	r2, r3, #4
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004978:	f003 0310 	and.w	r3, r3, #16
 800497c:	431a      	orrs	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004990:	ea42 0103 	orr.w	r1, r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b082      	sub	sp, #8
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e040      	b.n	8004a4e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d106      	bne.n	80049e2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f7fc fd59 	bl	8001494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2224      	movs	r2, #36	; 0x24
 80049e6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0201 	bic.w	r2, r2, #1
 80049f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d002      	beq.n	8004a06 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 fb6b 	bl	80050dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 f8b0 	bl	8004b6c <UART_SetConfig>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d101      	bne.n	8004a16 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e01b      	b.n	8004a4e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0201 	orr.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fbea 	bl	8005220 <UART_CheckIdleState>
 8004a4c:	4603      	mov	r3, r0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b08a      	sub	sp, #40	; 0x28
 8004a5a:	af02      	add	r7, sp, #8
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	603b      	str	r3, [r7, #0]
 8004a62:	4613      	mov	r3, r2
 8004a64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a6a:	2b20      	cmp	r3, #32
 8004a6c:	d178      	bne.n	8004b60 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <HAL_UART_Transmit+0x24>
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e071      	b.n	8004b62 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2221      	movs	r2, #33	; 0x21
 8004a8a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a8c:	f7fc ff5e 	bl	800194c <HAL_GetTick>
 8004a90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	88fa      	ldrh	r2, [r7, #6]
 8004a96:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	88fa      	ldrh	r2, [r7, #6]
 8004a9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aaa:	d108      	bne.n	8004abe <HAL_UART_Transmit+0x68>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d104      	bne.n	8004abe <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	61bb      	str	r3, [r7, #24]
 8004abc:	e003      	b.n	8004ac6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ac6:	e030      	b.n	8004b2a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2180      	movs	r1, #128	; 0x80
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fc4c 	bl	8005370 <UART_WaitOnFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d004      	beq.n	8004ae8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e03c      	b.n	8004b62 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10b      	bne.n	8004b06 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	881a      	ldrh	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004afa:	b292      	uxth	r2, r2
 8004afc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	3302      	adds	r3, #2
 8004b02:	61bb      	str	r3, [r7, #24]
 8004b04:	e008      	b.n	8004b18 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	781a      	ldrb	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	b292      	uxth	r2, r2
 8004b10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3301      	adds	r3, #1
 8004b16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1c8      	bne.n	8004ac8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2140      	movs	r1, #64	; 0x40
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 fc15 	bl	8005370 <UART_WaitOnFlagUntilTimeout>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d004      	beq.n	8004b56 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e005      	b.n	8004b62 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	e000      	b.n	8004b62 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004b60:	2302      	movs	r3, #2
  }
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
	...

08004b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b70:	b08a      	sub	sp, #40	; 0x28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	4ba4      	ldr	r3, [pc, #656]	; (8004e2c <UART_SetConfig+0x2c0>)
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	6812      	ldr	r2, [r2, #0]
 8004ba2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a99      	ldr	r2, [pc, #612]	; (8004e30 <UART_SetConfig+0x2c4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d004      	beq.n	8004bd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be8:	430a      	orrs	r2, r1
 8004bea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a90      	ldr	r2, [pc, #576]	; (8004e34 <UART_SetConfig+0x2c8>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d126      	bne.n	8004c44 <UART_SetConfig+0xd8>
 8004bf6:	4b90      	ldr	r3, [pc, #576]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bfc:	f003 0303 	and.w	r3, r3, #3
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	d81b      	bhi.n	8004c3c <UART_SetConfig+0xd0>
 8004c04:	a201      	add	r2, pc, #4	; (adr r2, 8004c0c <UART_SetConfig+0xa0>)
 8004c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0a:	bf00      	nop
 8004c0c:	08004c1d 	.word	0x08004c1d
 8004c10:	08004c2d 	.word	0x08004c2d
 8004c14:	08004c25 	.word	0x08004c25
 8004c18:	08004c35 	.word	0x08004c35
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c22:	e116      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004c24:	2302      	movs	r3, #2
 8004c26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c2a:	e112      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004c2c:	2304      	movs	r3, #4
 8004c2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c32:	e10e      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004c34:	2308      	movs	r3, #8
 8004c36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c3a:	e10a      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004c3c:	2310      	movs	r3, #16
 8004c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c42:	e106      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a7c      	ldr	r2, [pc, #496]	; (8004e3c <UART_SetConfig+0x2d0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d138      	bne.n	8004cc0 <UART_SetConfig+0x154>
 8004c4e:	4b7a      	ldr	r3, [pc, #488]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c54:	f003 030c 	and.w	r3, r3, #12
 8004c58:	2b0c      	cmp	r3, #12
 8004c5a:	d82d      	bhi.n	8004cb8 <UART_SetConfig+0x14c>
 8004c5c:	a201      	add	r2, pc, #4	; (adr r2, 8004c64 <UART_SetConfig+0xf8>)
 8004c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c62:	bf00      	nop
 8004c64:	08004c99 	.word	0x08004c99
 8004c68:	08004cb9 	.word	0x08004cb9
 8004c6c:	08004cb9 	.word	0x08004cb9
 8004c70:	08004cb9 	.word	0x08004cb9
 8004c74:	08004ca9 	.word	0x08004ca9
 8004c78:	08004cb9 	.word	0x08004cb9
 8004c7c:	08004cb9 	.word	0x08004cb9
 8004c80:	08004cb9 	.word	0x08004cb9
 8004c84:	08004ca1 	.word	0x08004ca1
 8004c88:	08004cb9 	.word	0x08004cb9
 8004c8c:	08004cb9 	.word	0x08004cb9
 8004c90:	08004cb9 	.word	0x08004cb9
 8004c94:	08004cb1 	.word	0x08004cb1
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c9e:	e0d8      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ca6:	e0d4      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004ca8:	2304      	movs	r3, #4
 8004caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cae:	e0d0      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004cb0:	2308      	movs	r3, #8
 8004cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb6:	e0cc      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004cb8:	2310      	movs	r3, #16
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cbe:	e0c8      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a5e      	ldr	r2, [pc, #376]	; (8004e40 <UART_SetConfig+0x2d4>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d125      	bne.n	8004d16 <UART_SetConfig+0x1aa>
 8004cca:	4b5b      	ldr	r3, [pc, #364]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004cd4:	2b30      	cmp	r3, #48	; 0x30
 8004cd6:	d016      	beq.n	8004d06 <UART_SetConfig+0x19a>
 8004cd8:	2b30      	cmp	r3, #48	; 0x30
 8004cda:	d818      	bhi.n	8004d0e <UART_SetConfig+0x1a2>
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d00a      	beq.n	8004cf6 <UART_SetConfig+0x18a>
 8004ce0:	2b20      	cmp	r3, #32
 8004ce2:	d814      	bhi.n	8004d0e <UART_SetConfig+0x1a2>
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <UART_SetConfig+0x182>
 8004ce8:	2b10      	cmp	r3, #16
 8004cea:	d008      	beq.n	8004cfe <UART_SetConfig+0x192>
 8004cec:	e00f      	b.n	8004d0e <UART_SetConfig+0x1a2>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cf4:	e0ad      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cfc:	e0a9      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004cfe:	2304      	movs	r3, #4
 8004d00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d04:	e0a5      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d06:	2308      	movs	r3, #8
 8004d08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d0c:	e0a1      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d0e:	2310      	movs	r3, #16
 8004d10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d14:	e09d      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a4a      	ldr	r2, [pc, #296]	; (8004e44 <UART_SetConfig+0x2d8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d125      	bne.n	8004d6c <UART_SetConfig+0x200>
 8004d20:	4b45      	ldr	r3, [pc, #276]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d2a:	2bc0      	cmp	r3, #192	; 0xc0
 8004d2c:	d016      	beq.n	8004d5c <UART_SetConfig+0x1f0>
 8004d2e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d30:	d818      	bhi.n	8004d64 <UART_SetConfig+0x1f8>
 8004d32:	2b80      	cmp	r3, #128	; 0x80
 8004d34:	d00a      	beq.n	8004d4c <UART_SetConfig+0x1e0>
 8004d36:	2b80      	cmp	r3, #128	; 0x80
 8004d38:	d814      	bhi.n	8004d64 <UART_SetConfig+0x1f8>
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <UART_SetConfig+0x1d8>
 8004d3e:	2b40      	cmp	r3, #64	; 0x40
 8004d40:	d008      	beq.n	8004d54 <UART_SetConfig+0x1e8>
 8004d42:	e00f      	b.n	8004d64 <UART_SetConfig+0x1f8>
 8004d44:	2300      	movs	r3, #0
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4a:	e082      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d52:	e07e      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d54:	2304      	movs	r3, #4
 8004d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d5a:	e07a      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d5c:	2308      	movs	r3, #8
 8004d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d62:	e076      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d64:	2310      	movs	r3, #16
 8004d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d6a:	e072      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a35      	ldr	r2, [pc, #212]	; (8004e48 <UART_SetConfig+0x2dc>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d12a      	bne.n	8004dcc <UART_SetConfig+0x260>
 8004d76:	4b30      	ldr	r3, [pc, #192]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d84:	d01a      	beq.n	8004dbc <UART_SetConfig+0x250>
 8004d86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d8a:	d81b      	bhi.n	8004dc4 <UART_SetConfig+0x258>
 8004d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d90:	d00c      	beq.n	8004dac <UART_SetConfig+0x240>
 8004d92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d96:	d815      	bhi.n	8004dc4 <UART_SetConfig+0x258>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d003      	beq.n	8004da4 <UART_SetConfig+0x238>
 8004d9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004da0:	d008      	beq.n	8004db4 <UART_SetConfig+0x248>
 8004da2:	e00f      	b.n	8004dc4 <UART_SetConfig+0x258>
 8004da4:	2300      	movs	r3, #0
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004daa:	e052      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004dac:	2302      	movs	r3, #2
 8004dae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004db2:	e04e      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004db4:	2304      	movs	r3, #4
 8004db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dba:	e04a      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004dbc:	2308      	movs	r3, #8
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc2:	e046      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dca:	e042      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a17      	ldr	r2, [pc, #92]	; (8004e30 <UART_SetConfig+0x2c4>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d13a      	bne.n	8004e4c <UART_SetConfig+0x2e0>
 8004dd6:	4b18      	ldr	r3, [pc, #96]	; (8004e38 <UART_SetConfig+0x2cc>)
 8004dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ddc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004de0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004de4:	d01a      	beq.n	8004e1c <UART_SetConfig+0x2b0>
 8004de6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004dea:	d81b      	bhi.n	8004e24 <UART_SetConfig+0x2b8>
 8004dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004df0:	d00c      	beq.n	8004e0c <UART_SetConfig+0x2a0>
 8004df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004df6:	d815      	bhi.n	8004e24 <UART_SetConfig+0x2b8>
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <UART_SetConfig+0x298>
 8004dfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e00:	d008      	beq.n	8004e14 <UART_SetConfig+0x2a8>
 8004e02:	e00f      	b.n	8004e24 <UART_SetConfig+0x2b8>
 8004e04:	2300      	movs	r3, #0
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e0a:	e022      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e12:	e01e      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004e14:	2304      	movs	r3, #4
 8004e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e1a:	e01a      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004e1c:	2308      	movs	r3, #8
 8004e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e22:	e016      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004e24:	2310      	movs	r3, #16
 8004e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e2a:	e012      	b.n	8004e52 <UART_SetConfig+0x2e6>
 8004e2c:	efff69f3 	.word	0xefff69f3
 8004e30:	40008000 	.word	0x40008000
 8004e34:	40013800 	.word	0x40013800
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40004400 	.word	0x40004400
 8004e40:	40004800 	.word	0x40004800
 8004e44:	40004c00 	.word	0x40004c00
 8004e48:	40005000 	.word	0x40005000
 8004e4c:	2310      	movs	r3, #16
 8004e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a9f      	ldr	r2, [pc, #636]	; (80050d4 <UART_SetConfig+0x568>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d17a      	bne.n	8004f52 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d824      	bhi.n	8004eae <UART_SetConfig+0x342>
 8004e64:	a201      	add	r2, pc, #4	; (adr r2, 8004e6c <UART_SetConfig+0x300>)
 8004e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6a:	bf00      	nop
 8004e6c:	08004e91 	.word	0x08004e91
 8004e70:	08004eaf 	.word	0x08004eaf
 8004e74:	08004e99 	.word	0x08004e99
 8004e78:	08004eaf 	.word	0x08004eaf
 8004e7c:	08004e9f 	.word	0x08004e9f
 8004e80:	08004eaf 	.word	0x08004eaf
 8004e84:	08004eaf 	.word	0x08004eaf
 8004e88:	08004eaf 	.word	0x08004eaf
 8004e8c:	08004ea7 	.word	0x08004ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e90:	f7fe ff98 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8004e94:	61f8      	str	r0, [r7, #28]
        break;
 8004e96:	e010      	b.n	8004eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e98:	4b8f      	ldr	r3, [pc, #572]	; (80050d8 <UART_SetConfig+0x56c>)
 8004e9a:	61fb      	str	r3, [r7, #28]
        break;
 8004e9c:	e00d      	b.n	8004eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e9e:	f7fe fef9 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8004ea2:	61f8      	str	r0, [r7, #28]
        break;
 8004ea4:	e009      	b.n	8004eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eaa:	61fb      	str	r3, [r7, #28]
        break;
 8004eac:	e005      	b.n	8004eba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004eb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 80fb 	beq.w	80050b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	005b      	lsls	r3, r3, #1
 8004eca:	4413      	add	r3, r2
 8004ecc:	69fa      	ldr	r2, [r7, #28]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d305      	bcc.n	8004ede <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d903      	bls.n	8004ee6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ee4:	e0e8      	b.n	80050b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	461c      	mov	r4, r3
 8004eec:	4615      	mov	r5, r2
 8004eee:	f04f 0200 	mov.w	r2, #0
 8004ef2:	f04f 0300 	mov.w	r3, #0
 8004ef6:	022b      	lsls	r3, r5, #8
 8004ef8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004efc:	0222      	lsls	r2, r4, #8
 8004efe:	68f9      	ldr	r1, [r7, #12]
 8004f00:	6849      	ldr	r1, [r1, #4]
 8004f02:	0849      	lsrs	r1, r1, #1
 8004f04:	2000      	movs	r0, #0
 8004f06:	4688      	mov	r8, r1
 8004f08:	4681      	mov	r9, r0
 8004f0a:	eb12 0a08 	adds.w	sl, r2, r8
 8004f0e:	eb43 0b09 	adc.w	fp, r3, r9
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	603b      	str	r3, [r7, #0]
 8004f1a:	607a      	str	r2, [r7, #4]
 8004f1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f20:	4650      	mov	r0, sl
 8004f22:	4659      	mov	r1, fp
 8004f24:	f7fb f9ac 	bl	8000280 <__aeabi_uldivmod>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f36:	d308      	bcc.n	8004f4a <UART_SetConfig+0x3de>
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f3e:	d204      	bcs.n	8004f4a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	60da      	str	r2, [r3, #12]
 8004f48:	e0b6      	b.n	80050b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f50:	e0b2      	b.n	80050b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f5a:	d15e      	bne.n	800501a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d828      	bhi.n	8004fb6 <UART_SetConfig+0x44a>
 8004f64:	a201      	add	r2, pc, #4	; (adr r2, 8004f6c <UART_SetConfig+0x400>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004f91 	.word	0x08004f91
 8004f70:	08004f99 	.word	0x08004f99
 8004f74:	08004fa1 	.word	0x08004fa1
 8004f78:	08004fb7 	.word	0x08004fb7
 8004f7c:	08004fa7 	.word	0x08004fa7
 8004f80:	08004fb7 	.word	0x08004fb7
 8004f84:	08004fb7 	.word	0x08004fb7
 8004f88:	08004fb7 	.word	0x08004fb7
 8004f8c:	08004faf 	.word	0x08004faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f90:	f7fe ff18 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8004f94:	61f8      	str	r0, [r7, #28]
        break;
 8004f96:	e014      	b.n	8004fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f98:	f7fe ff2a 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
 8004f9c:	61f8      	str	r0, [r7, #28]
        break;
 8004f9e:	e010      	b.n	8004fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa0:	4b4d      	ldr	r3, [pc, #308]	; (80050d8 <UART_SetConfig+0x56c>)
 8004fa2:	61fb      	str	r3, [r7, #28]
        break;
 8004fa4:	e00d      	b.n	8004fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fa6:	f7fe fe75 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8004faa:	61f8      	str	r0, [r7, #28]
        break;
 8004fac:	e009      	b.n	8004fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fb2:	61fb      	str	r3, [r7, #28]
        break;
 8004fb4:	e005      	b.n	8004fc2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d077      	beq.n	80050b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	005a      	lsls	r2, r3, #1
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	085b      	lsrs	r3, r3, #1
 8004fd2:	441a      	add	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fdc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	2b0f      	cmp	r3, #15
 8004fe2:	d916      	bls.n	8005012 <UART_SetConfig+0x4a6>
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fea:	d212      	bcs.n	8005012 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	f023 030f 	bic.w	r3, r3, #15
 8004ff4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	085b      	lsrs	r3, r3, #1
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	f003 0307 	and.w	r3, r3, #7
 8005000:	b29a      	uxth	r2, r3
 8005002:	8afb      	ldrh	r3, [r7, #22]
 8005004:	4313      	orrs	r3, r2
 8005006:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	8afa      	ldrh	r2, [r7, #22]
 800500e:	60da      	str	r2, [r3, #12]
 8005010:	e052      	b.n	80050b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005018:	e04e      	b.n	80050b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800501a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800501e:	2b08      	cmp	r3, #8
 8005020:	d827      	bhi.n	8005072 <UART_SetConfig+0x506>
 8005022:	a201      	add	r2, pc, #4	; (adr r2, 8005028 <UART_SetConfig+0x4bc>)
 8005024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005028:	0800504d 	.word	0x0800504d
 800502c:	08005055 	.word	0x08005055
 8005030:	0800505d 	.word	0x0800505d
 8005034:	08005073 	.word	0x08005073
 8005038:	08005063 	.word	0x08005063
 800503c:	08005073 	.word	0x08005073
 8005040:	08005073 	.word	0x08005073
 8005044:	08005073 	.word	0x08005073
 8005048:	0800506b 	.word	0x0800506b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800504c:	f7fe feba 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8005050:	61f8      	str	r0, [r7, #28]
        break;
 8005052:	e014      	b.n	800507e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005054:	f7fe fecc 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
 8005058:	61f8      	str	r0, [r7, #28]
        break;
 800505a:	e010      	b.n	800507e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800505c:	4b1e      	ldr	r3, [pc, #120]	; (80050d8 <UART_SetConfig+0x56c>)
 800505e:	61fb      	str	r3, [r7, #28]
        break;
 8005060:	e00d      	b.n	800507e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005062:	f7fe fe17 	bl	8003c94 <HAL_RCC_GetSysClockFreq>
 8005066:	61f8      	str	r0, [r7, #28]
        break;
 8005068:	e009      	b.n	800507e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800506a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800506e:	61fb      	str	r3, [r7, #28]
        break;
 8005070:	e005      	b.n	800507e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800507c:	bf00      	nop
    }

    if (pclk != 0U)
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d019      	beq.n	80050b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	085a      	lsrs	r2, r3, #1
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	441a      	add	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	fbb2 f3f3 	udiv	r3, r2, r3
 8005096:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	2b0f      	cmp	r3, #15
 800509c:	d909      	bls.n	80050b2 <UART_SetConfig+0x546>
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050a4:	d205      	bcs.n	80050b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	60da      	str	r2, [r3, #12]
 80050b0:	e002      	b.n	80050b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80050c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3728      	adds	r7, #40	; 0x28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050d2:	bf00      	nop
 80050d4:	40008000 	.word	0x40008000
 80050d8:	00f42400 	.word	0x00f42400

080050dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	430a      	orrs	r2, r1
 8005126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	f003 0304 	and.w	r3, r3, #4
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	f003 0310 	and.w	r3, r3, #16
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	f003 0320 	and.w	r3, r3, #32
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d01a      	beq.n	80051f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051da:	d10a      	bne.n	80051f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00a      	beq.n	8005214 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	430a      	orrs	r2, r1
 8005212:	605a      	str	r2, [r3, #4]
  }
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b098      	sub	sp, #96	; 0x60
 8005224:	af02      	add	r7, sp, #8
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005230:	f7fc fb8c 	bl	800194c <HAL_GetTick>
 8005234:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0308 	and.w	r3, r3, #8
 8005240:	2b08      	cmp	r3, #8
 8005242:	d12e      	bne.n	80052a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005244:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800524c:	2200      	movs	r2, #0
 800524e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f88c 	bl	8005370 <UART_WaitOnFlagUntilTimeout>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d021      	beq.n	80052a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005266:	e853 3f00 	ldrex	r3, [r3]
 800526a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800526c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005272:	653b      	str	r3, [r7, #80]	; 0x50
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	461a      	mov	r2, r3
 800527a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800527c:	647b      	str	r3, [r7, #68]	; 0x44
 800527e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005280:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005284:	e841 2300 	strex	r3, r2, [r1]
 8005288:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800528a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1e6      	bne.n	800525e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2220      	movs	r2, #32
 8005294:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e062      	b.n	8005368 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d149      	bne.n	8005344 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052b8:	2200      	movs	r2, #0
 80052ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f856 	bl	8005370 <UART_WaitOnFlagUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d03c      	beq.n	8005344 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d2:	e853 3f00 	ldrex	r3, [r3]
 80052d6:	623b      	str	r3, [r7, #32]
   return(result);
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	461a      	mov	r2, r3
 80052e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052e8:	633b      	str	r3, [r7, #48]	; 0x30
 80052ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f0:	e841 2300 	strex	r3, r2, [r1]
 80052f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1e6      	bne.n	80052ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3308      	adds	r3, #8
 8005302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	e853 3f00 	ldrex	r3, [r3]
 800530a:	60fb      	str	r3, [r7, #12]
   return(result);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0301 	bic.w	r3, r3, #1
 8005312:	64bb      	str	r3, [r7, #72]	; 0x48
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3308      	adds	r3, #8
 800531a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800531c:	61fa      	str	r2, [r7, #28]
 800531e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	69b9      	ldr	r1, [r7, #24]
 8005322:	69fa      	ldr	r2, [r7, #28]
 8005324:	e841 2300 	strex	r3, r2, [r1]
 8005328:	617b      	str	r3, [r7, #20]
   return(result);
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e5      	bne.n	80052fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2220      	movs	r2, #32
 8005334:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e011      	b.n	8005368 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2220      	movs	r2, #32
 8005348:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2220      	movs	r2, #32
 800534e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3758      	adds	r7, #88	; 0x58
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	4613      	mov	r3, r2
 800537e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005380:	e04f      	b.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005388:	d04b      	beq.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800538a:	f7fc fadf 	bl	800194c <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	429a      	cmp	r2, r3
 8005398:	d302      	bcc.n	80053a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e04e      	b.n	8005442 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d037      	beq.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2b80      	cmp	r3, #128	; 0x80
 80053b6:	d034      	beq.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2b40      	cmp	r3, #64	; 0x40
 80053bc:	d031      	beq.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	f003 0308 	and.w	r3, r3, #8
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d110      	bne.n	80053ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2208      	movs	r2, #8
 80053d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f838 	bl	800544a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2208      	movs	r2, #8
 80053de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e029      	b.n	8005442 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053fc:	d111      	bne.n	8005422 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005406:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f000 f81e 	bl	800544a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2220      	movs	r2, #32
 8005412:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e00f      	b.n	8005442 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4013      	ands	r3, r2
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	429a      	cmp	r2, r3
 8005430:	bf0c      	ite	eq
 8005432:	2301      	moveq	r3, #1
 8005434:	2300      	movne	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	461a      	mov	r2, r3
 800543a:	79fb      	ldrb	r3, [r7, #7]
 800543c:	429a      	cmp	r2, r3
 800543e:	d0a0      	beq.n	8005382 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800544a:	b480      	push	{r7}
 800544c:	b095      	sub	sp, #84	; 0x54
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800545a:	e853 3f00 	ldrex	r3, [r3]
 800545e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005462:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	461a      	mov	r2, r3
 800546e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005470:	643b      	str	r3, [r7, #64]	; 0x40
 8005472:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005476:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005478:	e841 2300 	strex	r3, r2, [r1]
 800547c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800547e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1e6      	bne.n	8005452 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3308      	adds	r3, #8
 800548a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	e853 3f00 	ldrex	r3, [r3]
 8005492:	61fb      	str	r3, [r7, #28]
   return(result);
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f023 0301 	bic.w	r3, r3, #1
 800549a:	64bb      	str	r3, [r7, #72]	; 0x48
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3308      	adds	r3, #8
 80054a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054ac:	e841 2300 	strex	r3, r2, [r1]
 80054b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e5      	bne.n	8005484 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d118      	bne.n	80054f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	e853 3f00 	ldrex	r3, [r3]
 80054cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f023 0310 	bic.w	r3, r3, #16
 80054d4:	647b      	str	r3, [r7, #68]	; 0x44
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	461a      	mov	r2, r3
 80054dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054de:	61bb      	str	r3, [r7, #24]
 80054e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e2:	6979      	ldr	r1, [r7, #20]
 80054e4:	69ba      	ldr	r2, [r7, #24]
 80054e6:	e841 2300 	strex	r3, r2, [r1]
 80054ea:	613b      	str	r3, [r7, #16]
   return(result);
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1e6      	bne.n	80054c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2220      	movs	r2, #32
 80054f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005506:	bf00      	nop
 8005508:	3754      	adds	r7, #84	; 0x54
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005512:	b084      	sub	sp, #16
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	f107 001c 	add.w	r0, r7, #28
 8005520:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 fa69 	bl	8005a08 <USB_CoreReset>
 8005536:	4603      	mov	r3, r0
 8005538:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800553a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005546:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	639a      	str	r2, [r3, #56]	; 0x38
 800554e:	e005      	b.n	800555c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800555c:	7bfb      	ldrb	r3, [r7, #15]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005568:	b004      	add	sp, #16
 800556a:	4770      	bx	lr

0800556c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f023 0201 	bic.w	r2, r3, #1
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	460b      	mov	r3, r1
 8005598:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055aa:	78fb      	ldrb	r3, [r7, #3]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d115      	bne.n	80055dc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055bc:	200a      	movs	r0, #10
 80055be:	f7fc f9d1 	bl	8001964 <HAL_Delay>
      ms += 10U;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	330a      	adds	r3, #10
 80055c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 fa0f 	bl	80059ec <USB_GetMode>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d01e      	beq.n	8005612 <USB_SetCurrentMode+0x84>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2bc7      	cmp	r3, #199	; 0xc7
 80055d8:	d9f0      	bls.n	80055bc <USB_SetCurrentMode+0x2e>
 80055da:	e01a      	b.n	8005612 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80055dc:	78fb      	ldrb	r3, [r7, #3]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d115      	bne.n	800560e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055ee:	200a      	movs	r0, #10
 80055f0:	f7fc f9b8 	bl	8001964 <HAL_Delay>
      ms += 10U;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	330a      	adds	r3, #10
 80055f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f9f6 	bl	80059ec <USB_GetMode>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d005      	beq.n	8005612 <USB_SetCurrentMode+0x84>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2bc7      	cmp	r3, #199	; 0xc7
 800560a:	d9f0      	bls.n	80055ee <USB_SetCurrentMode+0x60>
 800560c:	e001      	b.n	8005612 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e005      	b.n	800561e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2bc8      	cmp	r3, #200	; 0xc8
 8005616:	d101      	bne.n	800561c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e000      	b.n	800561e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005628:	b084      	sub	sp, #16
 800562a:	b580      	push	{r7, lr}
 800562c:	b086      	sub	sp, #24
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
 8005632:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005636:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005642:	2300      	movs	r3, #0
 8005644:	613b      	str	r3, [r7, #16]
 8005646:	e009      	b.n	800565c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	3340      	adds	r3, #64	; 0x40
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	2200      	movs	r2, #0
 8005654:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	3301      	adds	r3, #1
 800565a:	613b      	str	r3, [r7, #16]
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	2b0e      	cmp	r3, #14
 8005660:	d9f2      	bls.n	8005648 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005662:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005666:	2b00      	cmp	r3, #0
 8005668:	d11c      	bne.n	80056a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005678:	f043 0302 	orr.w	r3, r3, #2
 800567c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005682:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	e005      	b.n	80056b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056b6:	461a      	mov	r2, r3
 80056b8:	2300      	movs	r3, #0
 80056ba:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80056bc:	2103      	movs	r1, #3
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f95a 	bl	8005978 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056c4:	2110      	movs	r1, #16
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f8f6 	bl	80058b8 <USB_FlushTxFifo>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f920 	bl	800591c <USB_FlushRxFifo>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056ec:	461a      	mov	r2, r3
 80056ee:	2300      	movs	r3, #0
 80056f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056f8:	461a      	mov	r2, r3
 80056fa:	2300      	movs	r3, #0
 80056fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005704:	461a      	mov	r2, r3
 8005706:	2300      	movs	r3, #0
 8005708:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800570a:	2300      	movs	r3, #0
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	e043      	b.n	8005798 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	015a      	lsls	r2, r3, #5
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	4413      	add	r3, r2
 8005718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005722:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005726:	d118      	bne.n	800575a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10a      	bne.n	8005744 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	015a      	lsls	r2, r3, #5
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4413      	add	r3, r2
 8005736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800573a:	461a      	mov	r2, r3
 800573c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	e013      	b.n	800576c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005750:	461a      	mov	r2, r3
 8005752:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	e008      	b.n	800576c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	015a      	lsls	r2, r3, #5
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4413      	add	r3, r2
 8005762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005766:	461a      	mov	r2, r3
 8005768:	2300      	movs	r3, #0
 800576a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005778:	461a      	mov	r2, r3
 800577a:	2300      	movs	r3, #0
 800577c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800578a:	461a      	mov	r2, r3
 800578c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005790:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	3301      	adds	r3, #1
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800579c:	461a      	mov	r2, r3
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d3b5      	bcc.n	8005710 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057a4:	2300      	movs	r3, #0
 80057a6:	613b      	str	r3, [r7, #16]
 80057a8:	e043      	b.n	8005832 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057c0:	d118      	bne.n	80057f4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10a      	bne.n	80057de <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	015a      	lsls	r2, r3, #5
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d4:	461a      	mov	r2, r3
 80057d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80057da:	6013      	str	r3, [r2, #0]
 80057dc:	e013      	b.n	8005806 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	015a      	lsls	r2, r3, #5
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	4413      	add	r3, r2
 80057e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ea:	461a      	mov	r2, r3
 80057ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80057f0:	6013      	str	r3, [r2, #0]
 80057f2:	e008      	b.n	8005806 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005800:	461a      	mov	r2, r3
 8005802:	2300      	movs	r3, #0
 8005804:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	015a      	lsls	r2, r3, #5
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4413      	add	r3, r2
 800580e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005812:	461a      	mov	r2, r3
 8005814:	2300      	movs	r3, #0
 8005816:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	4413      	add	r3, r2
 8005820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005824:	461a      	mov	r2, r3
 8005826:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800582a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	3301      	adds	r3, #1
 8005830:	613b      	str	r3, [r7, #16]
 8005832:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005836:	461a      	mov	r2, r3
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	4293      	cmp	r3, r2
 800583c:	d3b5      	bcc.n	80057aa <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800584c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005850:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800585e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	f043 0210 	orr.w	r2, r3, #16
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	699a      	ldr	r2, [r3, #24]
 8005870:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <USB_DevInit+0x28c>)
 8005872:	4313      	orrs	r3, r2
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005878:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	f043 0208 	orr.w	r2, r3, #8
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800588c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005890:	2b01      	cmp	r3, #1
 8005892:	d107      	bne.n	80058a4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800589c:	f043 0304 	orr.w	r3, r3, #4
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058b0:	b004      	add	sp, #16
 80058b2:	4770      	bx	lr
 80058b4:	803c3800 	.word	0x803c3800

080058b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	3301      	adds	r3, #1
 80058ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80058d2:	d901      	bls.n	80058d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e01b      	b.n	8005910 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	daf2      	bge.n	80058c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	019b      	lsls	r3, r3, #6
 80058e8:	f043 0220 	orr.w	r2, r3, #32
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	3301      	adds	r3, #1
 80058f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80058fc:	d901      	bls.n	8005902 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e006      	b.n	8005910 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0320 	and.w	r3, r3, #32
 800590a:	2b20      	cmp	r3, #32
 800590c:	d0f0      	beq.n	80058f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3714      	adds	r7, #20
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3301      	adds	r3, #1
 800592c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005934:	d901      	bls.n	800593a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e018      	b.n	800596c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b00      	cmp	r3, #0
 8005940:	daf2      	bge.n	8005928 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2210      	movs	r2, #16
 800594a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3301      	adds	r3, #1
 8005950:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005958:	d901      	bls.n	800595e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e006      	b.n	800596c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	2b10      	cmp	r3, #16
 8005968:	d0f0      	beq.n	800594c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	460b      	mov	r3, r1
 8005982:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	78fb      	ldrb	r3, [r7, #3]
 8005992:	68f9      	ldr	r1, [r7, #12]
 8005994:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005998:	4313      	orrs	r3, r2
 800599a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b085      	sub	sp, #20
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80059c4:	f023 0303 	bic.w	r3, r3, #3
 80059c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059d8:	f043 0302 	orr.w	r3, r3, #2
 80059dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3714      	adds	r7, #20
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	f003 0301 	and.w	r3, r3, #1
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	3301      	adds	r3, #1
 8005a18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005a20:	d901      	bls.n	8005a26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e01b      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	daf2      	bge.n	8005a14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f043 0201 	orr.w	r2, r3, #1
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	3301      	adds	r3, #1
 8005a42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005a4a:	d901      	bls.n	8005a50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e006      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d0f0      	beq.n	8005a3e <USB_CoreReset+0x36>

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
	...

08005a6c <sniprintf>:
 8005a6c:	b40c      	push	{r2, r3}
 8005a6e:	b530      	push	{r4, r5, lr}
 8005a70:	4b17      	ldr	r3, [pc, #92]	; (8005ad0 <sniprintf+0x64>)
 8005a72:	1e0c      	subs	r4, r1, #0
 8005a74:	681d      	ldr	r5, [r3, #0]
 8005a76:	b09d      	sub	sp, #116	; 0x74
 8005a78:	da08      	bge.n	8005a8c <sniprintf+0x20>
 8005a7a:	238b      	movs	r3, #139	; 0x8b
 8005a7c:	602b      	str	r3, [r5, #0]
 8005a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a82:	b01d      	add	sp, #116	; 0x74
 8005a84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a88:	b002      	add	sp, #8
 8005a8a:	4770      	bx	lr
 8005a8c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005a90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a94:	bf14      	ite	ne
 8005a96:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005a9a:	4623      	moveq	r3, r4
 8005a9c:	9304      	str	r3, [sp, #16]
 8005a9e:	9307      	str	r3, [sp, #28]
 8005aa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005aa4:	9002      	str	r0, [sp, #8]
 8005aa6:	9006      	str	r0, [sp, #24]
 8005aa8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005aac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005aae:	ab21      	add	r3, sp, #132	; 0x84
 8005ab0:	a902      	add	r1, sp, #8
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	9301      	str	r3, [sp, #4]
 8005ab6:	f000 f993 	bl	8005de0 <_svfiprintf_r>
 8005aba:	1c43      	adds	r3, r0, #1
 8005abc:	bfbc      	itt	lt
 8005abe:	238b      	movlt	r3, #139	; 0x8b
 8005ac0:	602b      	strlt	r3, [r5, #0]
 8005ac2:	2c00      	cmp	r4, #0
 8005ac4:	d0dd      	beq.n	8005a82 <sniprintf+0x16>
 8005ac6:	9b02      	ldr	r3, [sp, #8]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	701a      	strb	r2, [r3, #0]
 8005acc:	e7d9      	b.n	8005a82 <sniprintf+0x16>
 8005ace:	bf00      	nop
 8005ad0:	20000058 	.word	0x20000058

08005ad4 <memset>:
 8005ad4:	4402      	add	r2, r0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d100      	bne.n	8005ade <memset+0xa>
 8005adc:	4770      	bx	lr
 8005ade:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae2:	e7f9      	b.n	8005ad8 <memset+0x4>

08005ae4 <__errno>:
 8005ae4:	4b01      	ldr	r3, [pc, #4]	; (8005aec <__errno+0x8>)
 8005ae6:	6818      	ldr	r0, [r3, #0]
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000058 	.word	0x20000058

08005af0 <__libc_init_array>:
 8005af0:	b570      	push	{r4, r5, r6, lr}
 8005af2:	4d0d      	ldr	r5, [pc, #52]	; (8005b28 <__libc_init_array+0x38>)
 8005af4:	4c0d      	ldr	r4, [pc, #52]	; (8005b2c <__libc_init_array+0x3c>)
 8005af6:	1b64      	subs	r4, r4, r5
 8005af8:	10a4      	asrs	r4, r4, #2
 8005afa:	2600      	movs	r6, #0
 8005afc:	42a6      	cmp	r6, r4
 8005afe:	d109      	bne.n	8005b14 <__libc_init_array+0x24>
 8005b00:	4d0b      	ldr	r5, [pc, #44]	; (8005b30 <__libc_init_array+0x40>)
 8005b02:	4c0c      	ldr	r4, [pc, #48]	; (8005b34 <__libc_init_array+0x44>)
 8005b04:	f000 fc6a 	bl	80063dc <_init>
 8005b08:	1b64      	subs	r4, r4, r5
 8005b0a:	10a4      	asrs	r4, r4, #2
 8005b0c:	2600      	movs	r6, #0
 8005b0e:	42a6      	cmp	r6, r4
 8005b10:	d105      	bne.n	8005b1e <__libc_init_array+0x2e>
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b18:	4798      	blx	r3
 8005b1a:	3601      	adds	r6, #1
 8005b1c:	e7ee      	b.n	8005afc <__libc_init_array+0xc>
 8005b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b22:	4798      	blx	r3
 8005b24:	3601      	adds	r6, #1
 8005b26:	e7f2      	b.n	8005b0e <__libc_init_array+0x1e>
 8005b28:	080064a0 	.word	0x080064a0
 8005b2c:	080064a0 	.word	0x080064a0
 8005b30:	080064a0 	.word	0x080064a0
 8005b34:	080064a4 	.word	0x080064a4

08005b38 <__retarget_lock_acquire_recursive>:
 8005b38:	4770      	bx	lr

08005b3a <__retarget_lock_release_recursive>:
 8005b3a:	4770      	bx	lr

08005b3c <_free_r>:
 8005b3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	d044      	beq.n	8005bcc <_free_r+0x90>
 8005b42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b46:	9001      	str	r0, [sp, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f1a1 0404 	sub.w	r4, r1, #4
 8005b4e:	bfb8      	it	lt
 8005b50:	18e4      	addlt	r4, r4, r3
 8005b52:	f000 f8df 	bl	8005d14 <__malloc_lock>
 8005b56:	4a1e      	ldr	r2, [pc, #120]	; (8005bd0 <_free_r+0x94>)
 8005b58:	9801      	ldr	r0, [sp, #4]
 8005b5a:	6813      	ldr	r3, [r2, #0]
 8005b5c:	b933      	cbnz	r3, 8005b6c <_free_r+0x30>
 8005b5e:	6063      	str	r3, [r4, #4]
 8005b60:	6014      	str	r4, [r2, #0]
 8005b62:	b003      	add	sp, #12
 8005b64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b68:	f000 b8da 	b.w	8005d20 <__malloc_unlock>
 8005b6c:	42a3      	cmp	r3, r4
 8005b6e:	d908      	bls.n	8005b82 <_free_r+0x46>
 8005b70:	6825      	ldr	r5, [r4, #0]
 8005b72:	1961      	adds	r1, r4, r5
 8005b74:	428b      	cmp	r3, r1
 8005b76:	bf01      	itttt	eq
 8005b78:	6819      	ldreq	r1, [r3, #0]
 8005b7a:	685b      	ldreq	r3, [r3, #4]
 8005b7c:	1949      	addeq	r1, r1, r5
 8005b7e:	6021      	streq	r1, [r4, #0]
 8005b80:	e7ed      	b.n	8005b5e <_free_r+0x22>
 8005b82:	461a      	mov	r2, r3
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	b10b      	cbz	r3, 8005b8c <_free_r+0x50>
 8005b88:	42a3      	cmp	r3, r4
 8005b8a:	d9fa      	bls.n	8005b82 <_free_r+0x46>
 8005b8c:	6811      	ldr	r1, [r2, #0]
 8005b8e:	1855      	adds	r5, r2, r1
 8005b90:	42a5      	cmp	r5, r4
 8005b92:	d10b      	bne.n	8005bac <_free_r+0x70>
 8005b94:	6824      	ldr	r4, [r4, #0]
 8005b96:	4421      	add	r1, r4
 8005b98:	1854      	adds	r4, r2, r1
 8005b9a:	42a3      	cmp	r3, r4
 8005b9c:	6011      	str	r1, [r2, #0]
 8005b9e:	d1e0      	bne.n	8005b62 <_free_r+0x26>
 8005ba0:	681c      	ldr	r4, [r3, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	6053      	str	r3, [r2, #4]
 8005ba6:	440c      	add	r4, r1
 8005ba8:	6014      	str	r4, [r2, #0]
 8005baa:	e7da      	b.n	8005b62 <_free_r+0x26>
 8005bac:	d902      	bls.n	8005bb4 <_free_r+0x78>
 8005bae:	230c      	movs	r3, #12
 8005bb0:	6003      	str	r3, [r0, #0]
 8005bb2:	e7d6      	b.n	8005b62 <_free_r+0x26>
 8005bb4:	6825      	ldr	r5, [r4, #0]
 8005bb6:	1961      	adds	r1, r4, r5
 8005bb8:	428b      	cmp	r3, r1
 8005bba:	bf04      	itt	eq
 8005bbc:	6819      	ldreq	r1, [r3, #0]
 8005bbe:	685b      	ldreq	r3, [r3, #4]
 8005bc0:	6063      	str	r3, [r4, #4]
 8005bc2:	bf04      	itt	eq
 8005bc4:	1949      	addeq	r1, r1, r5
 8005bc6:	6021      	streq	r1, [r4, #0]
 8005bc8:	6054      	str	r4, [r2, #4]
 8005bca:	e7ca      	b.n	8005b62 <_free_r+0x26>
 8005bcc:	b003      	add	sp, #12
 8005bce:	bd30      	pop	{r4, r5, pc}
 8005bd0:	20000928 	.word	0x20000928

08005bd4 <sbrk_aligned>:
 8005bd4:	b570      	push	{r4, r5, r6, lr}
 8005bd6:	4e0e      	ldr	r6, [pc, #56]	; (8005c10 <sbrk_aligned+0x3c>)
 8005bd8:	460c      	mov	r4, r1
 8005bda:	6831      	ldr	r1, [r6, #0]
 8005bdc:	4605      	mov	r5, r0
 8005bde:	b911      	cbnz	r1, 8005be6 <sbrk_aligned+0x12>
 8005be0:	f000 fba6 	bl	8006330 <_sbrk_r>
 8005be4:	6030      	str	r0, [r6, #0]
 8005be6:	4621      	mov	r1, r4
 8005be8:	4628      	mov	r0, r5
 8005bea:	f000 fba1 	bl	8006330 <_sbrk_r>
 8005bee:	1c43      	adds	r3, r0, #1
 8005bf0:	d00a      	beq.n	8005c08 <sbrk_aligned+0x34>
 8005bf2:	1cc4      	adds	r4, r0, #3
 8005bf4:	f024 0403 	bic.w	r4, r4, #3
 8005bf8:	42a0      	cmp	r0, r4
 8005bfa:	d007      	beq.n	8005c0c <sbrk_aligned+0x38>
 8005bfc:	1a21      	subs	r1, r4, r0
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 fb96 	bl	8006330 <_sbrk_r>
 8005c04:	3001      	adds	r0, #1
 8005c06:	d101      	bne.n	8005c0c <sbrk_aligned+0x38>
 8005c08:	f04f 34ff 	mov.w	r4, #4294967295
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	2000092c 	.word	0x2000092c

08005c14 <_malloc_r>:
 8005c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c18:	1ccd      	adds	r5, r1, #3
 8005c1a:	f025 0503 	bic.w	r5, r5, #3
 8005c1e:	3508      	adds	r5, #8
 8005c20:	2d0c      	cmp	r5, #12
 8005c22:	bf38      	it	cc
 8005c24:	250c      	movcc	r5, #12
 8005c26:	2d00      	cmp	r5, #0
 8005c28:	4607      	mov	r7, r0
 8005c2a:	db01      	blt.n	8005c30 <_malloc_r+0x1c>
 8005c2c:	42a9      	cmp	r1, r5
 8005c2e:	d905      	bls.n	8005c3c <_malloc_r+0x28>
 8005c30:	230c      	movs	r3, #12
 8005c32:	603b      	str	r3, [r7, #0]
 8005c34:	2600      	movs	r6, #0
 8005c36:	4630      	mov	r0, r6
 8005c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005d10 <_malloc_r+0xfc>
 8005c40:	f000 f868 	bl	8005d14 <__malloc_lock>
 8005c44:	f8d8 3000 	ldr.w	r3, [r8]
 8005c48:	461c      	mov	r4, r3
 8005c4a:	bb5c      	cbnz	r4, 8005ca4 <_malloc_r+0x90>
 8005c4c:	4629      	mov	r1, r5
 8005c4e:	4638      	mov	r0, r7
 8005c50:	f7ff ffc0 	bl	8005bd4 <sbrk_aligned>
 8005c54:	1c43      	adds	r3, r0, #1
 8005c56:	4604      	mov	r4, r0
 8005c58:	d155      	bne.n	8005d06 <_malloc_r+0xf2>
 8005c5a:	f8d8 4000 	ldr.w	r4, [r8]
 8005c5e:	4626      	mov	r6, r4
 8005c60:	2e00      	cmp	r6, #0
 8005c62:	d145      	bne.n	8005cf0 <_malloc_r+0xdc>
 8005c64:	2c00      	cmp	r4, #0
 8005c66:	d048      	beq.n	8005cfa <_malloc_r+0xe6>
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	eb04 0903 	add.w	r9, r4, r3
 8005c72:	f000 fb5d 	bl	8006330 <_sbrk_r>
 8005c76:	4581      	cmp	r9, r0
 8005c78:	d13f      	bne.n	8005cfa <_malloc_r+0xe6>
 8005c7a:	6821      	ldr	r1, [r4, #0]
 8005c7c:	1a6d      	subs	r5, r5, r1
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4638      	mov	r0, r7
 8005c82:	f7ff ffa7 	bl	8005bd4 <sbrk_aligned>
 8005c86:	3001      	adds	r0, #1
 8005c88:	d037      	beq.n	8005cfa <_malloc_r+0xe6>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	442b      	add	r3, r5
 8005c8e:	6023      	str	r3, [r4, #0]
 8005c90:	f8d8 3000 	ldr.w	r3, [r8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d038      	beq.n	8005d0a <_malloc_r+0xf6>
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	42a2      	cmp	r2, r4
 8005c9c:	d12b      	bne.n	8005cf6 <_malloc_r+0xe2>
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	605a      	str	r2, [r3, #4]
 8005ca2:	e00f      	b.n	8005cc4 <_malloc_r+0xb0>
 8005ca4:	6822      	ldr	r2, [r4, #0]
 8005ca6:	1b52      	subs	r2, r2, r5
 8005ca8:	d41f      	bmi.n	8005cea <_malloc_r+0xd6>
 8005caa:	2a0b      	cmp	r2, #11
 8005cac:	d917      	bls.n	8005cde <_malloc_r+0xca>
 8005cae:	1961      	adds	r1, r4, r5
 8005cb0:	42a3      	cmp	r3, r4
 8005cb2:	6025      	str	r5, [r4, #0]
 8005cb4:	bf18      	it	ne
 8005cb6:	6059      	strne	r1, [r3, #4]
 8005cb8:	6863      	ldr	r3, [r4, #4]
 8005cba:	bf08      	it	eq
 8005cbc:	f8c8 1000 	streq.w	r1, [r8]
 8005cc0:	5162      	str	r2, [r4, r5]
 8005cc2:	604b      	str	r3, [r1, #4]
 8005cc4:	4638      	mov	r0, r7
 8005cc6:	f104 060b 	add.w	r6, r4, #11
 8005cca:	f000 f829 	bl	8005d20 <__malloc_unlock>
 8005cce:	f026 0607 	bic.w	r6, r6, #7
 8005cd2:	1d23      	adds	r3, r4, #4
 8005cd4:	1af2      	subs	r2, r6, r3
 8005cd6:	d0ae      	beq.n	8005c36 <_malloc_r+0x22>
 8005cd8:	1b9b      	subs	r3, r3, r6
 8005cda:	50a3      	str	r3, [r4, r2]
 8005cdc:	e7ab      	b.n	8005c36 <_malloc_r+0x22>
 8005cde:	42a3      	cmp	r3, r4
 8005ce0:	6862      	ldr	r2, [r4, #4]
 8005ce2:	d1dd      	bne.n	8005ca0 <_malloc_r+0x8c>
 8005ce4:	f8c8 2000 	str.w	r2, [r8]
 8005ce8:	e7ec      	b.n	8005cc4 <_malloc_r+0xb0>
 8005cea:	4623      	mov	r3, r4
 8005cec:	6864      	ldr	r4, [r4, #4]
 8005cee:	e7ac      	b.n	8005c4a <_malloc_r+0x36>
 8005cf0:	4634      	mov	r4, r6
 8005cf2:	6876      	ldr	r6, [r6, #4]
 8005cf4:	e7b4      	b.n	8005c60 <_malloc_r+0x4c>
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	e7cc      	b.n	8005c94 <_malloc_r+0x80>
 8005cfa:	230c      	movs	r3, #12
 8005cfc:	603b      	str	r3, [r7, #0]
 8005cfe:	4638      	mov	r0, r7
 8005d00:	f000 f80e 	bl	8005d20 <__malloc_unlock>
 8005d04:	e797      	b.n	8005c36 <_malloc_r+0x22>
 8005d06:	6025      	str	r5, [r4, #0]
 8005d08:	e7dc      	b.n	8005cc4 <_malloc_r+0xb0>
 8005d0a:	605b      	str	r3, [r3, #4]
 8005d0c:	deff      	udf	#255	; 0xff
 8005d0e:	bf00      	nop
 8005d10:	20000928 	.word	0x20000928

08005d14 <__malloc_lock>:
 8005d14:	4801      	ldr	r0, [pc, #4]	; (8005d1c <__malloc_lock+0x8>)
 8005d16:	f7ff bf0f 	b.w	8005b38 <__retarget_lock_acquire_recursive>
 8005d1a:	bf00      	nop
 8005d1c:	20000924 	.word	0x20000924

08005d20 <__malloc_unlock>:
 8005d20:	4801      	ldr	r0, [pc, #4]	; (8005d28 <__malloc_unlock+0x8>)
 8005d22:	f7ff bf0a 	b.w	8005b3a <__retarget_lock_release_recursive>
 8005d26:	bf00      	nop
 8005d28:	20000924 	.word	0x20000924

08005d2c <__ssputs_r>:
 8005d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d30:	688e      	ldr	r6, [r1, #8]
 8005d32:	461f      	mov	r7, r3
 8005d34:	42be      	cmp	r6, r7
 8005d36:	680b      	ldr	r3, [r1, #0]
 8005d38:	4682      	mov	sl, r0
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	4690      	mov	r8, r2
 8005d3e:	d82c      	bhi.n	8005d9a <__ssputs_r+0x6e>
 8005d40:	898a      	ldrh	r2, [r1, #12]
 8005d42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d46:	d026      	beq.n	8005d96 <__ssputs_r+0x6a>
 8005d48:	6965      	ldr	r5, [r4, #20]
 8005d4a:	6909      	ldr	r1, [r1, #16]
 8005d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d50:	eba3 0901 	sub.w	r9, r3, r1
 8005d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d58:	1c7b      	adds	r3, r7, #1
 8005d5a:	444b      	add	r3, r9
 8005d5c:	106d      	asrs	r5, r5, #1
 8005d5e:	429d      	cmp	r5, r3
 8005d60:	bf38      	it	cc
 8005d62:	461d      	movcc	r5, r3
 8005d64:	0553      	lsls	r3, r2, #21
 8005d66:	d527      	bpl.n	8005db8 <__ssputs_r+0x8c>
 8005d68:	4629      	mov	r1, r5
 8005d6a:	f7ff ff53 	bl	8005c14 <_malloc_r>
 8005d6e:	4606      	mov	r6, r0
 8005d70:	b360      	cbz	r0, 8005dcc <__ssputs_r+0xa0>
 8005d72:	6921      	ldr	r1, [r4, #16]
 8005d74:	464a      	mov	r2, r9
 8005d76:	f000 faeb 	bl	8006350 <memcpy>
 8005d7a:	89a3      	ldrh	r3, [r4, #12]
 8005d7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d84:	81a3      	strh	r3, [r4, #12]
 8005d86:	6126      	str	r6, [r4, #16]
 8005d88:	6165      	str	r5, [r4, #20]
 8005d8a:	444e      	add	r6, r9
 8005d8c:	eba5 0509 	sub.w	r5, r5, r9
 8005d90:	6026      	str	r6, [r4, #0]
 8005d92:	60a5      	str	r5, [r4, #8]
 8005d94:	463e      	mov	r6, r7
 8005d96:	42be      	cmp	r6, r7
 8005d98:	d900      	bls.n	8005d9c <__ssputs_r+0x70>
 8005d9a:	463e      	mov	r6, r7
 8005d9c:	6820      	ldr	r0, [r4, #0]
 8005d9e:	4632      	mov	r2, r6
 8005da0:	4641      	mov	r1, r8
 8005da2:	f000 faab 	bl	80062fc <memmove>
 8005da6:	68a3      	ldr	r3, [r4, #8]
 8005da8:	1b9b      	subs	r3, r3, r6
 8005daa:	60a3      	str	r3, [r4, #8]
 8005dac:	6823      	ldr	r3, [r4, #0]
 8005dae:	4433      	add	r3, r6
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	2000      	movs	r0, #0
 8005db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db8:	462a      	mov	r2, r5
 8005dba:	f000 fad7 	bl	800636c <_realloc_r>
 8005dbe:	4606      	mov	r6, r0
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	d1e0      	bne.n	8005d86 <__ssputs_r+0x5a>
 8005dc4:	6921      	ldr	r1, [r4, #16]
 8005dc6:	4650      	mov	r0, sl
 8005dc8:	f7ff feb8 	bl	8005b3c <_free_r>
 8005dcc:	230c      	movs	r3, #12
 8005dce:	f8ca 3000 	str.w	r3, [sl]
 8005dd2:	89a3      	ldrh	r3, [r4, #12]
 8005dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dd8:	81a3      	strh	r3, [r4, #12]
 8005dda:	f04f 30ff 	mov.w	r0, #4294967295
 8005dde:	e7e9      	b.n	8005db4 <__ssputs_r+0x88>

08005de0 <_svfiprintf_r>:
 8005de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de4:	4698      	mov	r8, r3
 8005de6:	898b      	ldrh	r3, [r1, #12]
 8005de8:	061b      	lsls	r3, r3, #24
 8005dea:	b09d      	sub	sp, #116	; 0x74
 8005dec:	4607      	mov	r7, r0
 8005dee:	460d      	mov	r5, r1
 8005df0:	4614      	mov	r4, r2
 8005df2:	d50e      	bpl.n	8005e12 <_svfiprintf_r+0x32>
 8005df4:	690b      	ldr	r3, [r1, #16]
 8005df6:	b963      	cbnz	r3, 8005e12 <_svfiprintf_r+0x32>
 8005df8:	2140      	movs	r1, #64	; 0x40
 8005dfa:	f7ff ff0b 	bl	8005c14 <_malloc_r>
 8005dfe:	6028      	str	r0, [r5, #0]
 8005e00:	6128      	str	r0, [r5, #16]
 8005e02:	b920      	cbnz	r0, 8005e0e <_svfiprintf_r+0x2e>
 8005e04:	230c      	movs	r3, #12
 8005e06:	603b      	str	r3, [r7, #0]
 8005e08:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0c:	e0d0      	b.n	8005fb0 <_svfiprintf_r+0x1d0>
 8005e0e:	2340      	movs	r3, #64	; 0x40
 8005e10:	616b      	str	r3, [r5, #20]
 8005e12:	2300      	movs	r3, #0
 8005e14:	9309      	str	r3, [sp, #36]	; 0x24
 8005e16:	2320      	movs	r3, #32
 8005e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e20:	2330      	movs	r3, #48	; 0x30
 8005e22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005fc8 <_svfiprintf_r+0x1e8>
 8005e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e2a:	f04f 0901 	mov.w	r9, #1
 8005e2e:	4623      	mov	r3, r4
 8005e30:	469a      	mov	sl, r3
 8005e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e36:	b10a      	cbz	r2, 8005e3c <_svfiprintf_r+0x5c>
 8005e38:	2a25      	cmp	r2, #37	; 0x25
 8005e3a:	d1f9      	bne.n	8005e30 <_svfiprintf_r+0x50>
 8005e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8005e40:	d00b      	beq.n	8005e5a <_svfiprintf_r+0x7a>
 8005e42:	465b      	mov	r3, fp
 8005e44:	4622      	mov	r2, r4
 8005e46:	4629      	mov	r1, r5
 8005e48:	4638      	mov	r0, r7
 8005e4a:	f7ff ff6f 	bl	8005d2c <__ssputs_r>
 8005e4e:	3001      	adds	r0, #1
 8005e50:	f000 80a9 	beq.w	8005fa6 <_svfiprintf_r+0x1c6>
 8005e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e56:	445a      	add	r2, fp
 8005e58:	9209      	str	r2, [sp, #36]	; 0x24
 8005e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 80a1 	beq.w	8005fa6 <_svfiprintf_r+0x1c6>
 8005e64:	2300      	movs	r3, #0
 8005e66:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e6e:	f10a 0a01 	add.w	sl, sl, #1
 8005e72:	9304      	str	r3, [sp, #16]
 8005e74:	9307      	str	r3, [sp, #28]
 8005e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8005e7c:	4654      	mov	r4, sl
 8005e7e:	2205      	movs	r2, #5
 8005e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e84:	4850      	ldr	r0, [pc, #320]	; (8005fc8 <_svfiprintf_r+0x1e8>)
 8005e86:	f7fa f9ab 	bl	80001e0 <memchr>
 8005e8a:	9a04      	ldr	r2, [sp, #16]
 8005e8c:	b9d8      	cbnz	r0, 8005ec6 <_svfiprintf_r+0xe6>
 8005e8e:	06d0      	lsls	r0, r2, #27
 8005e90:	bf44      	itt	mi
 8005e92:	2320      	movmi	r3, #32
 8005e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e98:	0711      	lsls	r1, r2, #28
 8005e9a:	bf44      	itt	mi
 8005e9c:	232b      	movmi	r3, #43	; 0x2b
 8005e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ea8:	d015      	beq.n	8005ed6 <_svfiprintf_r+0xf6>
 8005eaa:	9a07      	ldr	r2, [sp, #28]
 8005eac:	4654      	mov	r4, sl
 8005eae:	2000      	movs	r0, #0
 8005eb0:	f04f 0c0a 	mov.w	ip, #10
 8005eb4:	4621      	mov	r1, r4
 8005eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005eba:	3b30      	subs	r3, #48	; 0x30
 8005ebc:	2b09      	cmp	r3, #9
 8005ebe:	d94d      	bls.n	8005f5c <_svfiprintf_r+0x17c>
 8005ec0:	b1b0      	cbz	r0, 8005ef0 <_svfiprintf_r+0x110>
 8005ec2:	9207      	str	r2, [sp, #28]
 8005ec4:	e014      	b.n	8005ef0 <_svfiprintf_r+0x110>
 8005ec6:	eba0 0308 	sub.w	r3, r0, r8
 8005eca:	fa09 f303 	lsl.w	r3, r9, r3
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	9304      	str	r3, [sp, #16]
 8005ed2:	46a2      	mov	sl, r4
 8005ed4:	e7d2      	b.n	8005e7c <_svfiprintf_r+0x9c>
 8005ed6:	9b03      	ldr	r3, [sp, #12]
 8005ed8:	1d19      	adds	r1, r3, #4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	9103      	str	r1, [sp, #12]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	bfbb      	ittet	lt
 8005ee2:	425b      	neglt	r3, r3
 8005ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8005ee8:	9307      	strge	r3, [sp, #28]
 8005eea:	9307      	strlt	r3, [sp, #28]
 8005eec:	bfb8      	it	lt
 8005eee:	9204      	strlt	r2, [sp, #16]
 8005ef0:	7823      	ldrb	r3, [r4, #0]
 8005ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8005ef4:	d10c      	bne.n	8005f10 <_svfiprintf_r+0x130>
 8005ef6:	7863      	ldrb	r3, [r4, #1]
 8005ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8005efa:	d134      	bne.n	8005f66 <_svfiprintf_r+0x186>
 8005efc:	9b03      	ldr	r3, [sp, #12]
 8005efe:	1d1a      	adds	r2, r3, #4
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	9203      	str	r2, [sp, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bfb8      	it	lt
 8005f08:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f0c:	3402      	adds	r4, #2
 8005f0e:	9305      	str	r3, [sp, #20]
 8005f10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005fd8 <_svfiprintf_r+0x1f8>
 8005f14:	7821      	ldrb	r1, [r4, #0]
 8005f16:	2203      	movs	r2, #3
 8005f18:	4650      	mov	r0, sl
 8005f1a:	f7fa f961 	bl	80001e0 <memchr>
 8005f1e:	b138      	cbz	r0, 8005f30 <_svfiprintf_r+0x150>
 8005f20:	9b04      	ldr	r3, [sp, #16]
 8005f22:	eba0 000a 	sub.w	r0, r0, sl
 8005f26:	2240      	movs	r2, #64	; 0x40
 8005f28:	4082      	lsls	r2, r0
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	3401      	adds	r4, #1
 8005f2e:	9304      	str	r3, [sp, #16]
 8005f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f34:	4825      	ldr	r0, [pc, #148]	; (8005fcc <_svfiprintf_r+0x1ec>)
 8005f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f3a:	2206      	movs	r2, #6
 8005f3c:	f7fa f950 	bl	80001e0 <memchr>
 8005f40:	2800      	cmp	r0, #0
 8005f42:	d038      	beq.n	8005fb6 <_svfiprintf_r+0x1d6>
 8005f44:	4b22      	ldr	r3, [pc, #136]	; (8005fd0 <_svfiprintf_r+0x1f0>)
 8005f46:	bb1b      	cbnz	r3, 8005f90 <_svfiprintf_r+0x1b0>
 8005f48:	9b03      	ldr	r3, [sp, #12]
 8005f4a:	3307      	adds	r3, #7
 8005f4c:	f023 0307 	bic.w	r3, r3, #7
 8005f50:	3308      	adds	r3, #8
 8005f52:	9303      	str	r3, [sp, #12]
 8005f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f56:	4433      	add	r3, r6
 8005f58:	9309      	str	r3, [sp, #36]	; 0x24
 8005f5a:	e768      	b.n	8005e2e <_svfiprintf_r+0x4e>
 8005f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f60:	460c      	mov	r4, r1
 8005f62:	2001      	movs	r0, #1
 8005f64:	e7a6      	b.n	8005eb4 <_svfiprintf_r+0xd4>
 8005f66:	2300      	movs	r3, #0
 8005f68:	3401      	adds	r4, #1
 8005f6a:	9305      	str	r3, [sp, #20]
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	f04f 0c0a 	mov.w	ip, #10
 8005f72:	4620      	mov	r0, r4
 8005f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f78:	3a30      	subs	r2, #48	; 0x30
 8005f7a:	2a09      	cmp	r2, #9
 8005f7c:	d903      	bls.n	8005f86 <_svfiprintf_r+0x1a6>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0c6      	beq.n	8005f10 <_svfiprintf_r+0x130>
 8005f82:	9105      	str	r1, [sp, #20]
 8005f84:	e7c4      	b.n	8005f10 <_svfiprintf_r+0x130>
 8005f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e7f0      	b.n	8005f72 <_svfiprintf_r+0x192>
 8005f90:	ab03      	add	r3, sp, #12
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	462a      	mov	r2, r5
 8005f96:	4b0f      	ldr	r3, [pc, #60]	; (8005fd4 <_svfiprintf_r+0x1f4>)
 8005f98:	a904      	add	r1, sp, #16
 8005f9a:	4638      	mov	r0, r7
 8005f9c:	f3af 8000 	nop.w
 8005fa0:	1c42      	adds	r2, r0, #1
 8005fa2:	4606      	mov	r6, r0
 8005fa4:	d1d6      	bne.n	8005f54 <_svfiprintf_r+0x174>
 8005fa6:	89ab      	ldrh	r3, [r5, #12]
 8005fa8:	065b      	lsls	r3, r3, #25
 8005faa:	f53f af2d 	bmi.w	8005e08 <_svfiprintf_r+0x28>
 8005fae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fb0:	b01d      	add	sp, #116	; 0x74
 8005fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb6:	ab03      	add	r3, sp, #12
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	462a      	mov	r2, r5
 8005fbc:	4b05      	ldr	r3, [pc, #20]	; (8005fd4 <_svfiprintf_r+0x1f4>)
 8005fbe:	a904      	add	r1, sp, #16
 8005fc0:	4638      	mov	r0, r7
 8005fc2:	f000 f879 	bl	80060b8 <_printf_i>
 8005fc6:	e7eb      	b.n	8005fa0 <_svfiprintf_r+0x1c0>
 8005fc8:	08006464 	.word	0x08006464
 8005fcc:	0800646e 	.word	0x0800646e
 8005fd0:	00000000 	.word	0x00000000
 8005fd4:	08005d2d 	.word	0x08005d2d
 8005fd8:	0800646a 	.word	0x0800646a

08005fdc <_printf_common>:
 8005fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe0:	4616      	mov	r6, r2
 8005fe2:	4699      	mov	r9, r3
 8005fe4:	688a      	ldr	r2, [r1, #8]
 8005fe6:	690b      	ldr	r3, [r1, #16]
 8005fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fec:	4293      	cmp	r3, r2
 8005fee:	bfb8      	it	lt
 8005ff0:	4613      	movlt	r3, r2
 8005ff2:	6033      	str	r3, [r6, #0]
 8005ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ff8:	4607      	mov	r7, r0
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	b10a      	cbz	r2, 8006002 <_printf_common+0x26>
 8005ffe:	3301      	adds	r3, #1
 8006000:	6033      	str	r3, [r6, #0]
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	0699      	lsls	r1, r3, #26
 8006006:	bf42      	ittt	mi
 8006008:	6833      	ldrmi	r3, [r6, #0]
 800600a:	3302      	addmi	r3, #2
 800600c:	6033      	strmi	r3, [r6, #0]
 800600e:	6825      	ldr	r5, [r4, #0]
 8006010:	f015 0506 	ands.w	r5, r5, #6
 8006014:	d106      	bne.n	8006024 <_printf_common+0x48>
 8006016:	f104 0a19 	add.w	sl, r4, #25
 800601a:	68e3      	ldr	r3, [r4, #12]
 800601c:	6832      	ldr	r2, [r6, #0]
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	42ab      	cmp	r3, r5
 8006022:	dc26      	bgt.n	8006072 <_printf_common+0x96>
 8006024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006028:	1e13      	subs	r3, r2, #0
 800602a:	6822      	ldr	r2, [r4, #0]
 800602c:	bf18      	it	ne
 800602e:	2301      	movne	r3, #1
 8006030:	0692      	lsls	r2, r2, #26
 8006032:	d42b      	bmi.n	800608c <_printf_common+0xb0>
 8006034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006038:	4649      	mov	r1, r9
 800603a:	4638      	mov	r0, r7
 800603c:	47c0      	blx	r8
 800603e:	3001      	adds	r0, #1
 8006040:	d01e      	beq.n	8006080 <_printf_common+0xa4>
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	6922      	ldr	r2, [r4, #16]
 8006046:	f003 0306 	and.w	r3, r3, #6
 800604a:	2b04      	cmp	r3, #4
 800604c:	bf02      	ittt	eq
 800604e:	68e5      	ldreq	r5, [r4, #12]
 8006050:	6833      	ldreq	r3, [r6, #0]
 8006052:	1aed      	subeq	r5, r5, r3
 8006054:	68a3      	ldr	r3, [r4, #8]
 8006056:	bf0c      	ite	eq
 8006058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800605c:	2500      	movne	r5, #0
 800605e:	4293      	cmp	r3, r2
 8006060:	bfc4      	itt	gt
 8006062:	1a9b      	subgt	r3, r3, r2
 8006064:	18ed      	addgt	r5, r5, r3
 8006066:	2600      	movs	r6, #0
 8006068:	341a      	adds	r4, #26
 800606a:	42b5      	cmp	r5, r6
 800606c:	d11a      	bne.n	80060a4 <_printf_common+0xc8>
 800606e:	2000      	movs	r0, #0
 8006070:	e008      	b.n	8006084 <_printf_common+0xa8>
 8006072:	2301      	movs	r3, #1
 8006074:	4652      	mov	r2, sl
 8006076:	4649      	mov	r1, r9
 8006078:	4638      	mov	r0, r7
 800607a:	47c0      	blx	r8
 800607c:	3001      	adds	r0, #1
 800607e:	d103      	bne.n	8006088 <_printf_common+0xac>
 8006080:	f04f 30ff 	mov.w	r0, #4294967295
 8006084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006088:	3501      	adds	r5, #1
 800608a:	e7c6      	b.n	800601a <_printf_common+0x3e>
 800608c:	18e1      	adds	r1, r4, r3
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	2030      	movs	r0, #48	; 0x30
 8006092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006096:	4422      	add	r2, r4
 8006098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800609c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060a0:	3302      	adds	r3, #2
 80060a2:	e7c7      	b.n	8006034 <_printf_common+0x58>
 80060a4:	2301      	movs	r3, #1
 80060a6:	4622      	mov	r2, r4
 80060a8:	4649      	mov	r1, r9
 80060aa:	4638      	mov	r0, r7
 80060ac:	47c0      	blx	r8
 80060ae:	3001      	adds	r0, #1
 80060b0:	d0e6      	beq.n	8006080 <_printf_common+0xa4>
 80060b2:	3601      	adds	r6, #1
 80060b4:	e7d9      	b.n	800606a <_printf_common+0x8e>
	...

080060b8 <_printf_i>:
 80060b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060bc:	7e0f      	ldrb	r7, [r1, #24]
 80060be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060c0:	2f78      	cmp	r7, #120	; 0x78
 80060c2:	4691      	mov	r9, r2
 80060c4:	4680      	mov	r8, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	469a      	mov	sl, r3
 80060ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060ce:	d807      	bhi.n	80060e0 <_printf_i+0x28>
 80060d0:	2f62      	cmp	r7, #98	; 0x62
 80060d2:	d80a      	bhi.n	80060ea <_printf_i+0x32>
 80060d4:	2f00      	cmp	r7, #0
 80060d6:	f000 80d4 	beq.w	8006282 <_printf_i+0x1ca>
 80060da:	2f58      	cmp	r7, #88	; 0x58
 80060dc:	f000 80c0 	beq.w	8006260 <_printf_i+0x1a8>
 80060e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060e8:	e03a      	b.n	8006160 <_printf_i+0xa8>
 80060ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060ee:	2b15      	cmp	r3, #21
 80060f0:	d8f6      	bhi.n	80060e0 <_printf_i+0x28>
 80060f2:	a101      	add	r1, pc, #4	; (adr r1, 80060f8 <_printf_i+0x40>)
 80060f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060f8:	08006151 	.word	0x08006151
 80060fc:	08006165 	.word	0x08006165
 8006100:	080060e1 	.word	0x080060e1
 8006104:	080060e1 	.word	0x080060e1
 8006108:	080060e1 	.word	0x080060e1
 800610c:	080060e1 	.word	0x080060e1
 8006110:	08006165 	.word	0x08006165
 8006114:	080060e1 	.word	0x080060e1
 8006118:	080060e1 	.word	0x080060e1
 800611c:	080060e1 	.word	0x080060e1
 8006120:	080060e1 	.word	0x080060e1
 8006124:	08006269 	.word	0x08006269
 8006128:	08006191 	.word	0x08006191
 800612c:	08006223 	.word	0x08006223
 8006130:	080060e1 	.word	0x080060e1
 8006134:	080060e1 	.word	0x080060e1
 8006138:	0800628b 	.word	0x0800628b
 800613c:	080060e1 	.word	0x080060e1
 8006140:	08006191 	.word	0x08006191
 8006144:	080060e1 	.word	0x080060e1
 8006148:	080060e1 	.word	0x080060e1
 800614c:	0800622b 	.word	0x0800622b
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	1d1a      	adds	r2, r3, #4
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	602a      	str	r2, [r5, #0]
 8006158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800615c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006160:	2301      	movs	r3, #1
 8006162:	e09f      	b.n	80062a4 <_printf_i+0x1ec>
 8006164:	6820      	ldr	r0, [r4, #0]
 8006166:	682b      	ldr	r3, [r5, #0]
 8006168:	0607      	lsls	r7, r0, #24
 800616a:	f103 0104 	add.w	r1, r3, #4
 800616e:	6029      	str	r1, [r5, #0]
 8006170:	d501      	bpl.n	8006176 <_printf_i+0xbe>
 8006172:	681e      	ldr	r6, [r3, #0]
 8006174:	e003      	b.n	800617e <_printf_i+0xc6>
 8006176:	0646      	lsls	r6, r0, #25
 8006178:	d5fb      	bpl.n	8006172 <_printf_i+0xba>
 800617a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800617e:	2e00      	cmp	r6, #0
 8006180:	da03      	bge.n	800618a <_printf_i+0xd2>
 8006182:	232d      	movs	r3, #45	; 0x2d
 8006184:	4276      	negs	r6, r6
 8006186:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800618a:	485a      	ldr	r0, [pc, #360]	; (80062f4 <_printf_i+0x23c>)
 800618c:	230a      	movs	r3, #10
 800618e:	e012      	b.n	80061b6 <_printf_i+0xfe>
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	6820      	ldr	r0, [r4, #0]
 8006194:	1d19      	adds	r1, r3, #4
 8006196:	6029      	str	r1, [r5, #0]
 8006198:	0605      	lsls	r5, r0, #24
 800619a:	d501      	bpl.n	80061a0 <_printf_i+0xe8>
 800619c:	681e      	ldr	r6, [r3, #0]
 800619e:	e002      	b.n	80061a6 <_printf_i+0xee>
 80061a0:	0641      	lsls	r1, r0, #25
 80061a2:	d5fb      	bpl.n	800619c <_printf_i+0xe4>
 80061a4:	881e      	ldrh	r6, [r3, #0]
 80061a6:	4853      	ldr	r0, [pc, #332]	; (80062f4 <_printf_i+0x23c>)
 80061a8:	2f6f      	cmp	r7, #111	; 0x6f
 80061aa:	bf0c      	ite	eq
 80061ac:	2308      	moveq	r3, #8
 80061ae:	230a      	movne	r3, #10
 80061b0:	2100      	movs	r1, #0
 80061b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061b6:	6865      	ldr	r5, [r4, #4]
 80061b8:	60a5      	str	r5, [r4, #8]
 80061ba:	2d00      	cmp	r5, #0
 80061bc:	bfa2      	ittt	ge
 80061be:	6821      	ldrge	r1, [r4, #0]
 80061c0:	f021 0104 	bicge.w	r1, r1, #4
 80061c4:	6021      	strge	r1, [r4, #0]
 80061c6:	b90e      	cbnz	r6, 80061cc <_printf_i+0x114>
 80061c8:	2d00      	cmp	r5, #0
 80061ca:	d04b      	beq.n	8006264 <_printf_i+0x1ac>
 80061cc:	4615      	mov	r5, r2
 80061ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80061d2:	fb03 6711 	mls	r7, r3, r1, r6
 80061d6:	5dc7      	ldrb	r7, [r0, r7]
 80061d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061dc:	4637      	mov	r7, r6
 80061de:	42bb      	cmp	r3, r7
 80061e0:	460e      	mov	r6, r1
 80061e2:	d9f4      	bls.n	80061ce <_printf_i+0x116>
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d10b      	bne.n	8006200 <_printf_i+0x148>
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	07de      	lsls	r6, r3, #31
 80061ec:	d508      	bpl.n	8006200 <_printf_i+0x148>
 80061ee:	6923      	ldr	r3, [r4, #16]
 80061f0:	6861      	ldr	r1, [r4, #4]
 80061f2:	4299      	cmp	r1, r3
 80061f4:	bfde      	ittt	le
 80061f6:	2330      	movle	r3, #48	; 0x30
 80061f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006200:	1b52      	subs	r2, r2, r5
 8006202:	6122      	str	r2, [r4, #16]
 8006204:	f8cd a000 	str.w	sl, [sp]
 8006208:	464b      	mov	r3, r9
 800620a:	aa03      	add	r2, sp, #12
 800620c:	4621      	mov	r1, r4
 800620e:	4640      	mov	r0, r8
 8006210:	f7ff fee4 	bl	8005fdc <_printf_common>
 8006214:	3001      	adds	r0, #1
 8006216:	d14a      	bne.n	80062ae <_printf_i+0x1f6>
 8006218:	f04f 30ff 	mov.w	r0, #4294967295
 800621c:	b004      	add	sp, #16
 800621e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006222:	6823      	ldr	r3, [r4, #0]
 8006224:	f043 0320 	orr.w	r3, r3, #32
 8006228:	6023      	str	r3, [r4, #0]
 800622a:	4833      	ldr	r0, [pc, #204]	; (80062f8 <_printf_i+0x240>)
 800622c:	2778      	movs	r7, #120	; 0x78
 800622e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	6829      	ldr	r1, [r5, #0]
 8006236:	061f      	lsls	r7, r3, #24
 8006238:	f851 6b04 	ldr.w	r6, [r1], #4
 800623c:	d402      	bmi.n	8006244 <_printf_i+0x18c>
 800623e:	065f      	lsls	r7, r3, #25
 8006240:	bf48      	it	mi
 8006242:	b2b6      	uxthmi	r6, r6
 8006244:	07df      	lsls	r7, r3, #31
 8006246:	bf48      	it	mi
 8006248:	f043 0320 	orrmi.w	r3, r3, #32
 800624c:	6029      	str	r1, [r5, #0]
 800624e:	bf48      	it	mi
 8006250:	6023      	strmi	r3, [r4, #0]
 8006252:	b91e      	cbnz	r6, 800625c <_printf_i+0x1a4>
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	f023 0320 	bic.w	r3, r3, #32
 800625a:	6023      	str	r3, [r4, #0]
 800625c:	2310      	movs	r3, #16
 800625e:	e7a7      	b.n	80061b0 <_printf_i+0xf8>
 8006260:	4824      	ldr	r0, [pc, #144]	; (80062f4 <_printf_i+0x23c>)
 8006262:	e7e4      	b.n	800622e <_printf_i+0x176>
 8006264:	4615      	mov	r5, r2
 8006266:	e7bd      	b.n	80061e4 <_printf_i+0x12c>
 8006268:	682b      	ldr	r3, [r5, #0]
 800626a:	6826      	ldr	r6, [r4, #0]
 800626c:	6961      	ldr	r1, [r4, #20]
 800626e:	1d18      	adds	r0, r3, #4
 8006270:	6028      	str	r0, [r5, #0]
 8006272:	0635      	lsls	r5, r6, #24
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	d501      	bpl.n	800627c <_printf_i+0x1c4>
 8006278:	6019      	str	r1, [r3, #0]
 800627a:	e002      	b.n	8006282 <_printf_i+0x1ca>
 800627c:	0670      	lsls	r0, r6, #25
 800627e:	d5fb      	bpl.n	8006278 <_printf_i+0x1c0>
 8006280:	8019      	strh	r1, [r3, #0]
 8006282:	2300      	movs	r3, #0
 8006284:	6123      	str	r3, [r4, #16]
 8006286:	4615      	mov	r5, r2
 8006288:	e7bc      	b.n	8006204 <_printf_i+0x14c>
 800628a:	682b      	ldr	r3, [r5, #0]
 800628c:	1d1a      	adds	r2, r3, #4
 800628e:	602a      	str	r2, [r5, #0]
 8006290:	681d      	ldr	r5, [r3, #0]
 8006292:	6862      	ldr	r2, [r4, #4]
 8006294:	2100      	movs	r1, #0
 8006296:	4628      	mov	r0, r5
 8006298:	f7f9 ffa2 	bl	80001e0 <memchr>
 800629c:	b108      	cbz	r0, 80062a2 <_printf_i+0x1ea>
 800629e:	1b40      	subs	r0, r0, r5
 80062a0:	6060      	str	r0, [r4, #4]
 80062a2:	6863      	ldr	r3, [r4, #4]
 80062a4:	6123      	str	r3, [r4, #16]
 80062a6:	2300      	movs	r3, #0
 80062a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ac:	e7aa      	b.n	8006204 <_printf_i+0x14c>
 80062ae:	6923      	ldr	r3, [r4, #16]
 80062b0:	462a      	mov	r2, r5
 80062b2:	4649      	mov	r1, r9
 80062b4:	4640      	mov	r0, r8
 80062b6:	47d0      	blx	sl
 80062b8:	3001      	adds	r0, #1
 80062ba:	d0ad      	beq.n	8006218 <_printf_i+0x160>
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	079b      	lsls	r3, r3, #30
 80062c0:	d413      	bmi.n	80062ea <_printf_i+0x232>
 80062c2:	68e0      	ldr	r0, [r4, #12]
 80062c4:	9b03      	ldr	r3, [sp, #12]
 80062c6:	4298      	cmp	r0, r3
 80062c8:	bfb8      	it	lt
 80062ca:	4618      	movlt	r0, r3
 80062cc:	e7a6      	b.n	800621c <_printf_i+0x164>
 80062ce:	2301      	movs	r3, #1
 80062d0:	4632      	mov	r2, r6
 80062d2:	4649      	mov	r1, r9
 80062d4:	4640      	mov	r0, r8
 80062d6:	47d0      	blx	sl
 80062d8:	3001      	adds	r0, #1
 80062da:	d09d      	beq.n	8006218 <_printf_i+0x160>
 80062dc:	3501      	adds	r5, #1
 80062de:	68e3      	ldr	r3, [r4, #12]
 80062e0:	9903      	ldr	r1, [sp, #12]
 80062e2:	1a5b      	subs	r3, r3, r1
 80062e4:	42ab      	cmp	r3, r5
 80062e6:	dcf2      	bgt.n	80062ce <_printf_i+0x216>
 80062e8:	e7eb      	b.n	80062c2 <_printf_i+0x20a>
 80062ea:	2500      	movs	r5, #0
 80062ec:	f104 0619 	add.w	r6, r4, #25
 80062f0:	e7f5      	b.n	80062de <_printf_i+0x226>
 80062f2:	bf00      	nop
 80062f4:	08006475 	.word	0x08006475
 80062f8:	08006486 	.word	0x08006486

080062fc <memmove>:
 80062fc:	4288      	cmp	r0, r1
 80062fe:	b510      	push	{r4, lr}
 8006300:	eb01 0402 	add.w	r4, r1, r2
 8006304:	d902      	bls.n	800630c <memmove+0x10>
 8006306:	4284      	cmp	r4, r0
 8006308:	4623      	mov	r3, r4
 800630a:	d807      	bhi.n	800631c <memmove+0x20>
 800630c:	1e43      	subs	r3, r0, #1
 800630e:	42a1      	cmp	r1, r4
 8006310:	d008      	beq.n	8006324 <memmove+0x28>
 8006312:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006316:	f803 2f01 	strb.w	r2, [r3, #1]!
 800631a:	e7f8      	b.n	800630e <memmove+0x12>
 800631c:	4402      	add	r2, r0
 800631e:	4601      	mov	r1, r0
 8006320:	428a      	cmp	r2, r1
 8006322:	d100      	bne.n	8006326 <memmove+0x2a>
 8006324:	bd10      	pop	{r4, pc}
 8006326:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800632a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800632e:	e7f7      	b.n	8006320 <memmove+0x24>

08006330 <_sbrk_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4d06      	ldr	r5, [pc, #24]	; (800634c <_sbrk_r+0x1c>)
 8006334:	2300      	movs	r3, #0
 8006336:	4604      	mov	r4, r0
 8006338:	4608      	mov	r0, r1
 800633a:	602b      	str	r3, [r5, #0]
 800633c:	f7fb fa2c 	bl	8001798 <_sbrk>
 8006340:	1c43      	adds	r3, r0, #1
 8006342:	d102      	bne.n	800634a <_sbrk_r+0x1a>
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	b103      	cbz	r3, 800634a <_sbrk_r+0x1a>
 8006348:	6023      	str	r3, [r4, #0]
 800634a:	bd38      	pop	{r3, r4, r5, pc}
 800634c:	20000920 	.word	0x20000920

08006350 <memcpy>:
 8006350:	440a      	add	r2, r1
 8006352:	4291      	cmp	r1, r2
 8006354:	f100 33ff 	add.w	r3, r0, #4294967295
 8006358:	d100      	bne.n	800635c <memcpy+0xc>
 800635a:	4770      	bx	lr
 800635c:	b510      	push	{r4, lr}
 800635e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006362:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006366:	4291      	cmp	r1, r2
 8006368:	d1f9      	bne.n	800635e <memcpy+0xe>
 800636a:	bd10      	pop	{r4, pc}

0800636c <_realloc_r>:
 800636c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006370:	4680      	mov	r8, r0
 8006372:	4614      	mov	r4, r2
 8006374:	460e      	mov	r6, r1
 8006376:	b921      	cbnz	r1, 8006382 <_realloc_r+0x16>
 8006378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800637c:	4611      	mov	r1, r2
 800637e:	f7ff bc49 	b.w	8005c14 <_malloc_r>
 8006382:	b92a      	cbnz	r2, 8006390 <_realloc_r+0x24>
 8006384:	f7ff fbda 	bl	8005b3c <_free_r>
 8006388:	4625      	mov	r5, r4
 800638a:	4628      	mov	r0, r5
 800638c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006390:	f000 f81b 	bl	80063ca <_malloc_usable_size_r>
 8006394:	4284      	cmp	r4, r0
 8006396:	4607      	mov	r7, r0
 8006398:	d802      	bhi.n	80063a0 <_realloc_r+0x34>
 800639a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800639e:	d812      	bhi.n	80063c6 <_realloc_r+0x5a>
 80063a0:	4621      	mov	r1, r4
 80063a2:	4640      	mov	r0, r8
 80063a4:	f7ff fc36 	bl	8005c14 <_malloc_r>
 80063a8:	4605      	mov	r5, r0
 80063aa:	2800      	cmp	r0, #0
 80063ac:	d0ed      	beq.n	800638a <_realloc_r+0x1e>
 80063ae:	42bc      	cmp	r4, r7
 80063b0:	4622      	mov	r2, r4
 80063b2:	4631      	mov	r1, r6
 80063b4:	bf28      	it	cs
 80063b6:	463a      	movcs	r2, r7
 80063b8:	f7ff ffca 	bl	8006350 <memcpy>
 80063bc:	4631      	mov	r1, r6
 80063be:	4640      	mov	r0, r8
 80063c0:	f7ff fbbc 	bl	8005b3c <_free_r>
 80063c4:	e7e1      	b.n	800638a <_realloc_r+0x1e>
 80063c6:	4635      	mov	r5, r6
 80063c8:	e7df      	b.n	800638a <_realloc_r+0x1e>

080063ca <_malloc_usable_size_r>:
 80063ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063ce:	1f18      	subs	r0, r3, #4
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	bfbc      	itt	lt
 80063d4:	580b      	ldrlt	r3, [r1, r0]
 80063d6:	18c0      	addlt	r0, r0, r3
 80063d8:	4770      	bx	lr
	...

080063dc <_init>:
 80063dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063de:	bf00      	nop
 80063e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063e2:	bc08      	pop	{r3}
 80063e4:	469e      	mov	lr, r3
 80063e6:	4770      	bx	lr

080063e8 <_fini>:
 80063e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ea:	bf00      	nop
 80063ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ee:	bc08      	pop	{r3}
 80063f0:	469e      	mov	lr, r3
 80063f2:	4770      	bx	lr
