vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:20:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:20:31 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:21:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(30): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(38): near "complex_mult_arch": (vcom-1576) expecting IF.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(10): near "is": (vcom-1576) expecting ';'.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(17): near "in": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(19): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(19): near "out": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(20): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(20): near "out": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(23): Labels do not match: 'complex_mult_arch' and 'complex_mult'.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(23): VHDL Compiler exiting
# End time: 10:21:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:22:05 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:22:05 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:22:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:22:34 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:28 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(16): near "port": (vcom-1576) expecting ';'.
# End time: 10:23:29 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:24:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:24:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:24:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(38): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(42): VHDL Compiler exiting
# End time: 10:24:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.complex_mult
# vsim work.complex_mult 
# Start time: 10:25:41 on Oct 12,2017
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/will/DSP/HW6/lab_6/run/work.complex_mult' has no architecture.
# Error loading design
# End time: 10:25:41 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:25:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:25:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:26:06 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:26:06 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:26:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:26:52 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
