This directory contains Yosys synthesis scripts for system_verilog benchmarks available at `yosys_verific_rs/benchmarks/system_verilog`.

 The scripts are designed to be executed from this directory.

 Available scripts:
 - scm_design.ys
 - udma_core_design.ys
