// Seed: 1912711506
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri id_11,
    input wire id_12,
    input tri1 id_13,
    output tri id_14,
    input supply0 id_15,
    id_18,
    input supply0 id_16
);
  wire id_19;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    id_17,
    output logic id_6,
    input wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    input uwire id_12,
    input wor id_13,
    output tri id_14,
    input wand id_15
);
  initial id_6 <= 1;
  parameter id_18 = id_17;
  wire id_19;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_12,
      id_9,
      id_1,
      id_2,
      id_4,
      id_10,
      id_9,
      id_2,
      id_4,
      id_15,
      id_13,
      id_10,
      id_11,
      id_10,
      id_4
  );
endmodule
