<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Doxygen documentation template sample: Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Doxygen documentation template sample
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7b10a8f4488f29f095e59f7c5868ef52.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_435d04aa741cb7a6fe1724a89261134a.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32l0xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l0xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef STM32L0xx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define STM32L0xx_LL_DMA_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l0xx_8h.html">stm32l0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined (DMA1)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#endif </span><span class="comment">/*DMA1_Channel6*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#endif </span><span class="comment">/*DMA1_Channel7*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>};</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Define used to get CSELR register offset */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define DMA_POSITION_CSELR_CXS            ((Channel-1U)*4U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>{</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  uint32_t Direction;              </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  uint32_t Mode;                   </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  uint32_t NbData;                 </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  uint32_t PeriphRequest;          </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  uint32_t Priority;               </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000001U </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000002U </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000003U </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000004U </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000005U </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000006U </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000007U </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_DMA_REQUEST_0                  0x00000000U             </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define LL_DMA_REQUEST_1                  0x00000001U             </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define LL_DMA_REQUEST_2                  0x00000002U             </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define LL_DMA_REQUEST_3                  0x00000003U             </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define LL_DMA_REQUEST_4                  0x00000004U             </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define LL_DMA_REQUEST_5                  0x00000005U             </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_DMA_REQUEST_6                  0x00000006U             </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_DMA_REQUEST_7                  0x00000007U             </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_DMA_REQUEST_8                  0x00000008U             </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define LL_DMA_REQUEST_9                  0x00000009U             </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define LL_DMA_REQUEST_10                 0x0000000AU             </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define LL_DMA_REQUEST_11                 0x0000000BU             </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_DMA_REQUEST_12                 0x0000000CU             </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define LL_DMA_REQUEST_13                 0x0000000DU             </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define LL_DMA_REQUEST_14                 0x0000000EU             </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define LL_DMA_REQUEST_15                 0x0000000FU             </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#if defined (DMA1_Channel6) &amp;&amp; defined (DMA1_Channel7)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#elif defined (DMA1_Channel6)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor"> LL_DMA_CHANNEL_6)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor"> LL_DMA_CHANNEL_5)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel6 &amp;&amp; DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#if defined (DMA1_Channel6) &amp;&amp; defined (DMA1_Channel7)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#elif defined (DMA1_Channel6)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor"> DMA1_Channel6)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor"> DMA1_Channel5)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel6 &amp;&amp; DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>{</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>}</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>}</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>{</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>}</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>{</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>             Configuration);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>}</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>{</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>}</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>{</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>}</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>{</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>             Mode);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>}</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>{</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>{</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>}</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>{</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>}</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>{</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>             MemoryOrM2MDstIncMode);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>}</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>{</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>}</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>{</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>}</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>{</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>}</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>{</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>             MemoryOrM2MDstDataSize);</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>}</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>{</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>}</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Priority)</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>{</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>             Priority);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>}</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>{</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>}</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t NbData)</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>{</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>}</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>{</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>}</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress,</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>                                            uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>{</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  {</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, DstAddress);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  }</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  {</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, DstAddress);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  }</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>}</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>{</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>}</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>{</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>}</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>{</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>}</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>{</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>}</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>{</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>}</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>{</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>}</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>{</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>}</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>{</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>}</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphRequest(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Request)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>{</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))-&gt;CSELR,</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c">DMA_CSELR_C1S</a> &lt;&lt; ((Channel - 1U) * 4U), Request &lt;&lt; DMA_POSITION_CSELR_CXS);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>}</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphRequest(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>{</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))-&gt;CSELR,</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c">DMA_CSELR_C1S</a> &lt;&lt; ((Channel - 1U) * 4U)) &gt;&gt; DMA_POSITION_CSELR_CXS);</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>}</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>{</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>}</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>{</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>}</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>{</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>}</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>{</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>}</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>{</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>}</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>{</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>}</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>{</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>}</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>{</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>}</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>{</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>}</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>{</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>}</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>{</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>}</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>{</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>}</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>{</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>}</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>{</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>}</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>{</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>}</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>{</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>}</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>{</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>}</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>{</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>}</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>{</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>}</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>{</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>}</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>{</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>}</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>{</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>}</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>{</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>}</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>{</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>}</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>}</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>{</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>}</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span> </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>{</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>}</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>{</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>}</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>{</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>}</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>{</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>}</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>{</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>}</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span> </div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>{</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>}</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>{</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>}</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>{</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>}</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span> </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>{</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>}</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>{</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>}</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>{</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>}</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>{</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>}</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>{</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>}</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>{</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>}</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>{</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>{</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>}</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>{</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>}</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>{</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>}</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span> </div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>{</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>}</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>{</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>}</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>{</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>}</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>{</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>}</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span> </div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>{</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>}</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>{</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>}</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>{</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>}</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>{</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>}</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span> </div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>{</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>}</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>{</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">#if defined(DMA1_Channel6)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>}</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#if defined(DMA1_Channel7)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>{</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>}</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>{</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>}</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>{</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>}</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>{</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>}</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>{</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>}</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>}</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span> </div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>{</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>}</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span> </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>{</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>}</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>{</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>}</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>{</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>}</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>}</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span> </div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">#endif </span><span class="comment">/* STM32L0xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:59</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:199</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:197</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:205</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:209</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:201</div></div>
<div class="ttc" id="agroup___exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:207</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1635</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1555</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1623</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1490</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1448</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1642</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1600</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1454</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1472</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1508</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1561</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1445</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1570</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1585</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1499</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1626</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1549</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1612</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1511</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1502</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1632</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1457</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1520</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1648</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1552</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1475</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1564</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1660</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1496</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1451</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1534</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1460</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1537</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1487</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1588</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1576</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1567</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1531</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1523</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1591</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1493</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1546</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1517</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1463</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1629</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1579</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1573</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1654</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1540</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1638</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1478</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1609</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1620</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1603</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1582</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1543</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1617</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1606</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1594</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1505</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1469</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1558</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1665</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1484</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae14cb7e311c0b6368694302d65dc8b2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c">DMA_CSELR_C1S</a></div><div class="ttdeci">#define DMA_CSELR_C1S</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1681</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1514</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1597</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1481</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1526</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga1adc93cd0baf0897202c71110e045692"><div class="ttname"><a href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a></div><div class="ttdeci">#define DMA1_Channel4_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:662</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga38a70090eef3687e83fa6ac0c6d22267"><div class="ttname"><a href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a></div><div class="ttdeci">#define DMA1_Channel2_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:660</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga70b3d9f36ca9ce95b4e421c11154fe5d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a></div><div class="ttdeci">#define DMA1_Channel3_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:661</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga888dbc1608243badeb3554ffedc7364c"><div class="ttname"><a href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a></div><div class="ttdeci">#define DMA1_Channel1_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:659</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga896c2c7585dd8bc3969cf8561f689d2d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a></div><div class="ttdeci">#define DMA1_Channel6_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:664</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gab2d8a917a0e4ea99a22ac6ebf279bc72"><div class="ttname"><a href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></div><div class="ttdeci">#define DMA1_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:658</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gac041a71cd6c1973964f847a68aa14478"><div class="ttname"><a href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a></div><div class="ttdeci">#define DMA1_Channel5_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:663</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gaeee0d1f77d0db1db533016a09351166c"><div class="ttname"><a href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a></div><div class="ttdeci">#define DMA1_Channel7_BASE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:665</div></div>
<div class="ttc" id="astm32l0xx_8h_html"><div class="ttname"><a href="stm32l0xx_8h.html">stm32l0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral re...</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:227</div></div>
<div class="ttc" id="astruct_d_m_a___request___type_def_html"><div class="ttname"><a href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:241</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:235</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:237</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:236</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
