|riscv
clock => clock.IN2
clear => clear.IN2


|riscv|pc:pc1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= <GND>
out[1] <= <GND>
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|single_port_ram:imem
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
addr[0] => LessThan0.IN64
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
we => ram.OUTPUTSELECT
clk => ram.we_a.CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => addr_reg[0].CLK
clk => ram.CLK0
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|riscv|regFile:rf
clock => clock.IN32
clear => clear.IN31
regWriteEnable => ShiftLeft0.IN32
addrA[0] => Mux0.IN4
addrA[0] => Mux1.IN4
addrA[0] => Mux2.IN4
addrA[0] => Mux3.IN4
addrA[0] => Mux4.IN4
addrA[0] => Mux5.IN4
addrA[0] => Mux6.IN4
addrA[0] => Mux7.IN4
addrA[0] => Mux8.IN4
addrA[0] => Mux9.IN4
addrA[0] => Mux10.IN4
addrA[0] => Mux11.IN4
addrA[0] => Mux12.IN4
addrA[0] => Mux13.IN4
addrA[0] => Mux14.IN4
addrA[0] => Mux15.IN4
addrA[0] => Mux16.IN4
addrA[0] => Mux17.IN4
addrA[0] => Mux18.IN4
addrA[0] => Mux19.IN4
addrA[0] => Mux20.IN4
addrA[0] => Mux21.IN4
addrA[0] => Mux22.IN4
addrA[0] => Mux23.IN4
addrA[0] => Mux24.IN4
addrA[0] => Mux25.IN4
addrA[0] => Mux26.IN4
addrA[0] => Mux27.IN4
addrA[0] => Mux28.IN4
addrA[0] => Mux29.IN4
addrA[0] => Mux30.IN4
addrA[0] => Mux31.IN4
addrA[1] => Mux0.IN3
addrA[1] => Mux1.IN3
addrA[1] => Mux2.IN3
addrA[1] => Mux3.IN3
addrA[1] => Mux4.IN3
addrA[1] => Mux5.IN3
addrA[1] => Mux6.IN3
addrA[1] => Mux7.IN3
addrA[1] => Mux8.IN3
addrA[1] => Mux9.IN3
addrA[1] => Mux10.IN3
addrA[1] => Mux11.IN3
addrA[1] => Mux12.IN3
addrA[1] => Mux13.IN3
addrA[1] => Mux14.IN3
addrA[1] => Mux15.IN3
addrA[1] => Mux16.IN3
addrA[1] => Mux17.IN3
addrA[1] => Mux18.IN3
addrA[1] => Mux19.IN3
addrA[1] => Mux20.IN3
addrA[1] => Mux21.IN3
addrA[1] => Mux22.IN3
addrA[1] => Mux23.IN3
addrA[1] => Mux24.IN3
addrA[1] => Mux25.IN3
addrA[1] => Mux26.IN3
addrA[1] => Mux27.IN3
addrA[1] => Mux28.IN3
addrA[1] => Mux29.IN3
addrA[1] => Mux30.IN3
addrA[1] => Mux31.IN3
addrA[2] => Mux0.IN2
addrA[2] => Mux1.IN2
addrA[2] => Mux2.IN2
addrA[2] => Mux3.IN2
addrA[2] => Mux4.IN2
addrA[2] => Mux5.IN2
addrA[2] => Mux6.IN2
addrA[2] => Mux7.IN2
addrA[2] => Mux8.IN2
addrA[2] => Mux9.IN2
addrA[2] => Mux10.IN2
addrA[2] => Mux11.IN2
addrA[2] => Mux12.IN2
addrA[2] => Mux13.IN2
addrA[2] => Mux14.IN2
addrA[2] => Mux15.IN2
addrA[2] => Mux16.IN2
addrA[2] => Mux17.IN2
addrA[2] => Mux18.IN2
addrA[2] => Mux19.IN2
addrA[2] => Mux20.IN2
addrA[2] => Mux21.IN2
addrA[2] => Mux22.IN2
addrA[2] => Mux23.IN2
addrA[2] => Mux24.IN2
addrA[2] => Mux25.IN2
addrA[2] => Mux26.IN2
addrA[2] => Mux27.IN2
addrA[2] => Mux28.IN2
addrA[2] => Mux29.IN2
addrA[2] => Mux30.IN2
addrA[2] => Mux31.IN2
addrA[3] => Mux0.IN1
addrA[3] => Mux1.IN1
addrA[3] => Mux2.IN1
addrA[3] => Mux3.IN1
addrA[3] => Mux4.IN1
addrA[3] => Mux5.IN1
addrA[3] => Mux6.IN1
addrA[3] => Mux7.IN1
addrA[3] => Mux8.IN1
addrA[3] => Mux9.IN1
addrA[3] => Mux10.IN1
addrA[3] => Mux11.IN1
addrA[3] => Mux12.IN1
addrA[3] => Mux13.IN1
addrA[3] => Mux14.IN1
addrA[3] => Mux15.IN1
addrA[3] => Mux16.IN1
addrA[3] => Mux17.IN1
addrA[3] => Mux18.IN1
addrA[3] => Mux19.IN1
addrA[3] => Mux20.IN1
addrA[3] => Mux21.IN1
addrA[3] => Mux22.IN1
addrA[3] => Mux23.IN1
addrA[3] => Mux24.IN1
addrA[3] => Mux25.IN1
addrA[3] => Mux26.IN1
addrA[3] => Mux27.IN1
addrA[3] => Mux28.IN1
addrA[3] => Mux29.IN1
addrA[3] => Mux30.IN1
addrA[3] => Mux31.IN1
addrA[4] => Mux0.IN0
addrA[4] => Mux1.IN0
addrA[4] => Mux2.IN0
addrA[4] => Mux3.IN0
addrA[4] => Mux4.IN0
addrA[4] => Mux5.IN0
addrA[4] => Mux6.IN0
addrA[4] => Mux7.IN0
addrA[4] => Mux8.IN0
addrA[4] => Mux9.IN0
addrA[4] => Mux10.IN0
addrA[4] => Mux11.IN0
addrA[4] => Mux12.IN0
addrA[4] => Mux13.IN0
addrA[4] => Mux14.IN0
addrA[4] => Mux15.IN0
addrA[4] => Mux16.IN0
addrA[4] => Mux17.IN0
addrA[4] => Mux18.IN0
addrA[4] => Mux19.IN0
addrA[4] => Mux20.IN0
addrA[4] => Mux21.IN0
addrA[4] => Mux22.IN0
addrA[4] => Mux23.IN0
addrA[4] => Mux24.IN0
addrA[4] => Mux25.IN0
addrA[4] => Mux26.IN0
addrA[4] => Mux27.IN0
addrA[4] => Mux28.IN0
addrA[4] => Mux29.IN0
addrA[4] => Mux30.IN0
addrA[4] => Mux31.IN0
addrB[0] => Mux32.IN4
addrB[0] => Mux33.IN4
addrB[0] => Mux34.IN4
addrB[0] => Mux35.IN4
addrB[0] => Mux36.IN4
addrB[0] => Mux37.IN4
addrB[0] => Mux38.IN4
addrB[0] => Mux39.IN4
addrB[0] => Mux40.IN4
addrB[0] => Mux41.IN4
addrB[0] => Mux42.IN4
addrB[0] => Mux43.IN4
addrB[0] => Mux44.IN4
addrB[0] => Mux45.IN4
addrB[0] => Mux46.IN4
addrB[0] => Mux47.IN4
addrB[0] => Mux48.IN4
addrB[0] => Mux49.IN4
addrB[0] => Mux50.IN4
addrB[0] => Mux51.IN4
addrB[0] => Mux52.IN4
addrB[0] => Mux53.IN4
addrB[0] => Mux54.IN4
addrB[0] => Mux55.IN4
addrB[0] => Mux56.IN4
addrB[0] => Mux57.IN4
addrB[0] => Mux58.IN4
addrB[0] => Mux59.IN4
addrB[0] => Mux60.IN4
addrB[0] => Mux61.IN4
addrB[0] => Mux62.IN4
addrB[0] => Mux63.IN4
addrB[1] => Mux32.IN3
addrB[1] => Mux33.IN3
addrB[1] => Mux34.IN3
addrB[1] => Mux35.IN3
addrB[1] => Mux36.IN3
addrB[1] => Mux37.IN3
addrB[1] => Mux38.IN3
addrB[1] => Mux39.IN3
addrB[1] => Mux40.IN3
addrB[1] => Mux41.IN3
addrB[1] => Mux42.IN3
addrB[1] => Mux43.IN3
addrB[1] => Mux44.IN3
addrB[1] => Mux45.IN3
addrB[1] => Mux46.IN3
addrB[1] => Mux47.IN3
addrB[1] => Mux48.IN3
addrB[1] => Mux49.IN3
addrB[1] => Mux50.IN3
addrB[1] => Mux51.IN3
addrB[1] => Mux52.IN3
addrB[1] => Mux53.IN3
addrB[1] => Mux54.IN3
addrB[1] => Mux55.IN3
addrB[1] => Mux56.IN3
addrB[1] => Mux57.IN3
addrB[1] => Mux58.IN3
addrB[1] => Mux59.IN3
addrB[1] => Mux60.IN3
addrB[1] => Mux61.IN3
addrB[1] => Mux62.IN3
addrB[1] => Mux63.IN3
addrB[2] => Mux32.IN2
addrB[2] => Mux33.IN2
addrB[2] => Mux34.IN2
addrB[2] => Mux35.IN2
addrB[2] => Mux36.IN2
addrB[2] => Mux37.IN2
addrB[2] => Mux38.IN2
addrB[2] => Mux39.IN2
addrB[2] => Mux40.IN2
addrB[2] => Mux41.IN2
addrB[2] => Mux42.IN2
addrB[2] => Mux43.IN2
addrB[2] => Mux44.IN2
addrB[2] => Mux45.IN2
addrB[2] => Mux46.IN2
addrB[2] => Mux47.IN2
addrB[2] => Mux48.IN2
addrB[2] => Mux49.IN2
addrB[2] => Mux50.IN2
addrB[2] => Mux51.IN2
addrB[2] => Mux52.IN2
addrB[2] => Mux53.IN2
addrB[2] => Mux54.IN2
addrB[2] => Mux55.IN2
addrB[2] => Mux56.IN2
addrB[2] => Mux57.IN2
addrB[2] => Mux58.IN2
addrB[2] => Mux59.IN2
addrB[2] => Mux60.IN2
addrB[2] => Mux61.IN2
addrB[2] => Mux62.IN2
addrB[2] => Mux63.IN2
addrB[3] => Mux32.IN1
addrB[3] => Mux33.IN1
addrB[3] => Mux34.IN1
addrB[3] => Mux35.IN1
addrB[3] => Mux36.IN1
addrB[3] => Mux37.IN1
addrB[3] => Mux38.IN1
addrB[3] => Mux39.IN1
addrB[3] => Mux40.IN1
addrB[3] => Mux41.IN1
addrB[3] => Mux42.IN1
addrB[3] => Mux43.IN1
addrB[3] => Mux44.IN1
addrB[3] => Mux45.IN1
addrB[3] => Mux46.IN1
addrB[3] => Mux47.IN1
addrB[3] => Mux48.IN1
addrB[3] => Mux49.IN1
addrB[3] => Mux50.IN1
addrB[3] => Mux51.IN1
addrB[3] => Mux52.IN1
addrB[3] => Mux53.IN1
addrB[3] => Mux54.IN1
addrB[3] => Mux55.IN1
addrB[3] => Mux56.IN1
addrB[3] => Mux57.IN1
addrB[3] => Mux58.IN1
addrB[3] => Mux59.IN1
addrB[3] => Mux60.IN1
addrB[3] => Mux61.IN1
addrB[3] => Mux62.IN1
addrB[3] => Mux63.IN1
addrB[4] => Mux32.IN0
addrB[4] => Mux33.IN0
addrB[4] => Mux34.IN0
addrB[4] => Mux35.IN0
addrB[4] => Mux36.IN0
addrB[4] => Mux37.IN0
addrB[4] => Mux38.IN0
addrB[4] => Mux39.IN0
addrB[4] => Mux40.IN0
addrB[4] => Mux41.IN0
addrB[4] => Mux42.IN0
addrB[4] => Mux43.IN0
addrB[4] => Mux44.IN0
addrB[4] => Mux45.IN0
addrB[4] => Mux46.IN0
addrB[4] => Mux47.IN0
addrB[4] => Mux48.IN0
addrB[4] => Mux49.IN0
addrB[4] => Mux50.IN0
addrB[4] => Mux51.IN0
addrB[4] => Mux52.IN0
addrB[4] => Mux53.IN0
addrB[4] => Mux54.IN0
addrB[4] => Mux55.IN0
addrB[4] => Mux56.IN0
addrB[4] => Mux57.IN0
addrB[4] => Mux58.IN0
addrB[4] => Mux59.IN0
addrB[4] => Mux60.IN0
addrB[4] => Mux61.IN0
addrB[4] => Mux62.IN0
addrB[4] => Mux63.IN0
addrD[0] => ShiftLeft0.IN37
addrD[1] => ShiftLeft0.IN36
addrD[2] => ShiftLeft0.IN35
addrD[3] => ShiftLeft0.IN34
addrD[4] => ShiftLeft0.IN33
dataD[0] => dataD[0].IN32
dataD[1] => dataD[1].IN32
dataD[2] => dataD[2].IN32
dataD[3] => dataD[3].IN32
dataD[4] => dataD[4].IN32
dataD[5] => dataD[5].IN32
dataD[6] => dataD[6].IN32
dataD[7] => dataD[7].IN32
dataD[8] => dataD[8].IN32
dataD[9] => dataD[9].IN32
dataD[10] => dataD[10].IN32
dataD[11] => dataD[11].IN32
dataD[12] => dataD[12].IN32
dataD[13] => dataD[13].IN32
dataD[14] => dataD[14].IN32
dataD[15] => dataD[15].IN32
dataD[16] => dataD[16].IN32
dataD[17] => dataD[17].IN32
dataD[18] => dataD[18].IN32
dataD[19] => dataD[19].IN32
dataD[20] => dataD[20].IN32
dataD[21] => dataD[21].IN32
dataD[22] => dataD[22].IN32
dataD[23] => dataD[23].IN32
dataD[24] => dataD[24].IN32
dataD[25] => dataD[25].IN32
dataD[26] => dataD[26].IN32
dataD[27] => dataD[27].IN32
dataD[28] => dataD[28].IN32
dataD[29] => dataD[29].IN32
dataD[30] => dataD[30].IN32
dataD[31] => dataD[31].IN32
dataA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dataA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dataB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
dataB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
dataB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
dataB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
dataB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
dataB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
dataB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
dataB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
dataB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
dataB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
dataB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
dataB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
dataB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
dataB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
dataB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
dataB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
dataB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dataB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dataB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dataB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dataB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
dataB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
dataB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
dataB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
dataB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
dataB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
dataB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
dataB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
dataB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
dataB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
dataB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
dataB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r0
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[1].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[2].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[3].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[4].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[5].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[6].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[7].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[8].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[9].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[10].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[11].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[12].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[13].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[14].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[15].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[16].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[17].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[18].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[19].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[20].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[21].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[22].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[23].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[24].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[25].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[26].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[27].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[28].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[29].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[30].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|regFile:rf|register:r[31].r
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|immGen:immGen
I[0] => ~NO_FANOUT~
I[1] => ~NO_FANOUT~
I[2] => ~NO_FANOUT~
I[3] => ~NO_FANOUT~
I[4] => ~NO_FANOUT~
I[5] => ~NO_FANOUT~
I[6] => ~NO_FANOUT~
I[7] => Mux4.IN3
I[8] => Mux3.IN2
I[8] => Mux3.IN3
I[9] => Mux2.IN2
I[9] => Mux2.IN3
I[10] => Mux1.IN2
I[10] => Mux1.IN3
I[11] => Mux0.IN2
I[11] => Mux0.IN3
I[12] => ~NO_FANOUT~
I[13] => ~NO_FANOUT~
I[14] => ~NO_FANOUT~
I[15] => ~NO_FANOUT~
I[16] => ~NO_FANOUT~
I[17] => ~NO_FANOUT~
I[18] => ~NO_FANOUT~
I[19] => ~NO_FANOUT~
I[20] => Mux4.IN2
I[21] => Mux3.IN1
I[22] => Mux2.IN1
I[23] => Mux1.IN1
I[24] => Mux0.IN1
I[25] => imm.DATAA
I[26] => imm.DATAA
I[27] => imm.DATAA
I[28] => imm.DATAA
I[29] => imm.DATAA
I[30] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
I[31] => imm.DATAA
immSel[0] => Decoder0.IN1
immSel[0] => Mux0.IN5
immSel[0] => Mux1.IN5
immSel[0] => Mux2.IN5
immSel[0] => Mux3.IN5
immSel[0] => Mux4.IN5
immSel[1] => Decoder0.IN0
immSel[1] => Mux0.IN4
immSel[1] => Mux1.IN4
immSel[1] => Mux2.IN4
immSel[1] => Mux3.IN4
immSel[1] => Mux4.IN4
imm[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|riscv|controlUnit:CU
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN3
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN2
opcode[2] => Equal0.IN6
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[2] => Equal4.IN6
opcode[3] => Equal0.IN5
opcode[3] => Equal1.IN5
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN5
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN0
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN4
opcode[4] => Equal4.IN4
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN4
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN1
opcode[6] => Equal0.IN4
opcode[6] => Equal1.IN3
opcode[6] => Equal2.IN2
opcode[6] => Equal3.IN3
opcode[6] => Equal4.IN0
signals[0] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[1] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[2] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[3] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[4] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[5] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[6] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[7] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[8] <= <GND>
signals[9] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[10] <= signals.DB_MAX_OUTPUT_PORT_TYPE


|riscv|alu:alu
dataA[0] => Add0.IN32
dataA[0] => Add1.IN64
dataA[0] => andd[0].IN0
dataA[0] => orr[0].IN0
dataA[0] => xorr[0].IN0
dataA[0] => Equal0.IN31
dataA[0] => LessThan0.IN32
dataA[0] => LessThan1.IN32
dataA[1] => Add0.IN31
dataA[1] => Add1.IN63
dataA[1] => andd[1].IN0
dataA[1] => orr[1].IN0
dataA[1] => xorr[1].IN0
dataA[1] => Equal0.IN30
dataA[1] => LessThan0.IN31
dataA[1] => LessThan1.IN31
dataA[2] => Add0.IN30
dataA[2] => Add1.IN62
dataA[2] => andd[2].IN0
dataA[2] => orr[2].IN0
dataA[2] => xorr[2].IN0
dataA[2] => Equal0.IN29
dataA[2] => LessThan0.IN30
dataA[2] => LessThan1.IN30
dataA[3] => Add0.IN29
dataA[3] => Add1.IN61
dataA[3] => andd[3].IN0
dataA[3] => orr[3].IN0
dataA[3] => xorr[3].IN0
dataA[3] => Equal0.IN28
dataA[3] => LessThan0.IN29
dataA[3] => LessThan1.IN29
dataA[4] => Add0.IN28
dataA[4] => Add1.IN60
dataA[4] => andd[4].IN0
dataA[4] => orr[4].IN0
dataA[4] => xorr[4].IN0
dataA[4] => Equal0.IN27
dataA[4] => LessThan0.IN28
dataA[4] => LessThan1.IN28
dataA[5] => Add0.IN27
dataA[5] => Add1.IN59
dataA[5] => andd[5].IN0
dataA[5] => orr[5].IN0
dataA[5] => xorr[5].IN0
dataA[5] => Equal0.IN26
dataA[5] => LessThan0.IN27
dataA[5] => LessThan1.IN27
dataA[6] => Add0.IN26
dataA[6] => Add1.IN58
dataA[6] => andd[6].IN0
dataA[6] => orr[6].IN0
dataA[6] => xorr[6].IN0
dataA[6] => Equal0.IN25
dataA[6] => LessThan0.IN26
dataA[6] => LessThan1.IN26
dataA[7] => Add0.IN25
dataA[7] => Add1.IN57
dataA[7] => andd[7].IN0
dataA[7] => orr[7].IN0
dataA[7] => xorr[7].IN0
dataA[7] => Equal0.IN24
dataA[7] => LessThan0.IN25
dataA[7] => LessThan1.IN25
dataA[8] => Add0.IN24
dataA[8] => Add1.IN56
dataA[8] => andd[8].IN0
dataA[8] => orr[8].IN0
dataA[8] => xorr[8].IN0
dataA[8] => Equal0.IN23
dataA[8] => LessThan0.IN24
dataA[8] => LessThan1.IN24
dataA[9] => Add0.IN23
dataA[9] => Add1.IN55
dataA[9] => andd[9].IN0
dataA[9] => orr[9].IN0
dataA[9] => xorr[9].IN0
dataA[9] => Equal0.IN22
dataA[9] => LessThan0.IN23
dataA[9] => LessThan1.IN23
dataA[10] => Add0.IN22
dataA[10] => Add1.IN54
dataA[10] => andd[10].IN0
dataA[10] => orr[10].IN0
dataA[10] => xorr[10].IN0
dataA[10] => Equal0.IN21
dataA[10] => LessThan0.IN22
dataA[10] => LessThan1.IN22
dataA[11] => Add0.IN21
dataA[11] => Add1.IN53
dataA[11] => andd[11].IN0
dataA[11] => orr[11].IN0
dataA[11] => xorr[11].IN0
dataA[11] => Equal0.IN20
dataA[11] => LessThan0.IN21
dataA[11] => LessThan1.IN21
dataA[12] => Add0.IN20
dataA[12] => Add1.IN52
dataA[12] => andd[12].IN0
dataA[12] => orr[12].IN0
dataA[12] => xorr[12].IN0
dataA[12] => Equal0.IN19
dataA[12] => LessThan0.IN20
dataA[12] => LessThan1.IN20
dataA[13] => Add0.IN19
dataA[13] => Add1.IN51
dataA[13] => andd[13].IN0
dataA[13] => orr[13].IN0
dataA[13] => xorr[13].IN0
dataA[13] => Equal0.IN18
dataA[13] => LessThan0.IN19
dataA[13] => LessThan1.IN19
dataA[14] => Add0.IN18
dataA[14] => Add1.IN50
dataA[14] => andd[14].IN0
dataA[14] => orr[14].IN0
dataA[14] => xorr[14].IN0
dataA[14] => Equal0.IN17
dataA[14] => LessThan0.IN18
dataA[14] => LessThan1.IN18
dataA[15] => Add0.IN17
dataA[15] => Add1.IN49
dataA[15] => andd[15].IN0
dataA[15] => orr[15].IN0
dataA[15] => xorr[15].IN0
dataA[15] => Equal0.IN16
dataA[15] => LessThan0.IN17
dataA[15] => LessThan1.IN17
dataA[16] => Add0.IN16
dataA[16] => Add1.IN48
dataA[16] => andd[16].IN0
dataA[16] => orr[16].IN0
dataA[16] => xorr[16].IN0
dataA[16] => Equal0.IN15
dataA[16] => LessThan0.IN16
dataA[16] => LessThan1.IN16
dataA[17] => Add0.IN15
dataA[17] => Add1.IN47
dataA[17] => andd[17].IN0
dataA[17] => orr[17].IN0
dataA[17] => xorr[17].IN0
dataA[17] => Equal0.IN14
dataA[17] => LessThan0.IN15
dataA[17] => LessThan1.IN15
dataA[18] => Add0.IN14
dataA[18] => Add1.IN46
dataA[18] => andd[18].IN0
dataA[18] => orr[18].IN0
dataA[18] => xorr[18].IN0
dataA[18] => Equal0.IN13
dataA[18] => LessThan0.IN14
dataA[18] => LessThan1.IN14
dataA[19] => Add0.IN13
dataA[19] => Add1.IN45
dataA[19] => andd[19].IN0
dataA[19] => orr[19].IN0
dataA[19] => xorr[19].IN0
dataA[19] => Equal0.IN12
dataA[19] => LessThan0.IN13
dataA[19] => LessThan1.IN13
dataA[20] => Add0.IN12
dataA[20] => Add1.IN44
dataA[20] => andd[20].IN0
dataA[20] => orr[20].IN0
dataA[20] => xorr[20].IN0
dataA[20] => Equal0.IN11
dataA[20] => LessThan0.IN12
dataA[20] => LessThan1.IN12
dataA[21] => Add0.IN11
dataA[21] => Add1.IN43
dataA[21] => andd[21].IN0
dataA[21] => orr[21].IN0
dataA[21] => xorr[21].IN0
dataA[21] => Equal0.IN10
dataA[21] => LessThan0.IN11
dataA[21] => LessThan1.IN11
dataA[22] => Add0.IN10
dataA[22] => Add1.IN42
dataA[22] => andd[22].IN0
dataA[22] => orr[22].IN0
dataA[22] => xorr[22].IN0
dataA[22] => Equal0.IN9
dataA[22] => LessThan0.IN10
dataA[22] => LessThan1.IN10
dataA[23] => Add0.IN9
dataA[23] => Add1.IN41
dataA[23] => andd[23].IN0
dataA[23] => orr[23].IN0
dataA[23] => xorr[23].IN0
dataA[23] => Equal0.IN8
dataA[23] => LessThan0.IN9
dataA[23] => LessThan1.IN9
dataA[24] => Add0.IN8
dataA[24] => Add1.IN40
dataA[24] => andd[24].IN0
dataA[24] => orr[24].IN0
dataA[24] => xorr[24].IN0
dataA[24] => Equal0.IN7
dataA[24] => LessThan0.IN8
dataA[24] => LessThan1.IN8
dataA[25] => Add0.IN7
dataA[25] => Add1.IN39
dataA[25] => andd[25].IN0
dataA[25] => orr[25].IN0
dataA[25] => xorr[25].IN0
dataA[25] => Equal0.IN6
dataA[25] => LessThan0.IN7
dataA[25] => LessThan1.IN7
dataA[26] => Add0.IN6
dataA[26] => Add1.IN38
dataA[26] => andd[26].IN0
dataA[26] => orr[26].IN0
dataA[26] => xorr[26].IN0
dataA[26] => Equal0.IN5
dataA[26] => LessThan0.IN6
dataA[26] => LessThan1.IN6
dataA[27] => Add0.IN5
dataA[27] => Add1.IN37
dataA[27] => andd[27].IN0
dataA[27] => orr[27].IN0
dataA[27] => xorr[27].IN0
dataA[27] => Equal0.IN4
dataA[27] => LessThan0.IN5
dataA[27] => LessThan1.IN5
dataA[28] => Add0.IN4
dataA[28] => Add1.IN36
dataA[28] => andd[28].IN0
dataA[28] => orr[28].IN0
dataA[28] => xorr[28].IN0
dataA[28] => Equal0.IN3
dataA[28] => LessThan0.IN4
dataA[28] => LessThan1.IN4
dataA[29] => Add0.IN3
dataA[29] => Add1.IN35
dataA[29] => andd[29].IN0
dataA[29] => orr[29].IN0
dataA[29] => xorr[29].IN0
dataA[29] => Equal0.IN2
dataA[29] => LessThan0.IN3
dataA[29] => LessThan1.IN3
dataA[30] => Add0.IN2
dataA[30] => Add1.IN34
dataA[30] => andd[30].IN0
dataA[30] => orr[30].IN0
dataA[30] => xorr[30].IN0
dataA[30] => Equal0.IN1
dataA[30] => LessThan0.IN2
dataA[30] => LessThan1.IN2
dataA[31] => Add0.IN1
dataA[31] => Add1.IN33
dataA[31] => andd[31].IN0
dataA[31] => orr[31].IN0
dataA[31] => xorr[31].IN0
dataA[31] => Equal0.IN0
dataA[31] => LessThan0.IN1
dataA[31] => LessThan1.IN1
dataB[0] => Add0.IN64
dataB[0] => andd[0].IN1
dataB[0] => orr[0].IN1
dataB[0] => xorr[0].IN1
dataB[0] => Equal0.IN63
dataB[0] => LessThan0.IN64
dataB[0] => LessThan1.IN64
dataB[0] => Add1.IN32
dataB[1] => Add0.IN63
dataB[1] => andd[1].IN1
dataB[1] => orr[1].IN1
dataB[1] => xorr[1].IN1
dataB[1] => Equal0.IN62
dataB[1] => LessThan0.IN63
dataB[1] => LessThan1.IN63
dataB[1] => Add1.IN31
dataB[2] => Add0.IN62
dataB[2] => andd[2].IN1
dataB[2] => orr[2].IN1
dataB[2] => xorr[2].IN1
dataB[2] => Equal0.IN61
dataB[2] => LessThan0.IN62
dataB[2] => LessThan1.IN62
dataB[2] => Add1.IN30
dataB[3] => Add0.IN61
dataB[3] => andd[3].IN1
dataB[3] => orr[3].IN1
dataB[3] => xorr[3].IN1
dataB[3] => Equal0.IN60
dataB[3] => LessThan0.IN61
dataB[3] => LessThan1.IN61
dataB[3] => Add1.IN29
dataB[4] => Add0.IN60
dataB[4] => andd[4].IN1
dataB[4] => orr[4].IN1
dataB[4] => xorr[4].IN1
dataB[4] => Equal0.IN59
dataB[4] => LessThan0.IN60
dataB[4] => LessThan1.IN60
dataB[4] => Add1.IN28
dataB[5] => Add0.IN59
dataB[5] => andd[5].IN1
dataB[5] => orr[5].IN1
dataB[5] => xorr[5].IN1
dataB[5] => Equal0.IN58
dataB[5] => LessThan0.IN59
dataB[5] => LessThan1.IN59
dataB[5] => Add1.IN27
dataB[6] => Add0.IN58
dataB[6] => andd[6].IN1
dataB[6] => orr[6].IN1
dataB[6] => xorr[6].IN1
dataB[6] => Equal0.IN57
dataB[6] => LessThan0.IN58
dataB[6] => LessThan1.IN58
dataB[6] => Add1.IN26
dataB[7] => Add0.IN57
dataB[7] => andd[7].IN1
dataB[7] => orr[7].IN1
dataB[7] => xorr[7].IN1
dataB[7] => Equal0.IN56
dataB[7] => LessThan0.IN57
dataB[7] => LessThan1.IN57
dataB[7] => Add1.IN25
dataB[8] => Add0.IN56
dataB[8] => andd[8].IN1
dataB[8] => orr[8].IN1
dataB[8] => xorr[8].IN1
dataB[8] => Equal0.IN55
dataB[8] => LessThan0.IN56
dataB[8] => LessThan1.IN56
dataB[8] => Add1.IN24
dataB[9] => Add0.IN55
dataB[9] => andd[9].IN1
dataB[9] => orr[9].IN1
dataB[9] => xorr[9].IN1
dataB[9] => Equal0.IN54
dataB[9] => LessThan0.IN55
dataB[9] => LessThan1.IN55
dataB[9] => Add1.IN23
dataB[10] => Add0.IN54
dataB[10] => andd[10].IN1
dataB[10] => orr[10].IN1
dataB[10] => xorr[10].IN1
dataB[10] => Equal0.IN53
dataB[10] => LessThan0.IN54
dataB[10] => LessThan1.IN54
dataB[10] => Add1.IN22
dataB[11] => Add0.IN53
dataB[11] => andd[11].IN1
dataB[11] => orr[11].IN1
dataB[11] => xorr[11].IN1
dataB[11] => Equal0.IN52
dataB[11] => LessThan0.IN53
dataB[11] => LessThan1.IN53
dataB[11] => Add1.IN21
dataB[12] => Add0.IN52
dataB[12] => andd[12].IN1
dataB[12] => orr[12].IN1
dataB[12] => xorr[12].IN1
dataB[12] => Equal0.IN51
dataB[12] => LessThan0.IN52
dataB[12] => LessThan1.IN52
dataB[12] => Add1.IN20
dataB[13] => Add0.IN51
dataB[13] => andd[13].IN1
dataB[13] => orr[13].IN1
dataB[13] => xorr[13].IN1
dataB[13] => Equal0.IN50
dataB[13] => LessThan0.IN51
dataB[13] => LessThan1.IN51
dataB[13] => Add1.IN19
dataB[14] => Add0.IN50
dataB[14] => andd[14].IN1
dataB[14] => orr[14].IN1
dataB[14] => xorr[14].IN1
dataB[14] => Equal0.IN49
dataB[14] => LessThan0.IN50
dataB[14] => LessThan1.IN50
dataB[14] => Add1.IN18
dataB[15] => Add0.IN49
dataB[15] => andd[15].IN1
dataB[15] => orr[15].IN1
dataB[15] => xorr[15].IN1
dataB[15] => Equal0.IN48
dataB[15] => LessThan0.IN49
dataB[15] => LessThan1.IN49
dataB[15] => Add1.IN17
dataB[16] => Add0.IN48
dataB[16] => andd[16].IN1
dataB[16] => orr[16].IN1
dataB[16] => xorr[16].IN1
dataB[16] => Equal0.IN47
dataB[16] => LessThan0.IN48
dataB[16] => LessThan1.IN48
dataB[16] => Add1.IN16
dataB[17] => Add0.IN47
dataB[17] => andd[17].IN1
dataB[17] => orr[17].IN1
dataB[17] => xorr[17].IN1
dataB[17] => Equal0.IN46
dataB[17] => LessThan0.IN47
dataB[17] => LessThan1.IN47
dataB[17] => Add1.IN15
dataB[18] => Add0.IN46
dataB[18] => andd[18].IN1
dataB[18] => orr[18].IN1
dataB[18] => xorr[18].IN1
dataB[18] => Equal0.IN45
dataB[18] => LessThan0.IN46
dataB[18] => LessThan1.IN46
dataB[18] => Add1.IN14
dataB[19] => Add0.IN45
dataB[19] => andd[19].IN1
dataB[19] => orr[19].IN1
dataB[19] => xorr[19].IN1
dataB[19] => Equal0.IN44
dataB[19] => LessThan0.IN45
dataB[19] => LessThan1.IN45
dataB[19] => Add1.IN13
dataB[20] => Add0.IN44
dataB[20] => andd[20].IN1
dataB[20] => orr[20].IN1
dataB[20] => xorr[20].IN1
dataB[20] => Equal0.IN43
dataB[20] => LessThan0.IN44
dataB[20] => LessThan1.IN44
dataB[20] => Add1.IN12
dataB[21] => Add0.IN43
dataB[21] => andd[21].IN1
dataB[21] => orr[21].IN1
dataB[21] => xorr[21].IN1
dataB[21] => Equal0.IN42
dataB[21] => LessThan0.IN43
dataB[21] => LessThan1.IN43
dataB[21] => Add1.IN11
dataB[22] => Add0.IN42
dataB[22] => andd[22].IN1
dataB[22] => orr[22].IN1
dataB[22] => xorr[22].IN1
dataB[22] => Equal0.IN41
dataB[22] => LessThan0.IN42
dataB[22] => LessThan1.IN42
dataB[22] => Add1.IN10
dataB[23] => Add0.IN41
dataB[23] => andd[23].IN1
dataB[23] => orr[23].IN1
dataB[23] => xorr[23].IN1
dataB[23] => Equal0.IN40
dataB[23] => LessThan0.IN41
dataB[23] => LessThan1.IN41
dataB[23] => Add1.IN9
dataB[24] => Add0.IN40
dataB[24] => andd[24].IN1
dataB[24] => orr[24].IN1
dataB[24] => xorr[24].IN1
dataB[24] => Equal0.IN39
dataB[24] => LessThan0.IN40
dataB[24] => LessThan1.IN40
dataB[24] => Add1.IN8
dataB[25] => Add0.IN39
dataB[25] => andd[25].IN1
dataB[25] => orr[25].IN1
dataB[25] => xorr[25].IN1
dataB[25] => Equal0.IN38
dataB[25] => LessThan0.IN39
dataB[25] => LessThan1.IN39
dataB[25] => Add1.IN7
dataB[26] => Add0.IN38
dataB[26] => andd[26].IN1
dataB[26] => orr[26].IN1
dataB[26] => xorr[26].IN1
dataB[26] => Equal0.IN37
dataB[26] => LessThan0.IN38
dataB[26] => LessThan1.IN38
dataB[26] => Add1.IN6
dataB[27] => Add0.IN37
dataB[27] => andd[27].IN1
dataB[27] => orr[27].IN1
dataB[27] => xorr[27].IN1
dataB[27] => Equal0.IN36
dataB[27] => LessThan0.IN37
dataB[27] => LessThan1.IN37
dataB[27] => Add1.IN5
dataB[28] => Add0.IN36
dataB[28] => andd[28].IN1
dataB[28] => orr[28].IN1
dataB[28] => xorr[28].IN1
dataB[28] => Equal0.IN35
dataB[28] => LessThan0.IN36
dataB[28] => LessThan1.IN36
dataB[28] => Add1.IN4
dataB[29] => Add0.IN35
dataB[29] => andd[29].IN1
dataB[29] => orr[29].IN1
dataB[29] => xorr[29].IN1
dataB[29] => Equal0.IN34
dataB[29] => LessThan0.IN35
dataB[29] => LessThan1.IN35
dataB[29] => Add1.IN3
dataB[30] => Add0.IN34
dataB[30] => andd[30].IN1
dataB[30] => orr[30].IN1
dataB[30] => xorr[30].IN1
dataB[30] => Equal0.IN33
dataB[30] => LessThan0.IN34
dataB[30] => LessThan1.IN34
dataB[30] => Add1.IN2
dataB[31] => Add0.IN33
dataB[31] => andd[31].IN1
dataB[31] => orr[31].IN1
dataB[31] => xorr[31].IN1
dataB[31] => Equal0.IN32
dataB[31] => LessThan0.IN33
dataB[31] => LessThan1.IN33
dataB[31] => Add1.IN1
func[0] => Mux0.IN10
func[0] => Mux1.IN10
func[0] => Mux2.IN10
func[0] => Mux3.IN10
func[0] => Mux4.IN10
func[0] => Mux5.IN10
func[0] => Mux6.IN10
func[0] => Mux7.IN10
func[0] => Mux8.IN10
func[0] => Mux9.IN10
func[0] => Mux10.IN10
func[0] => Mux11.IN10
func[0] => Mux12.IN10
func[0] => Mux13.IN10
func[0] => Mux14.IN10
func[0] => Mux15.IN10
func[0] => Mux16.IN10
func[0] => Mux17.IN10
func[0] => Mux18.IN10
func[0] => Mux19.IN10
func[0] => Mux20.IN10
func[0] => Mux21.IN10
func[0] => Mux22.IN10
func[0] => Mux23.IN10
func[0] => Mux24.IN10
func[0] => Mux25.IN10
func[0] => Mux26.IN10
func[0] => Mux27.IN10
func[0] => Mux28.IN10
func[0] => Mux29.IN10
func[0] => Mux30.IN10
func[0] => Mux31.IN10
func[0] => Mux64.IN10
func[1] => Mux0.IN9
func[1] => Mux1.IN9
func[1] => Mux2.IN9
func[1] => Mux3.IN9
func[1] => Mux4.IN9
func[1] => Mux5.IN9
func[1] => Mux6.IN9
func[1] => Mux7.IN9
func[1] => Mux8.IN9
func[1] => Mux9.IN9
func[1] => Mux10.IN9
func[1] => Mux11.IN9
func[1] => Mux12.IN9
func[1] => Mux13.IN9
func[1] => Mux14.IN9
func[1] => Mux15.IN9
func[1] => Mux16.IN9
func[1] => Mux17.IN9
func[1] => Mux18.IN9
func[1] => Mux19.IN9
func[1] => Mux20.IN9
func[1] => Mux21.IN9
func[1] => Mux22.IN9
func[1] => Mux23.IN9
func[1] => Mux24.IN9
func[1] => Mux25.IN9
func[1] => Mux26.IN9
func[1] => Mux27.IN9
func[1] => Mux28.IN9
func[1] => Mux29.IN9
func[1] => Mux30.IN9
func[1] => Mux31.IN9
func[1] => Mux64.IN9
func[2] => Mux0.IN8
func[2] => Mux1.IN8
func[2] => Mux2.IN8
func[2] => Mux3.IN8
func[2] => Mux4.IN8
func[2] => Mux5.IN8
func[2] => Mux6.IN8
func[2] => Mux7.IN8
func[2] => Mux8.IN8
func[2] => Mux9.IN8
func[2] => Mux10.IN8
func[2] => Mux11.IN8
func[2] => Mux12.IN8
func[2] => Mux13.IN8
func[2] => Mux14.IN8
func[2] => Mux15.IN8
func[2] => Mux16.IN8
func[2] => Mux17.IN8
func[2] => Mux18.IN8
func[2] => Mux19.IN8
func[2] => Mux20.IN8
func[2] => Mux21.IN8
func[2] => Mux22.IN8
func[2] => Mux23.IN8
func[2] => Mux24.IN8
func[2] => Mux25.IN8
func[2] => Mux26.IN8
func[2] => Mux27.IN8
func[2] => Mux28.IN8
func[2] => Mux29.IN8
func[2] => Mux30.IN8
func[2] => Mux31.IN8
func[2] => Mux64.IN8
func[3] => Decoder0.IN0
aluOp[0] => Mux32.IN8
aluOp[0] => Mux33.IN8
aluOp[0] => Mux34.IN8
aluOp[0] => Mux35.IN8
aluOp[0] => Mux36.IN8
aluOp[0] => Mux37.IN8
aluOp[0] => Mux38.IN8
aluOp[0] => Mux39.IN8
aluOp[0] => Mux40.IN8
aluOp[0] => Mux41.IN8
aluOp[0] => Mux42.IN8
aluOp[0] => Mux43.IN8
aluOp[0] => Mux44.IN8
aluOp[0] => Mux45.IN8
aluOp[0] => Mux46.IN8
aluOp[0] => Mux47.IN8
aluOp[0] => Mux48.IN8
aluOp[0] => Mux49.IN8
aluOp[0] => Mux50.IN8
aluOp[0] => Mux51.IN8
aluOp[0] => Mux52.IN8
aluOp[0] => Mux53.IN8
aluOp[0] => Mux54.IN8
aluOp[0] => Mux55.IN8
aluOp[0] => Mux56.IN8
aluOp[0] => Mux57.IN8
aluOp[0] => Mux58.IN8
aluOp[0] => Mux59.IN8
aluOp[0] => Mux60.IN8
aluOp[0] => Mux61.IN8
aluOp[0] => Mux62.IN8
aluOp[0] => Mux63.IN8
aluOp[1] => Mux32.IN7
aluOp[1] => Mux33.IN7
aluOp[1] => Mux34.IN7
aluOp[1] => Mux35.IN7
aluOp[1] => Mux36.IN7
aluOp[1] => Mux37.IN7
aluOp[1] => Mux38.IN7
aluOp[1] => Mux39.IN7
aluOp[1] => Mux40.IN7
aluOp[1] => Mux41.IN7
aluOp[1] => Mux42.IN7
aluOp[1] => Mux43.IN7
aluOp[1] => Mux44.IN7
aluOp[1] => Mux45.IN7
aluOp[1] => Mux46.IN7
aluOp[1] => Mux47.IN7
aluOp[1] => Mux48.IN7
aluOp[1] => Mux49.IN7
aluOp[1] => Mux50.IN7
aluOp[1] => Mux51.IN7
aluOp[1] => Mux52.IN7
aluOp[1] => Mux53.IN7
aluOp[1] => Mux54.IN7
aluOp[1] => Mux55.IN7
aluOp[1] => Mux56.IN7
aluOp[1] => Mux57.IN7
aluOp[1] => Mux58.IN7
aluOp[1] => Mux59.IN7
aluOp[1] => Mux60.IN7
aluOp[1] => Mux61.IN7
aluOp[1] => Mux62.IN7
aluOp[1] => Mux63.IN7
aluOp[2] => Mux32.IN6
aluOp[2] => Mux33.IN6
aluOp[2] => Mux34.IN6
aluOp[2] => Mux35.IN6
aluOp[2] => Mux36.IN6
aluOp[2] => Mux37.IN6
aluOp[2] => Mux38.IN6
aluOp[2] => Mux39.IN6
aluOp[2] => Mux40.IN6
aluOp[2] => Mux41.IN6
aluOp[2] => Mux42.IN6
aluOp[2] => Mux43.IN6
aluOp[2] => Mux44.IN6
aluOp[2] => Mux45.IN6
aluOp[2] => Mux46.IN6
aluOp[2] => Mux47.IN6
aluOp[2] => Mux48.IN6
aluOp[2] => Mux49.IN6
aluOp[2] => Mux50.IN6
aluOp[2] => Mux51.IN6
aluOp[2] => Mux52.IN6
aluOp[2] => Mux53.IN6
aluOp[2] => Mux54.IN6
aluOp[2] => Mux55.IN6
aluOp[2] => Mux56.IN6
aluOp[2] => Mux57.IN6
aluOp[2] => Mux58.IN6
aluOp[2] => Mux59.IN6
aluOp[2] => Mux60.IN6
aluOp[2] => Mux61.IN6
aluOp[2] => Mux62.IN6
aluOp[2] => Mux63.IN6
aluResult[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
aluResult[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
aluResult[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
aluResult[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
aluResult[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
aluResult[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
aluResult[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
aluResult[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
aluResult[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
aluResult[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
aluResult[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
aluResult[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
aluResult[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
aluResult[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
aluResult[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
aluResult[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
aluResult[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
aluResult[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
aluResult[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
aluResult[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
aluResult[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
aluResult[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
aluResult[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
aluResult[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
aluResult[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
aluResult[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
aluResult[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
aluResult[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
aluResult[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
aluResult[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
aluResult[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
aluResult[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branchFromAlu <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|riscv|single_port_ram:dmem
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
addr[0] => LessThan0.IN64
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
we => ram.OUTPUTSELECT
clk => ram.we_a.CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => addr_reg[0].CLK
clk => ram.CLK0
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


