
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.064341                       # Number of seconds simulated
sim_ticks                                 64341348000                       # Number of ticks simulated
final_tick                                64341459000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  19934                       # Simulator instruction rate (inst/s)
host_op_rate                                    37161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6760805                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663588                       # Number of bytes of host memory used
host_seconds                                  9516.82                       # Real time elapsed on the host
sim_insts                                   189707874                       # Number of instructions simulated
sim_ops                                     353653484                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        74368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             116352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1818                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       652520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1155835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1808355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       652520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           652520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       652520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1155835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1808355                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                      1808355                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 896                       # Transaction distribution
system.membus.trans_dist::ReadResp                896                       # Transaction distribution
system.membus.trans_dist::ReadExReq               922                       # Transaction distribution
system.membus.trans_dist::ReadExResp              922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3636                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       116352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total       116352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              116352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 116352                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy             2471264                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16719500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        46906196                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     46906196                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       231847                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     28319361                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        27899623                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.517841                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          298508                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          191                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1195                       # Number of system calls
system.switch_cpus.numCycles                128682696                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     34207635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              197204548                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            46906196                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     28198131                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              64646182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1557699                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       28413233                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          500                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          33884376                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    128592051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.846603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.236022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         64222186     49.94%     49.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           625685      0.49%     50.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          7952481      6.18%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8010248      6.23%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           433067      0.34%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8413862      6.54%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         10906302      8.48%     78.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          7976051      6.20%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         20052169     15.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    128592051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364511                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.532487                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         43756115                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      19226380                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          55195113                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9090020                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1324421                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      365547423                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        1324421                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         44432071                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         9088927                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        18632                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          63615288                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      10112710                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      365078058                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           300                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9123146                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        710489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    427170407                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     903405329                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    480033457                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       119186                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     413590728                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         13579679                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1208                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1208                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          12482640                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     39230487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     19532580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7789315                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       939926                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          363424168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         358425397                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          903                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      9762610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     22226158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    128592051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.787306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.119176                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28038595     21.80%     21.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9230834      7.18%     28.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     26571677     20.66%     49.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     17516021     13.62%     63.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19397563     15.08%     78.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2544543      1.98%     80.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     23972433     18.64%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1207499      0.94%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       112886      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    128592051                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          403715     79.01%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            16      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          11165      2.18%     81.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         96088     18.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       114093      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     300774528     83.92%     83.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        22383      0.01%     83.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            29      0.00%     83.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        54792      0.02%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     38084349     10.63%     94.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     19375223      5.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      358425397                       # Type of FU issued
system.switch_cpus.iq.rate                   2.785343                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              510984                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    845812391                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    373117222                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    357773491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       142341                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        72359                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        70956                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      358751128                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           71160                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       310641                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1568484                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1478                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       284903                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        10230                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1324421                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          264831                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         23088                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    363425497                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         2203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      39230487                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     19532580                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1204                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1478                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       218076                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       233750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     358078877                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      37940782                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       346520                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             57310115                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         45185275                       # Number of branches executed
system.switch_cpus.iew.exec_stores           19369333                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.782650                       # Inst execution rate
system.switch_cpus.iew.wb_sent              357928409                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             357844447                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         265451642                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         410611194                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.780828                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.646479                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      9772841                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1195                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       231904                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    127267630                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.778816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.476512                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28075626     22.06%     22.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     19214513     15.10%     37.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17482221     13.74%     50.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     26299253     20.66%     71.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      8685181      6.82%     78.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      8374865      6.58%     84.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       652089      0.51%     85.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7822056      6.15%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     10661826      8.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    127267630                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    189707773                       # Number of instructions committed
system.switch_cpus.commit.committedOps      353653297                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               56909680                       # Number of memory references committed
system.switch_cpus.commit.loads              37662003                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           45064302                       # Number of branches committed
system.switch_cpus.commit.fp_insts              70448                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         353483243                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       295562                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      10661826                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            480031942                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           728176809                       # The number of ROB writes
system.switch_cpus.timesIdled                    7028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   90645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           189707773                       # Number of Instructions Simulated
system.switch_cpus.committedOps             353653297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     189707773                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.678321                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.678321                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.474229                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.474229                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        466483364                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       293143260                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            118127                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            54984                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads         238385276                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        124790041                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       173043325                       # number of misc regfile reads
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1158.438576                       # Cycle average of tags in use
system.l2.tags.total_refs                       93245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     75.870627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      291.895317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   616.817492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   229.725767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                11                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.071264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.150590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.056085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.282822                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         6832                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        42833                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   49665                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44796                       # number of Writeback hits
system.l2.Writeback_hits::total                 44796                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         2363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2363                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         45196                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52028                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6832                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        45196                       # number of overall hits
system.l2.overall_hits::total                   52028                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          240                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   897                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 922                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1162                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1819                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          657                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1162                       # number of overall misses
system.l2.overall_misses::total                  1819                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     41838000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     15445000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57283000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     57571000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57571000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     41838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     73016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        114854000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     41838000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     73016000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       114854000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         7489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        43073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50562                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44796                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44796                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         3285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3285                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         7489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        46358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53847                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         7489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        46358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53847                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.087729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.005572                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.017741                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.280670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280670                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.087729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.025066                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033781                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.087729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.025066                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033781                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 63680.365297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 64354.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 63860.646600                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 62441.431670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62441.431670                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 63680.365297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 62836.488812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63141.286421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 63680.365297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 62836.488812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63141.286421                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          240                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              897                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            922                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1819                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     27288000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     10113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37401500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     37099000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37099000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     27288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     47212500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74500500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     27288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     47212500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74500500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.087729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.005572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.017741                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.280670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280670                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.087729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.025066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.087729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.025066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033781                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41534.246575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42139.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41696.209588                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40237.527115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40237.527115                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 41534.246575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40630.378657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40956.844420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 41534.246575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40630.378657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40956.844420                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                    98117683                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              50562                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             50560                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            44796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       137512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                152488                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       479168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5833856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            6313024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               6313024                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           94117500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11230500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69537000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.replacements              7060                       # number of replacements
system.cpu.icache.tags.tagsinuse           425.784027                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33876774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4518.108029                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   418.743835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst     7.040192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.817859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.013750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831609                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     33876648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33876648                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     33876648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33876648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     33876648                       # number of overall hits
system.cpu.icache.overall_hits::total        33876648                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         7728                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7728                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         7728                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7728                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         7728                       # number of overall misses
system.cpu.icache.overall_misses::total          7728                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    148213000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148213000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    148213000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148213000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    148213000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148213000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     33884376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33884376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     33884376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33884376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     33884376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33884376                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19178.700828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19178.700828                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19178.700828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19178.700828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19178.700828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19178.700828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         7489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7489                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         7489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         7489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7489                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    117594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    117594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    117594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117594500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15702.296702                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15702.296702                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15702.296702                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15702.296702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15702.296702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15702.296702                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             45468                       # number of replacements
system.cpu.dcache.tags.tagsinuse           890.821560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56675333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46374                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1222.135960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   880.778634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    10.042926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.860135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.009808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.869943                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     37430989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37430989                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     19244311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19244311                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     56675300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56675300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     56675300                       # number of overall hits
system.cpu.dcache.overall_hits::total        56675300                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       114007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114007                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3366                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       117373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       117373                       # number of overall misses
system.cpu.dcache.overall_misses::total        117373                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1185593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1185593000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     95074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     95074000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1280667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1280667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1280667000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1280667000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     37544996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37544996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     19247677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19247677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     56792673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56792673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     56792673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56792673                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003037                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000175                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.002067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002067                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.002067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002067                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10399.300043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10399.300043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28245.395128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28245.395128                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10911.086877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10911.086877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10911.086877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10911.086877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        44796                       # number of writebacks
system.cpu.dcache.writebacks::total             44796                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        70934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70934                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        71015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        71015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        71015                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        71015                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        43073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43073                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         3285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3285                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        46358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        46358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46358                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    487162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    487162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     84489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    571651000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    571651000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    571651000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    571651000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000816                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11310.147888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11310.147888                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25719.634703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25719.634703                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12331.226541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12331.226541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12331.226541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12331.226541                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
