/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:51:06 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_hifidac_esr0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:30p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_HIFIDAC_ESR0_H__
#define BCHP_HIFIDAC_ESR0_H__

/***************************************************************************
 *HIFIDAC_ESR0 - HiFiDAC Error Status Registers 0
 ***************************************************************************/
#define BCHP_HIFIDAC_ESR0_STATUS                 0x0061b300 /* Error Status Register */
#define BCHP_HIFIDAC_ESR0_STATUS_SET             0x0061b304 /* Error Set Register */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR           0x0061b308 /* Error Clear Register */
#define BCHP_HIFIDAC_ESR0_MASK                   0x0061b30c /* Mask Status Register */
#define BCHP_HIFIDAC_ESR0_MASK_SET               0x0061b310 /* Mask Set Register */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR             0x0061b314 /* Mask Clear Register */

/***************************************************************************
 *STATUS - Error Status Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: STATUS :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_STATUS_reserved0_MASK                    0xffc00000
#define BCHP_HIFIDAC_ESR0_STATUS_reserved0_SHIFT                   22

/* HIFIDAC_ESR0 :: STATUS :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SATQ_MASK               0x00200000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SATQ_SHIFT              21

/* HIFIDAC_ESR0 :: STATUS :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SATQ_MASK                0x00100000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SATQ_SHIFT               20

/* HIFIDAC_ESR0 :: STATUS :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SAT1_MASK               0x00080000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SAT1_SHIFT              19

/* HIFIDAC_ESR0 :: STATUS :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SAT1_MASK                0x00040000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SAT1_SHIFT               18

/* HIFIDAC_ESR0 :: STATUS :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SAT0_MASK               0x00020000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_RIGHT_SAT0_SHIFT              17

/* HIFIDAC_ESR0 :: STATUS :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SAT0_MASK                0x00010000
#define BCHP_HIFIDAC_ESR0_STATUS_MOD_LEFT_SAT0_SHIFT               16

/* HIFIDAC_ESR0 :: STATUS :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_STATUS_CIC_RIGHT_CLIPPED_MASK            0x00008000
#define BCHP_HIFIDAC_ESR0_STATUS_CIC_RIGHT_CLIPPED_SHIFT           15

/* HIFIDAC_ESR0 :: STATUS :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_STATUS_CIC_LEFT_CLIPPED_MASK             0x00004000
#define BCHP_HIFIDAC_ESR0_STATUS_CIC_LEFT_CLIPPED_SHIFT            14

/* HIFIDAC_ESR0 :: STATUS :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_RIGHT_CLIPPED_MASK           0x00002000
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_RIGHT_CLIPPED_SHIFT          13

/* HIFIDAC_ESR0 :: STATUS :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_LEFT_CLIPPED_MASK            0x00001000
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_LEFT_CLIPPED_SHIFT           12

/* HIFIDAC_ESR0 :: STATUS :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_STATUS_PEAK_RIGHT_CLIPPED_MASK           0x00000800
#define BCHP_HIFIDAC_ESR0_STATUS_PEAK_RIGHT_CLIPPED_SHIFT          11

/* HIFIDAC_ESR0 :: STATUS :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_STATUS_PEAK_LEFT_CLIPPED_MASK            0x00000400
#define BCHP_HIFIDAC_ESR0_STATUS_PEAK_LEFT_CLIPPED_SHIFT           10

/* HIFIDAC_ESR0 :: STATUS :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_STATUS_RFMOD_RIGHT_CLIPPED_MASK          0x00000200
#define BCHP_HIFIDAC_ESR0_STATUS_RFMOD_RIGHT_CLIPPED_SHIFT         9

/* HIFIDAC_ESR0 :: STATUS :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_STATUS_RFMOD_LEFT_CLIPPED_MASK           0x00000100
#define BCHP_HIFIDAC_ESR0_STATUS_RFMOD_LEFT_CLIPPED_SHIFT          8

/* HIFIDAC_ESR0 :: STATUS :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_STATUS_FRACT_SATURATED_MASK              0x00000080
#define BCHP_HIFIDAC_ESR0_STATUS_FRACT_SATURATED_SHIFT             7

/* HIFIDAC_ESR0 :: STATUS :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_STATUS_TAYLOR_SATURATED_MASK             0x00000040
#define BCHP_HIFIDAC_ESR0_STATUS_TAYLOR_SATURATED_SHIFT            6

/* HIFIDAC_ESR0 :: STATUS :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_NOT_DONE_MASK                0x00000020
#define BCHP_HIFIDAC_ESR0_STATUS_ASRC_NOT_DONE_SHIFT               5

/* HIFIDAC_ESR0 :: STATUS :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_STATUS_FIFO_UNDERFLOW_MASK               0x00000010
#define BCHP_HIFIDAC_ESR0_STATUS_FIFO_UNDERFLOW_SHIFT              4

/* HIFIDAC_ESR0 :: STATUS :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_STATUS_FIFO_OVERFLOW_MASK                0x00000008
#define BCHP_HIFIDAC_ESR0_STATUS_FIFO_OVERFLOW_SHIFT               3

/* HIFIDAC_ESR0 :: STATUS :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_STATUS_BAD_INPUT_TIMING_MASK             0x00000004
#define BCHP_HIFIDAC_ESR0_STATUS_BAD_INPUT_TIMING_SHIFT            2

/* HIFIDAC_ESR0 :: STATUS :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_STATUS_SCALE_AT_TARGET_MASK              0x00000002
#define BCHP_HIFIDAC_ESR0_STATUS_SCALE_AT_TARGET_SHIFT             1

/* HIFIDAC_ESR0 :: STATUS :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_STATUS_VOLUME_AT_TARGET_MASK             0x00000001
#define BCHP_HIFIDAC_ESR0_STATUS_VOLUME_AT_TARGET_SHIFT            0

/***************************************************************************
 *STATUS_SET - Error Set Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: STATUS_SET :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_reserved0_MASK                0xffc00000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_reserved0_SHIFT               22

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SATQ_MASK           0x00200000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SATQ_SHIFT          21

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SATQ_MASK            0x00100000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SATQ_SHIFT           20

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SAT1_MASK           0x00080000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SAT1_SHIFT          19

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SAT1_MASK            0x00040000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SAT1_SHIFT           18

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SAT0_MASK           0x00020000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_RIGHT_SAT0_SHIFT          17

/* HIFIDAC_ESR0 :: STATUS_SET :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SAT0_MASK            0x00010000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_MOD_LEFT_SAT0_SHIFT           16

/* HIFIDAC_ESR0 :: STATUS_SET :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_CIC_RIGHT_CLIPPED_MASK        0x00008000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_CIC_RIGHT_CLIPPED_SHIFT       15

/* HIFIDAC_ESR0 :: STATUS_SET :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_CIC_LEFT_CLIPPED_MASK         0x00004000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_CIC_LEFT_CLIPPED_SHIFT        14

/* HIFIDAC_ESR0 :: STATUS_SET :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_RIGHT_CLIPPED_MASK       0x00002000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_RIGHT_CLIPPED_SHIFT      13

/* HIFIDAC_ESR0 :: STATUS_SET :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_LEFT_CLIPPED_MASK        0x00001000
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_LEFT_CLIPPED_SHIFT       12

/* HIFIDAC_ESR0 :: STATUS_SET :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_PEAK_RIGHT_CLIPPED_MASK       0x00000800
#define BCHP_HIFIDAC_ESR0_STATUS_SET_PEAK_RIGHT_CLIPPED_SHIFT      11

/* HIFIDAC_ESR0 :: STATUS_SET :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_PEAK_LEFT_CLIPPED_MASK        0x00000400
#define BCHP_HIFIDAC_ESR0_STATUS_SET_PEAK_LEFT_CLIPPED_SHIFT       10

/* HIFIDAC_ESR0 :: STATUS_SET :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_RFMOD_RIGHT_CLIPPED_MASK      0x00000200
#define BCHP_HIFIDAC_ESR0_STATUS_SET_RFMOD_RIGHT_CLIPPED_SHIFT     9

/* HIFIDAC_ESR0 :: STATUS_SET :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_RFMOD_LEFT_CLIPPED_MASK       0x00000100
#define BCHP_HIFIDAC_ESR0_STATUS_SET_RFMOD_LEFT_CLIPPED_SHIFT      8

/* HIFIDAC_ESR0 :: STATUS_SET :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FRACT_SATURATED_MASK          0x00000080
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FRACT_SATURATED_SHIFT         7

/* HIFIDAC_ESR0 :: STATUS_SET :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_TAYLOR_SATURATED_MASK         0x00000040
#define BCHP_HIFIDAC_ESR0_STATUS_SET_TAYLOR_SATURATED_SHIFT        6

/* HIFIDAC_ESR0 :: STATUS_SET :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_NOT_DONE_MASK            0x00000020
#define BCHP_HIFIDAC_ESR0_STATUS_SET_ASRC_NOT_DONE_SHIFT           5

/* HIFIDAC_ESR0 :: STATUS_SET :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FIFO_UNDERFLOW_MASK           0x00000010
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FIFO_UNDERFLOW_SHIFT          4

/* HIFIDAC_ESR0 :: STATUS_SET :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FIFO_OVERFLOW_MASK            0x00000008
#define BCHP_HIFIDAC_ESR0_STATUS_SET_FIFO_OVERFLOW_SHIFT           3

/* HIFIDAC_ESR0 :: STATUS_SET :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_BAD_INPUT_TIMING_MASK         0x00000004
#define BCHP_HIFIDAC_ESR0_STATUS_SET_BAD_INPUT_TIMING_SHIFT        2

/* HIFIDAC_ESR0 :: STATUS_SET :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_SCALE_AT_TARGET_MASK          0x00000002
#define BCHP_HIFIDAC_ESR0_STATUS_SET_SCALE_AT_TARGET_SHIFT         1

/* HIFIDAC_ESR0 :: STATUS_SET :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_STATUS_SET_VOLUME_AT_TARGET_MASK         0x00000001
#define BCHP_HIFIDAC_ESR0_STATUS_SET_VOLUME_AT_TARGET_SHIFT        0

/***************************************************************************
 *STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: STATUS_CLEAR :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_reserved0_MASK              0xffc00000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_reserved0_SHIFT             22

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SATQ_MASK         0x00200000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SATQ_SHIFT        21

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SATQ_MASK          0x00100000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SATQ_SHIFT         20

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SAT1_MASK         0x00080000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SAT1_SHIFT        19

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SAT1_MASK          0x00040000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SAT1_SHIFT         18

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SAT0_MASK         0x00020000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_RIGHT_SAT0_SHIFT        17

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SAT0_MASK          0x00010000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_MOD_LEFT_SAT0_SHIFT         16

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_CIC_RIGHT_CLIPPED_MASK      0x00008000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_CIC_RIGHT_CLIPPED_SHIFT     15

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_CIC_LEFT_CLIPPED_MASK       0x00004000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_CIC_LEFT_CLIPPED_SHIFT      14

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_RIGHT_CLIPPED_MASK     0x00002000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_RIGHT_CLIPPED_SHIFT    13

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_LEFT_CLIPPED_MASK      0x00001000
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_LEFT_CLIPPED_SHIFT     12

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_PEAK_RIGHT_CLIPPED_MASK     0x00000800
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_PEAK_RIGHT_CLIPPED_SHIFT    11

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_PEAK_LEFT_CLIPPED_MASK      0x00000400
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_PEAK_LEFT_CLIPPED_SHIFT     10

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_RFMOD_RIGHT_CLIPPED_MASK    0x00000200
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_RFMOD_RIGHT_CLIPPED_SHIFT   9

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_RFMOD_LEFT_CLIPPED_MASK     0x00000100
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_RFMOD_LEFT_CLIPPED_SHIFT    8

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FRACT_SATURATED_MASK        0x00000080
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FRACT_SATURATED_SHIFT       7

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_TAYLOR_SATURATED_MASK       0x00000040
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_TAYLOR_SATURATED_SHIFT      6

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_NOT_DONE_MASK          0x00000020
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_ASRC_NOT_DONE_SHIFT         5

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FIFO_UNDERFLOW_MASK         0x00000010
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FIFO_UNDERFLOW_SHIFT        4

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FIFO_OVERFLOW_MASK          0x00000008
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_FIFO_OVERFLOW_SHIFT         3

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_BAD_INPUT_TIMING_MASK       0x00000004
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_BAD_INPUT_TIMING_SHIFT      2

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_SCALE_AT_TARGET_MASK        0x00000002
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_SCALE_AT_TARGET_SHIFT       1

/* HIFIDAC_ESR0 :: STATUS_CLEAR :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_VOLUME_AT_TARGET_MASK       0x00000001
#define BCHP_HIFIDAC_ESR0_STATUS_CLEAR_VOLUME_AT_TARGET_SHIFT      0

/***************************************************************************
 *MASK - Mask Status Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: MASK :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_MASK_reserved0_MASK                      0xffc00000
#define BCHP_HIFIDAC_ESR0_MASK_reserved0_SHIFT                     22

/* HIFIDAC_ESR0 :: MASK :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SATQ_MASK                 0x00200000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SATQ_SHIFT                21

/* HIFIDAC_ESR0 :: MASK :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SATQ_MASK                  0x00100000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SATQ_SHIFT                 20

/* HIFIDAC_ESR0 :: MASK :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SAT1_MASK                 0x00080000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SAT1_SHIFT                19

/* HIFIDAC_ESR0 :: MASK :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SAT1_MASK                  0x00040000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SAT1_SHIFT                 18

/* HIFIDAC_ESR0 :: MASK :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SAT0_MASK                 0x00020000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_RIGHT_SAT0_SHIFT                17

/* HIFIDAC_ESR0 :: MASK :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SAT0_MASK                  0x00010000
#define BCHP_HIFIDAC_ESR0_MASK_MOD_LEFT_SAT0_SHIFT                 16

/* HIFIDAC_ESR0 :: MASK :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_MASK_CIC_RIGHT_CLIPPED_MASK              0x00008000
#define BCHP_HIFIDAC_ESR0_MASK_CIC_RIGHT_CLIPPED_SHIFT             15

/* HIFIDAC_ESR0 :: MASK :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_MASK_CIC_LEFT_CLIPPED_MASK               0x00004000
#define BCHP_HIFIDAC_ESR0_MASK_CIC_LEFT_CLIPPED_SHIFT              14

/* HIFIDAC_ESR0 :: MASK :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_RIGHT_CLIPPED_MASK             0x00002000
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_RIGHT_CLIPPED_SHIFT            13

/* HIFIDAC_ESR0 :: MASK :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_LEFT_CLIPPED_MASK              0x00001000
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_LEFT_CLIPPED_SHIFT             12

/* HIFIDAC_ESR0 :: MASK :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_MASK_PEAK_RIGHT_CLIPPED_MASK             0x00000800
#define BCHP_HIFIDAC_ESR0_MASK_PEAK_RIGHT_CLIPPED_SHIFT            11

/* HIFIDAC_ESR0 :: MASK :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_MASK_PEAK_LEFT_CLIPPED_MASK              0x00000400
#define BCHP_HIFIDAC_ESR0_MASK_PEAK_LEFT_CLIPPED_SHIFT             10

/* HIFIDAC_ESR0 :: MASK :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_MASK_RFMOD_RIGHT_CLIPPED_MASK            0x00000200
#define BCHP_HIFIDAC_ESR0_MASK_RFMOD_RIGHT_CLIPPED_SHIFT           9

/* HIFIDAC_ESR0 :: MASK :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_MASK_RFMOD_LEFT_CLIPPED_MASK             0x00000100
#define BCHP_HIFIDAC_ESR0_MASK_RFMOD_LEFT_CLIPPED_SHIFT            8

/* HIFIDAC_ESR0 :: MASK :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_MASK_FRACT_SATURATED_MASK                0x00000080
#define BCHP_HIFIDAC_ESR0_MASK_FRACT_SATURATED_SHIFT               7

/* HIFIDAC_ESR0 :: MASK :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_MASK_TAYLOR_SATURATED_MASK               0x00000040
#define BCHP_HIFIDAC_ESR0_MASK_TAYLOR_SATURATED_SHIFT              6

/* HIFIDAC_ESR0 :: MASK :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_NOT_DONE_MASK                  0x00000020
#define BCHP_HIFIDAC_ESR0_MASK_ASRC_NOT_DONE_SHIFT                 5

/* HIFIDAC_ESR0 :: MASK :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_MASK_FIFO_UNDERFLOW_MASK                 0x00000010
#define BCHP_HIFIDAC_ESR0_MASK_FIFO_UNDERFLOW_SHIFT                4

/* HIFIDAC_ESR0 :: MASK :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_MASK_FIFO_OVERFLOW_MASK                  0x00000008
#define BCHP_HIFIDAC_ESR0_MASK_FIFO_OVERFLOW_SHIFT                 3

/* HIFIDAC_ESR0 :: MASK :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_MASK_BAD_INPUT_TIMING_MASK               0x00000004
#define BCHP_HIFIDAC_ESR0_MASK_BAD_INPUT_TIMING_SHIFT              2

/* HIFIDAC_ESR0 :: MASK :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_MASK_SCALE_AT_TARGET_MASK                0x00000002
#define BCHP_HIFIDAC_ESR0_MASK_SCALE_AT_TARGET_SHIFT               1

/* HIFIDAC_ESR0 :: MASK :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_MASK_VOLUME_AT_TARGET_MASK               0x00000001
#define BCHP_HIFIDAC_ESR0_MASK_VOLUME_AT_TARGET_SHIFT              0

/***************************************************************************
 *MASK_SET - Mask Set Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: MASK_SET :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_reserved0_MASK                  0xffc00000
#define BCHP_HIFIDAC_ESR0_MASK_SET_reserved0_SHIFT                 22

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SATQ_MASK             0x00200000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SATQ_SHIFT            21

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SATQ_MASK              0x00100000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SATQ_SHIFT             20

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SAT1_MASK             0x00080000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SAT1_SHIFT            19

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SAT1_MASK              0x00040000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SAT1_SHIFT             18

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SAT0_MASK             0x00020000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_RIGHT_SAT0_SHIFT            17

/* HIFIDAC_ESR0 :: MASK_SET :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SAT0_MASK              0x00010000
#define BCHP_HIFIDAC_ESR0_MASK_SET_MOD_LEFT_SAT0_SHIFT             16

/* HIFIDAC_ESR0 :: MASK_SET :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_CIC_RIGHT_CLIPPED_MASK          0x00008000
#define BCHP_HIFIDAC_ESR0_MASK_SET_CIC_RIGHT_CLIPPED_SHIFT         15

/* HIFIDAC_ESR0 :: MASK_SET :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_CIC_LEFT_CLIPPED_MASK           0x00004000
#define BCHP_HIFIDAC_ESR0_MASK_SET_CIC_LEFT_CLIPPED_SHIFT          14

/* HIFIDAC_ESR0 :: MASK_SET :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_RIGHT_CLIPPED_MASK         0x00002000
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_RIGHT_CLIPPED_SHIFT        13

/* HIFIDAC_ESR0 :: MASK_SET :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_LEFT_CLIPPED_MASK          0x00001000
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_LEFT_CLIPPED_SHIFT         12

/* HIFIDAC_ESR0 :: MASK_SET :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_PEAK_RIGHT_CLIPPED_MASK         0x00000800
#define BCHP_HIFIDAC_ESR0_MASK_SET_PEAK_RIGHT_CLIPPED_SHIFT        11

/* HIFIDAC_ESR0 :: MASK_SET :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_PEAK_LEFT_CLIPPED_MASK          0x00000400
#define BCHP_HIFIDAC_ESR0_MASK_SET_PEAK_LEFT_CLIPPED_SHIFT         10

/* HIFIDAC_ESR0 :: MASK_SET :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_RFMOD_RIGHT_CLIPPED_MASK        0x00000200
#define BCHP_HIFIDAC_ESR0_MASK_SET_RFMOD_RIGHT_CLIPPED_SHIFT       9

/* HIFIDAC_ESR0 :: MASK_SET :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_RFMOD_LEFT_CLIPPED_MASK         0x00000100
#define BCHP_HIFIDAC_ESR0_MASK_SET_RFMOD_LEFT_CLIPPED_SHIFT        8

/* HIFIDAC_ESR0 :: MASK_SET :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_FRACT_SATURATED_MASK            0x00000080
#define BCHP_HIFIDAC_ESR0_MASK_SET_FRACT_SATURATED_SHIFT           7

/* HIFIDAC_ESR0 :: MASK_SET :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_TAYLOR_SATURATED_MASK           0x00000040
#define BCHP_HIFIDAC_ESR0_MASK_SET_TAYLOR_SATURATED_SHIFT          6

/* HIFIDAC_ESR0 :: MASK_SET :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_NOT_DONE_MASK              0x00000020
#define BCHP_HIFIDAC_ESR0_MASK_SET_ASRC_NOT_DONE_SHIFT             5

/* HIFIDAC_ESR0 :: MASK_SET :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_FIFO_UNDERFLOW_MASK             0x00000010
#define BCHP_HIFIDAC_ESR0_MASK_SET_FIFO_UNDERFLOW_SHIFT            4

/* HIFIDAC_ESR0 :: MASK_SET :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_FIFO_OVERFLOW_MASK              0x00000008
#define BCHP_HIFIDAC_ESR0_MASK_SET_FIFO_OVERFLOW_SHIFT             3

/* HIFIDAC_ESR0 :: MASK_SET :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_BAD_INPUT_TIMING_MASK           0x00000004
#define BCHP_HIFIDAC_ESR0_MASK_SET_BAD_INPUT_TIMING_SHIFT          2

/* HIFIDAC_ESR0 :: MASK_SET :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_SCALE_AT_TARGET_MASK            0x00000002
#define BCHP_HIFIDAC_ESR0_MASK_SET_SCALE_AT_TARGET_SHIFT           1

/* HIFIDAC_ESR0 :: MASK_SET :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_MASK_SET_VOLUME_AT_TARGET_MASK           0x00000001
#define BCHP_HIFIDAC_ESR0_MASK_SET_VOLUME_AT_TARGET_SHIFT          0

/***************************************************************************
 *MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* HIFIDAC_ESR0 :: MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_reserved0_MASK                0xffc00000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_reserved0_SHIFT               22

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_RIGHT_SATQ [21:21] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SATQ_MASK           0x00200000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SATQ_SHIFT          21

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_LEFT_SATQ [20:20] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SATQ_MASK            0x00100000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SATQ_SHIFT           20

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_RIGHT_SAT1 [19:19] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SAT1_MASK           0x00080000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SAT1_SHIFT          19

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_LEFT_SAT1 [18:18] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SAT1_MASK            0x00040000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SAT1_SHIFT           18

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_RIGHT_SAT0 [17:17] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SAT0_MASK           0x00020000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_RIGHT_SAT0_SHIFT          17

/* HIFIDAC_ESR0 :: MASK_CLEAR :: MOD_LEFT_SAT0 [16:16] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SAT0_MASK            0x00010000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_MOD_LEFT_SAT0_SHIFT           16

/* HIFIDAC_ESR0 :: MASK_CLEAR :: CIC_RIGHT_CLIPPED [15:15] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_CIC_RIGHT_CLIPPED_MASK        0x00008000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_CIC_RIGHT_CLIPPED_SHIFT       15

/* HIFIDAC_ESR0 :: MASK_CLEAR :: CIC_LEFT_CLIPPED [14:14] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_CIC_LEFT_CLIPPED_MASK         0x00004000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_CIC_LEFT_CLIPPED_SHIFT        14

/* HIFIDAC_ESR0 :: MASK_CLEAR :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_RIGHT_CLIPPED_MASK       0x00002000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_RIGHT_CLIPPED_SHIFT      13

/* HIFIDAC_ESR0 :: MASK_CLEAR :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_LEFT_CLIPPED_MASK        0x00001000
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_LEFT_CLIPPED_SHIFT       12

/* HIFIDAC_ESR0 :: MASK_CLEAR :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_PEAK_RIGHT_CLIPPED_MASK       0x00000800
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_PEAK_RIGHT_CLIPPED_SHIFT      11

/* HIFIDAC_ESR0 :: MASK_CLEAR :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_PEAK_LEFT_CLIPPED_MASK        0x00000400
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_PEAK_LEFT_CLIPPED_SHIFT       10

/* HIFIDAC_ESR0 :: MASK_CLEAR :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_RFMOD_RIGHT_CLIPPED_MASK      0x00000200
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_RFMOD_RIGHT_CLIPPED_SHIFT     9

/* HIFIDAC_ESR0 :: MASK_CLEAR :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_RFMOD_LEFT_CLIPPED_MASK       0x00000100
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_RFMOD_LEFT_CLIPPED_SHIFT      8

/* HIFIDAC_ESR0 :: MASK_CLEAR :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FRACT_SATURATED_MASK          0x00000080
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FRACT_SATURATED_SHIFT         7

/* HIFIDAC_ESR0 :: MASK_CLEAR :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_TAYLOR_SATURATED_MASK         0x00000040
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_TAYLOR_SATURATED_SHIFT        6

/* HIFIDAC_ESR0 :: MASK_CLEAR :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_NOT_DONE_MASK            0x00000020
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_ASRC_NOT_DONE_SHIFT           5

/* HIFIDAC_ESR0 :: MASK_CLEAR :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FIFO_UNDERFLOW_MASK           0x00000010
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FIFO_UNDERFLOW_SHIFT          4

/* HIFIDAC_ESR0 :: MASK_CLEAR :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FIFO_OVERFLOW_MASK            0x00000008
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_FIFO_OVERFLOW_SHIFT           3

/* HIFIDAC_ESR0 :: MASK_CLEAR :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_BAD_INPUT_TIMING_MASK         0x00000004
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_BAD_INPUT_TIMING_SHIFT        2

/* HIFIDAC_ESR0 :: MASK_CLEAR :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_SCALE_AT_TARGET_MASK          0x00000002
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_SCALE_AT_TARGET_SHIFT         1

/* HIFIDAC_ESR0 :: MASK_CLEAR :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_VOLUME_AT_TARGET_MASK         0x00000001
#define BCHP_HIFIDAC_ESR0_MASK_CLEAR_VOLUME_AT_TARGET_SHIFT        0

#endif /* #ifndef BCHP_HIFIDAC_ESR0_H__ */

/* End of File */
