#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 18:24:29 2024
# Process ID: 76277
# Current directory: /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/vivado.log
# Journal file: /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/vivado.jou
# Running On        :eecs-digital-25
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2214.366 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :37061 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/controls/*.sv ./hdl/fp/*.sv ./hdl/raycast/*.sv ./hdl/render/*.sv ./hdl/misc/*.sv ./hdl/*.sv]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0 ila_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76467
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2314.383 ; gain = 410.684 ; free physical = 20387 ; free virtual = 33770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.992 ; gain = 716.293 ; free physical = 20067 ; free virtual = 33452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.992 ; gain = 716.293 ; free physical = 20067 ; free virtual = 33452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.992 ; gain = 716.293 ; free physical = 20067 ; free virtual = 33452
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.992 ; gain = 0.000 ; free physical = 20088 ; free virtual = 33472
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20088 ; free virtual = 33472
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20088 ; free virtual = 33472
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20074 ; free virtual = 33458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20074 ; free virtual = 33458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20074 ; free virtual = 33458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20072 ; free virtual = 33457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20072 ; free virtual = 33457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20084 ; free virtual = 33469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20084 ; free virtual = 33469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20084 ; free virtual = 33469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20086 ; free virtual = 33471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2700.031 ; gain = 716.293 ; free physical = 20088 ; free virtual = 33473
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2700.031 ; gain = 796.332 ; free physical = 20088 ; free virtual = 33473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20387 ; free virtual = 33773
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20387 ; free virtual = 33773
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.031 ; gain = 1128.270 ; free physical = 20387 ; free virtual = 33773
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2232.747; main = 1894.625; forked = 396.048
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3704.582; main = 2668.020; forked = 1036.562
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20387 ; free virtual = 33773
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top ila_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.031 ; gain = 0.000 ; free physical = 20079 ; free virtual = 33465
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:48]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/synth/ila_0.v:112]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19891 ; free virtual = 33277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19891 ; free virtual = 33277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19891 ; free virtual = 33277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.961 ; gain = 0.000 ; free physical = 19892 ; free virtual = 33278
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.961 ; gain = 0.000 ; free physical = 19891 ; free virtual = 33278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  CFGLUT5 => SRLC32E: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.961 ; gain = 0.000 ; free physical = 19891 ; free virtual = 33278
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19895 ; free virtual = 33282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19895 ; free virtual = 33282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19896 ; free virtual = 33283
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19896 ; free virtual = 33285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19901 ; free virtual = 33290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19902 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19902 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19904 ; free virtual = 33293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    38|
|2     |CFGLUT5  |    80|
|3     |LUT1     |    34|
|4     |LUT2     |    61|
|5     |LUT3     |   105|
|6     |LUT4     |   152|
|7     |LUT5     |    95|
|8     |LUT6     |   509|
|9     |MUXF7    |    20|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     4|
|12    |SRL16E   |    42|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1561|
|16    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2914 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2860.961 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.969 ; gain = 160.930 ; free physical = 19909 ; free virtual = 33298
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.969 ; gain = 0.000 ; free physical = 20203 ; free virtual = 33592
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
WARNING: [Vivado 12-180] No cells matched '*'. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
WARNING: [Vivado 12-180] No cells matched '*'. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.969 ; gain = 0.000 ; free physical = 20206 ; free virtual = 33595
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  CFGLUT5 => SRLC32E: 12 instances

Synth Design complete | Checksum: bd1914dc
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2860.969 ; gain = 160.938 ; free physical = 20206 ; free virtual = 33595
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2421.182; main = 2076.031; forked = 394.693
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3894.430; main = 2860.965; forked = 1033.465
INFO: [Coretcl 2-1174] Renamed 148 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.965 ; gain = 0.000 ; free physical = 20211 ; free virtual = 33600
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2868.965 ; gain = 1297.203 ; free physical = 20202 ; free virtual = 33596
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2421.182; main = 2078.078; forked = 394.693
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3894.430; main = 2868.969; forked = 1033.465
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19893 ; free virtual = 33287
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'div_done' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:48]
WARNING: [Synth 8-6901] identifier 'vcount_tex' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:50]
WARNING: [Synth 8-6901] identifier 'past_valid_req' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:59]
WARNING: [Synth 8-6901] identifier 'div_done' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:61]
WARNING: [Synth 8-6901] identifier 'past_valid_req' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:64]
WARNING: [Synth 8-6901] identifier 'draw_start' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:92]
WARNING: [Synth 8-6901] identifier 'draw_end' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:93]
WARNING: [Synth 8-6901] identifier 'draw_start' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation.sv:91]
WARNING: [Synth 8-6901] identifier 'draw_end' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation.sv:92]
WARNING: [Synth 8-6901] identifier 'LINE_LENGTH' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/video_sig_gen.sv:21]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/video_sig_gen.sv:22]
WARNING: [Synth 8-6901] identifier 'LINE_LENGTH' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/video_sig_gen.sv:31]
WARNING: [Synth 8-6901] identifier 'valid_ray_out' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/top_level.sv:370]
WARNING: [Synth 8-6901] identifier 'dda_data_ready_out' is used before its declaration [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/top_level.sv:370]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/hdmi_clk_wiz.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/hdmi_clk_wiz.sv:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/video_sig_gen.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/video_sig_gen.sv:7]
INFO: [Synth 8-6157] synthesizing module 'btn_control' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/btn_control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'movement_control' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:1]
	Parameter ROTATION_ANGLE bound to: 16'b0010110100000000 
INFO: [Synth 8-6155] done synthesizing module 'movement_control' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_control' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/btn_control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/seven_segment_controller.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/seven_segment_controller.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ray_calculations' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/ray_calculations.sv:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divider.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divider.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/ray_calculations.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ray_calculations' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/ray_calculations.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dda_fifo_wrap' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:11]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter PROGFULL_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter TDATA_WIDTH bound to: 144 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0202 - type: string 
	Parameter PROG_FULL_THRESH bound to: 244 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tdest' does not match port width (1) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:53]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:53]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tid' does not match port width (1) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:54]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:54]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tkeep' does not match port width (18) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:55]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tstrb' does not match port width (18) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:58]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:58]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tuser' does not match port width (1) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:59]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:59]
WARNING: [Synth 8-7071] port 'wr_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'almost_full_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'rd_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'almost_empty_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'injectsbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'injectdbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'sbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'dbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7023] instance 'xpm_fifo_axis_inst' of module 'xpm_fifo_axis' has 31 connections declared, but only 23 given [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'dda_fifo_wrap' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:11]
INFO: [Synth 8-6157] synthesizing module 'dda' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:10]
	Parameter SCREEN_WIDTH bound to: 320 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 180 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dda_fsm' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fsm.sv:12]
	Parameter SCREEN_WIDTH bound to: 320 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 180 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divu' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divu.sv:8]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divu' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'dda_fsm' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fsm.sv:12]
WARNING: [Synth 8-689] width (10) of port connection 'map_request_out' does not match port width (1) of module 'dda_fsm' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:126]
WARNING: [Synth 8-689] width (10) of port connection 'map_request_out' does not match port width (1) of module 'dda_fsm' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:154]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/misc/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/misc/evt_counter.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:234]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 576 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: grid_24x24_onlywall_tex.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'grid_24x24_onlywall_tex.mem' is read successfully [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (4) of module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:296]
INFO: [Synth 8-6155] done synthesizing module 'dda' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda.sv:10]
INFO: [Synth 8-6157] synthesizing module 'dda_fifo_wrap__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:11]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter PROGFULL_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter TDATA_WIDTH bound to: 40 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0202 - type: string 
	Parameter PROG_FULL_THRESH bound to: 244 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tdest' does not match port width (1) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:53]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:53]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tid' does not match port width (1) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:54]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:54]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tkeep' does not match port width (5) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:55]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tstrb' does not match port width (5) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:58]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:58]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tuser' does not match port width (1) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:59]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:59]
WARNING: [Synth 8-7071] port 'wr_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'almost_full_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'rd_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'almost_empty_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'injectsbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'injectdbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'sbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7071] port 'dbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
WARNING: [Synth 8-7023] instance 'xpm_fifo_axis_inst' of module 'xpm_fifo_axis' has 31 connections declared, but only 23 given [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'dda_fifo_wrap__parameterized0' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fifo_wrap.sv:11]
INFO: [Synth 8-6157] synthesizing module 'transformation_tex' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:38]
INFO: [Synth 8-6157] synthesizing module 'textures' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:41]
INFO: [Synth 8-6157] synthesizing module 'divu__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divu.sv:8]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FBITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divu__parameterized0' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/fp/divu.sv:8]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'divu__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:92]
WARNING: [Synth 8-689] width (9) of port connection 'val' does not match port width (16) of module 'divu__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:93]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 5'b10000 
	Parameter RAM_DEPTH bound to: 9'b000000000 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: red_brick.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'red_brick.mem' is read successfully [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (2) of module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:104]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 5'b10000 
	Parameter RAM_DEPTH bound to: 9'b000000000 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: stone_brick.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'stone_brick.mem' is read successfully [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (2) of module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:120]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 5'b10000 
	Parameter RAM_DEPTH bound to: 9'b000000000 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: choc_cookies.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'choc_cookies.mem' is read successfully [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (2) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'textures' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:9]
WARNING: [Synth 8-689] width (10) of port connection 'vcount_ray_in' does not match port width (8) of module 'textures' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:112]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:157]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:153]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'transformation_tex' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:38]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/frame_buffer.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 5'b10000 
	Parameter RAM_DEPTH bound to: 57600 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/frame_buffer.sv:18]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/top_level.sv:3]
WARNING: [Synth 8-6014] Unused sequential element tempPosX2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:123]
WARNING: [Synth 8-6014] Unused sequential element tempPosY2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:124]
WARNING: [Synth 8-6014] Unused sequential element tempDirX2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:125]
WARNING: [Synth 8-6014] Unused sequential element tempDirY2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:126]
WARNING: [Synth 8-6014] Unused sequential element tempPlaneX2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:127]
WARNING: [Synth 8-6014] Unused sequential element tempPlaneY2_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/controls/movement_control.sv:128]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-87] always_comb on 'tex_pixel_out_reg' did not result in combinational logic [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:42]
WARNING: [Synth 8-87] always_comb on 'address_reg' did not result in combinational logic [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:51]
WARNING: [Synth 8-6014] Unused sequential element switched_reg was removed.  [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/frame_buffer.sv:120]
WARNING: [Synth 8-87] always_comb on 'num_ones_reg' did not result in combinational logic [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:25]
WARNING: [Synth 8-87] always_comb on 'num_zeroes_reg' did not result in combinational logic [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:29]
WARNING: [Synth 8-87] always_comb on 'ones_minus_zeroes_reg' did not result in combinational logic [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:30]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/top_level.sv:9]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port wallX_in[15] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[14] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[13] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[12] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[11] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[10] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[9] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port wallX_in[8] in module textures is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[183] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[182] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[181] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[180] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[179] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[178] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[177] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[176] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[175] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[174] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[173] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[172] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[171] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[170] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[169] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[168] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[167] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[166] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[165] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[164] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[163] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[162] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[161] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[160] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19879 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19879 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19879 ; free virtual = 33273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19880 ; free virtual = 33274
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19881 ; free virtual = 33275
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19881 ; free virtual = 33275
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19878 ; free virtual = 33272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19878 ; free virtual = 33272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19878 ; free virtual = 33272
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'MAP_ARBITER_STATE_reg' in module 'dda'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
*
                    INIT |                              001 | 00000000000000000000000000000001
                    CALC |                              010 | 00000000000000000000000000000010
                   ROUND |                              011 | 00000000000000000000000000000011
                    SIGN |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
              GRANT_FSM0 |                            00010 | 00000000000000000000000000000001
              GRANT_FSM1 |                            00100 | 00000000000000000000000000000010
              HOLD_CYCLE |                            01000 | 00000000000000000000000000000011
                  ASSIGN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MAP_ARBITER_STATE_reg' using encoding 'one-hot' in module 'dda'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'tex_pixel_out_reg' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/textures.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'num_ones_reg' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:25]
WARNING: [Synth 8-327] inferring latch for variable 'num_zeroes_reg' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'ones_minus_zeroes_reg' [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/render/tmds_encoder.sv:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19870 ; free virtual = 33266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pos_X_or_Y_reg' and it is trimmed from '16' to '8' bits. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/dda_fsm.sv:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_data_store_reg' and it is trimmed from '38' to '29' bits. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/raycast/transformation_tex.sv:86]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[183] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[182] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[181] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[180] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[179] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[178] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[177] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[176] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[175] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[174] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[173] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[172] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[171] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[170] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[169] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[168] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[167] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[166] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[165] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[164] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[163] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[162] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[161] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[160] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
INFO: [Synth 8-5784] Optimized 44 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 184 bits, new ram width 140 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'worldMap/ram_data_reg' and it is trimmed from '4' to '3' bits. [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/hdl/xilinx_single_port_ram_read_first.v:46]
INFO: [Synth 8-5784] Optimized 15 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 54 bits, new ram width 39 bits.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[17]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[16]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[15]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[14]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[13]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[12]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[11]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[10]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[9]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[8]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[7]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[6]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[5]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[4]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[3]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[2]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (texture_module/address_reg[1]) is unused and will be removed from module transformation_tex.
WARNING: [Synth 8-3332] Sequential element (num_ones_reg[4]) is unused and will be removed from module tmds_encoder.
WARNING: [Synth 8-3332] Sequential element (num_ones_reg[0]) is unused and will be removed from module tmds_encoder.
WARNING: [Synth 8-3332] Sequential element (num_ones_reg[3]) is unused and will be removed from module tmds_encoder__2.
WARNING: [Synth 8-3332] Sequential element (num_ones_reg[3]) is unused and will be removed from module tmds_encoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19877 ; free virtual = 33285
---------------------------------------------------------------------------------
 Sort Area is  sideDistX_reg_11 : 0 0 : 2885 2885 : Used 1 time 0
 Sort Area is  sideDistY_reg_13 : 0 0 : 2885 2885 : Used 1 time 0
 Sort Area is  move/_0 : 0 0 : 1889 2849 : Used 1 time 0
 Sort Area is  move/_0 : 0 1 : 960 2849 : Used 1 time 0
 Sort Area is  move/_8 : 0 0 : 1889 2849 : Used 1 time 0
 Sort Area is  move/_8 : 0 1 : 960 2849 : Used 1 time 0
 Sort Area is  wallX_mult_result_17 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  wallX_mult_result_1a : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  stepX2_e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  stepY2_10 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  move/tempDirX1_3 : 0 0 : 990 990 : Used 1 time 0
 Sort Area is  move/tempDirX1_5 : 0 0 : 990 990 : Used 1 time 0
 Sort Area is  move/tempPlaneX1_9 : 0 0 : 990 990 : Used 1 time 0
 Sort Area is  move/tempPlaneX1_a : 0 0 : 990 990 : Used 1 time 0
 Sort Area is  move/tempDirX0_6 : 0 0 : 960 960 : Used 1 time 0
 Sort Area is  move/tempPlaneX0_b : 0 0 : 960 960 : Used 1 time 0
 Sort Area is  cameraXMultiply_c : 0 0 : 404 404 : Used 1 time 0
 Sort Area is  ray_address_out_reg_1d : 0 0 : 194 194 : Used 1 time 0
 Sort Area is  texture_module/numerator_1b : 0 0 : 148 148 : Used 1 time 0
 Sort Area is  p_0_out_14 : 0 0 : 54 136 : Used 1 time 0
 Sort Area is  p_0_out_14 : 0 1 : 82 136 : Used 1 time 0
 Sort Area is  p_0_out_19 : 0 0 : 54 136 : Used 1 time 0
 Sort Area is  p_0_out_19 : 0 1 : 82 136 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19879 ; free virtual = 33287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19881 ; free virtual = 33289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tmds_red/num_zeroes_reg[4]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19882 ; free virtual = 33290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ray_calculations   | A'*B                                | 21     | 5      | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculations   | A'*B                                | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculations   | A'*B                                | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculations   | (D-A*B')'                           | 30     | 18     | -      | 25     | 24     | 0    | 1    | -    | 1    | 0     | 0    | 1    | 
|ray_calculations   | (D-A*B')'                           | 30     | 18     | -      | 25     | 24     | 0    | 1    | -    | 1    | 0     | 0    | 1    | 
|movement_control   | (Dynamically Configured Multiplier) | -      | -      | -      | -      | 0      | -    | -    | -    | -    | 0     | 0    | 0    | 
|movement_control   | PCIN+A*B                            | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | A*B                                 | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | A*B                                 | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | C+A*B+1                             | 30     | 14     | 48     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|movement_control   | (Dynamically Configured Multiplier) | -      | -      | -      | -      | 0      | -    | -    | -    | -    | 0     | 0    | 0    | 
|movement_control   | PCIN+A*B                            | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | A*B                                 | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | A*B                                 | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|movement_control   | C+A*B+1                             | 30     | 14     | 48     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dda_fsm            | A*B                                 | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dda_fsm            | (PCIN+A:B'+C)'                      | 0      | 8      | -      | -      | 10     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dda_fsm            | A'*B'                               | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dda_fsm            | A*B                                 | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dda_fsm            | (PCIN+A:B'+C)'                      | 0      | 8      | -      | -      | 10     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dda_fsm            | A'*B'                               | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|transformation_tex | (C'+A'*B)'                          | 8      | 9      | 9      | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   182|
|3     |DSP48E1    |    22|
|11    |LUT1       |    71|
|12    |LUT2       |   623|
|13    |LUT3       |   614|
|14    |LUT4       |   460|
|15    |LUT5       |   280|
|16    |LUT6       |   282|
|17    |MMCME2_ADV |     1|
|18    |OSERDESE2  |     6|
|20    |RAM16X1S   |    31|
|21    |RAMB18E1   |     1|
|22    |RAMB36E1   |    67|
|25    |FDRE       |  1874|
|26    |FDSE       |    95|
|27    |LD         |    39|
|28    |IBUF       |     6|
|29    |OBUF       |    28|
|30    |OBUFDS     |     4|
|31    |OBUFT      |    16|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 318 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 19883 ; free virtual = 33291
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.996 ; gain = 0.000 ; free physical = 20175 ; free virtual = 33583
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/xdc/top_level.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.777 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  LD => LDCE: 39 instances
  OBUFDS => OBUFDS: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 31 instances

Synth Design complete | Checksum: 9e40943a
INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 714 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2969.777 ; gain = 100.812 ; free physical = 20161 ; free virtual = 33569
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2422.321; main = 2105.932; forked = 393.752
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3901.461; main = 2969.781; forked = 1032.492
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.781 ; gain = 0.000 ; free physical = 20161 ; free virtual = 33569
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2987.688 ; gain = 9.906 ; free physical = 20102 ; free virtual = 33511

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20102 ; free virtual = 33511

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20087 ; free virtual = 33496

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20087 ; free virtual = 33496
Phase 1 Initialization | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20087 ; free virtual = 33496

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Phase 2 Timer Update And Timing Data Collection | Checksum: 2d0c54ee6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2634440c1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Retarget | Checksum: 2634440c1
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2683e4ae5

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Constant propagation | Checksum: 2683e4ae5
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2755befab

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Sweep | Checksum: 2755befab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 292 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2755befab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
BUFG optimization | Checksum: 2755befab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2755befab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Shift Register Optimization | Checksum: 2755befab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2755befab

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Post Processing Netlist | Checksum: 2755befab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 260d1b2a1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Phase 9.2 Verifying Netlist Connectivity | Checksum: 260d1b2a1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Phase 9 Finalization | Checksum: 260d1b2a1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              10  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             292  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 260d1b2a1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2987.688 ; gain = 0.000 ; free physical = 20105 ; free virtual = 33514

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 36 Total Ports: 136
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 2c1ce3b1d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33430
Ending Power Optimization Task | Checksum: 2c1ce3b1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 159.910 ; free physical = 20021 ; free virtual = 33430

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2af73b902

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431
Ending Final Cleanup Task | Checksum: 2af73b902

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431
Ending Netlist Obfuscation Task | Checksum: 2af73b902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 256ec4e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ae309408

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33431

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24d22ab25

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20025 ; free virtual = 33434

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24d22ab25

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20025 ; free virtual = 33434
Phase 1 Placer Initialization | Checksum: 24d22ab25

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20025 ; free virtual = 33434

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23eb948ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20025 ; free virtual = 33434

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21e8d7a15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20017 ; free virtual = 33426

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21e8d7a15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20017 ; free virtual = 33426

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23d876f0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 420 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 194 nets or LUTs. Breaked 0 LUT, combined 194 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            194  |                   194  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            194  |                   194  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d4a484ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439
Phase 2.4 Global Placement Core | Checksum: 24a317c46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439
Phase 2 Global Placement | Checksum: 24a317c46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b24f977d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20030 ; free virtual = 33439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fbef6ae8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20031 ; free virtual = 33440

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25f3137cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20031 ; free virtual = 33440

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aaf57ef1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20031 ; free virtual = 33440

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 23079782c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20034 ; free virtual = 33443

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f4fb16c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20034 ; free virtual = 33443

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 208342881

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20034 ; free virtual = 33443

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23e37b62d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20034 ; free virtual = 33443

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a195bd27

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20037 ; free virtual = 33446
Phase 3 Detail Placement | Checksum: 1a195bd27

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20037 ; free virtual = 33446

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cd72d8aa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.549 | TNS=-103.827 |
Phase 1 Physical Synthesis Initialization | Checksum: 160a4a1b5

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20036 ; free virtual = 33445
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b1fadce5

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20036 ; free virtual = 33445
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cd72d8aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20036 ; free virtual = 33445

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.919. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f3de2100

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
Phase 4.1 Post Commit Optimization | Checksum: 1f3de2100

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f3de2100

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f3de2100

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
Phase 4.3 Placer Reporting | Checksum: 1f3de2100

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dab1c826

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
Ending Placer Task | Checksum: 16ac3ddc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33447
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.01s |  WALL: 0.01s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-89.830 |
Phase 1 Physical Synthesis Initialization | Checksum: 15cbe41c5

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-89.830 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15cbe41c5

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-89.830 |
INFO: [Physopt 32-702] Processed net calculating_ray/rayDirX_recip/bu[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net controller/dirX_reg[7]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net controller/dirX_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/FSM_sequential_state[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/s_axis_tdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/xpm_fifo_axis_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/xpm_fifo_axis_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/xpm_fifo_axis_inst_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/rayDirX_recip/sig_diff_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/stepX2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/stepX2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/cameraXMultiply__0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/rayDirX_recip/bu[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/dirX_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/FSM_sequential_state[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/s_axis_tdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net controller/xpm_fifo_axis_inst_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/rayDirX_recip/sig_diff_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/stepX2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net calculating_ray/cameraXMultiply__0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-89.830 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
Phase 3 Critical Path Optimization | Checksum: 15cbe41c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.919 | TNS=-89.830 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
Ending Physical Synthesis Task | Checksum: 22718f1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20039 ; free virtual = 33448
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20033 ; free virtual = 33453
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20033 ; free virtual = 33453
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20033 ; free virtual = 33453
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20033 ; free virtual = 33453
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20032 ; free virtual = 33453
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20032 ; free virtual = 33453
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4541324d ConstDB: 0 ShapeSum: debf2200 RouteDB: aa913336
Post Restoration Checksum: NetGraph: f89380e8 | NumContArr: f8dc92e4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 376c20906

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33428

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 376c20906

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33428

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 376c20906

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33428
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2af393608

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.887 | TNS=-90.252| WHS=-0.272 | THS=-35.400|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000956709 %
  Global Horizontal Routing Utilization  = 0.00221239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3895
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3893
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 2676ba970

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20019 ; free virtual = 33429

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2676ba970

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20019 ; free virtual = 33429

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23bb067c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20019 ; free virtual = 33430
Phase 4 Initial Routing | Checksum: 23bb067c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20019 ; free virtual = 33430
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+=============================================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                                         |
+=====================+=====================+=============================================================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirX_recip/done_reg/D                    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirX_recip/FSM_sequential_state_reg[0]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirY_recip/FSM_sequential_state_reg[0]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirY_recip/done_reg/D                    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/stepX_reg/D                                 |
+---------------------+---------------------+-------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.267 | TNS=-102.006| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2789dcfde

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.271 | TNS=-102.520| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 29577b253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431
Phase 5 Rip-up And Reroute | Checksum: 29577b253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25c87782b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.188 | TNS=-94.536| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 28ed7deaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28ed7deaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431
Phase 6 Delay and Skew Optimization | Checksum: 28ed7deaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20021 ; free virtual = 33431

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.188 | TNS=-94.016| WHS=0.058  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33432
Phase 7 Post Hold Fix | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20022 ; free virtual = 33432

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.188 | TNS=-94.016| WHS=0.058  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75245 %
  Global Horizontal Routing Utilization  = 2.01067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 2cf990c53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 29211f2db

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20023 ; free virtual = 33433
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.090. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 11b002eaf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20024 ; free virtual = 33435
Phase 12 Incr Placement Change | Checksum: 11b002eaf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20024 ; free virtual = 33435

Phase 13 Build RT Design
Checksum: PlaceDB: 77ff883a ConstDB: 0 ShapeSum: 8d2caca7 RouteDB: 15d3f9ce
Post Restoration Checksum: NetGraph: eab53854 | NumContArr: 4d4a6436 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2bd5191c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20024 ; free virtual = 33435

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2bd5191c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20024 ; free virtual = 33435

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2bd6e8cb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20024 ; free virtual = 33435
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1cc92de0d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33436
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.147 | TNS=-104.914| WHS=-0.272 | THS=-35.081|


Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75126 %
  Global Horizontal Routing Utilization  = 2.00534 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13
  Number of Partially Routed Nets     = 31
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 23917cec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 23917cec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 3011e9926

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437
Phase 16 Initial Routing | Checksum: 3011e9926

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+=============================================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                                         |
+=====================+=====================+=============================================================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirX_recip/done_reg/D                    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirX_recip/FSM_sequential_state_reg[0]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirY_recip/FSM_sequential_state_reg[0]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/rayDirY_recip/done_reg/D                    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | calculating_ray/stepX_reg/D                                 |
+---------------------+---------------------+-------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.155 | TNS=-106.242| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 326c71d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33438

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.148 | TNS=-105.606| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 22d4391b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20029 ; free virtual = 33439

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.151 | TNS=-105.931| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 29286442b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20029 ; free virtual = 33439
Phase 17 Rip-up And Reroute | Checksum: 29286442b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20029 ; free virtual = 33439

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 217beca7f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.069 | TNS=-98.054| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 1e1b05d3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1e1b05d3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437
Phase 18 Delay and Skew Optimization | Checksum: 1e1b05d3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.069 | TNS=-98.047| WHS=0.058  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 165e9bb52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437
Phase 19 Post Hold Fix | Checksum: 165e9bb52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20026 ; free virtual = 33437

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 165e9bb52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.069 | TNS=-98.047| WHS=0.058  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 165e9bb52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20027 ; free virtual = 33437

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76848 %
  Global Horizontal Routing Utilization  = 2.02733 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 165e9bb52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 165e9bb52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 187b0c572

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 187b0c572

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.064 | TNS=-97.706| WHS=0.060  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 2365a6e67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 14.95 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1545278f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1545278f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20028 ; free virtual = 33438
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33439
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20018 ; free virtual = 33439
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20017 ; free virtual = 33440
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20017 ; free virtual = 33440
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20016 ; free virtual = 33439
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 20016 ; free virtual = 33439
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/880e4fcb8dc54927ade8881a881c0721/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP calculating_ray/sideDistX_reg input calculating_ray/sideDistX_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP calculating_ray/sideDistY_reg input calculating_ray/sideDistY_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP calculating_ray/stepX2 input calculating_ray/stepX2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP calculating_ray/stepY2 input calculating_ray/stepY2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/ input controller/move//B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/__0 input controller/move/__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempDirX0 input controller/move/tempDirX0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempDirX0 input controller/move/tempDirX0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempDirX1 input controller/move/tempDirX1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempDirX1__0 input controller/move/tempDirX1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempDirY0 input controller/move/tempDirY0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempPlaneX0 input controller/move/tempPlaneX0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempPlaneX0 input controller/move/tempPlaneX0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempPlaneX1 input controller/move/tempPlaneX1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempPlaneX1__0 input controller/move/tempPlaneX1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP controller/move/tempPlaneY0 input controller/move/tempPlaneY0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dda_module/dda_fsm0/map_addra_out_reg input dda_module/dda_fsm0/map_addra_out_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dda_module/dda_fsm0/p_0_out input dda_module/dda_fsm0/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dda_module/dda_fsm1/map_addra_out_reg input dda_module/dda_fsm1/map_addra_out_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dda_module/dda_fsm1/p_0_out input dda_module/dda_fsm1/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDRC-153] Gated clock check: Net flattening_module/texture_module/tex_pixel_out_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin flattening_module/texture_module/tex_pixel_out_reg[15]_i_2/O, cell flattening_module/texture_module/tex_pixel_out_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 16 net(s) have no routable loads. The problem bus(es) and/or net(s) are dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[1], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[3], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[4], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[5], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[6], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[7], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[8], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[9], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[10], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[11], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[12], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[13], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[14], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[15], dda_fifo_out/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[20]... and (the first 15 of 16 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10093376 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3147.598 ; gain = 0.000 ; free physical = 19986 ; free virtual = 33400
# write_debug_probes -force $outputDir/write_debug_probes.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 18:26:37 2024...
