
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    PHOENIX136DESKY
Date:        Sat Mar  7 16:57:11 2020
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro Alpha_Max_plus_Beta_Min_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "Alpha_Max_plus_Beta_Min_syn.tcl"
log file: "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.srr"
Running: synthesis in foreground

Running Alpha_Max_plus_Beta_Min_syn|synthesis

Running Flow: compile (Compile) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:15 2020

Running Flow: compile_flow (Compile Process) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:15 2020

Running: compiler (Compile Input) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:15 2020

compiler completed
# Sat Mar  7 16:57:16 2020

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:16 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on Alpha_Max_plus_Beta_Min_syn|synthesis

Running: premap (Premap) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:16 2020

premap completed with warnings
# Sat Mar  7 16:57:17 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Alpha_Max_plus_Beta_Min_syn|synthesis

Running Flow: map (Map) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:17 2020

Running: fpga_mapper (Map & Optimize) on Alpha_Max_plus_Beta_Min_syn|synthesis
# Sat Mar  7 16:57:17 2020
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synwork\Alpha_Max_plus_Beta_Min_m.srm to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.srm

fpga_mapper completed with warnings
# Sat Mar  7 16:57:19 2020

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Alpha_Max_plus_Beta_Min_syn|synthesis
Complete: Logic Synthesis on Alpha_Max_plus_Beta_Min_syn|synthesis
0exit status=0
License checkin: synplifypro_actel
