{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682702646413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682702646420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 13:24:06 2023 " "Processing started: Fri Apr 28 13:24:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682702646420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702646420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BSAS -c BSAS " "Command: quartus_map --read_settings_files=on --write_settings_files=off BSAS -c BSAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702646420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682702647332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682702647332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsas5b_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bsas5b_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BSAS5B_top " "Found entity 1: BSAS5B_top" {  } { { "BSAS5B_top.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsas5b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bsas5b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BSAS5B " "Found entity 1: BSAS5B" {  } { { "BSAS5B.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serialadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SerialAdder " "Found entity 1: SerialAdder" {  } { { "SerialAdder.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/SerialAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/Control_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x_accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X_Accumulator " "Found entity 1: X_Accumulator" {  } { { "X_Accumulator.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/X_Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Accumulator " "Found entity 1: Y_Accumulator" {  } { { "Y_Accumulator.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/Y_Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682702654620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702654620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialAdder " "Elaborating entity \"SerialAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682702654668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder:inst " "Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder:inst\"" {  } { { "SerialAdder.bdf" "inst" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/SerialAdder.bdf" { { 184 640 736 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682702654671 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "SerialAdder.bdf" "" { Schematic "C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/SerialAdder.bdf" { { 312 656 720 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1682702654997 "|SerialAdder|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1682702654997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682702655058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682702655424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682702655424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682702655457 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682702655457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682702655457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682702655457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682702655470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 13:24:15 2023 " "Processing ended: Fri Apr 28 13:24:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682702655470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682702655470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682702655470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682702655470 ""}
