--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 457 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.636ns.
--------------------------------------------------------------------------------
Slack:                  16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_0 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_0 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   clock/M_counter_q[3]
                                                       clock/M_counter_q_0
    SLICE_X4Y35.A2       net (fanout=3)        0.733   clock/M_counter_q[0]
    SLICE_X4Y35.COUT     Topcya                0.474   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y36.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.822ns logic, 1.763ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_4 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_4 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   clock/M_counter_q[7]
                                                       clock/M_counter_q_4
    SLICE_X4Y36.A2       net (fanout=3)        0.733   clock/M_counter_q[4]
    SLICE_X4Y36.COUT     Topcya                0.474   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/M_counter_q[4]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.729ns logic, 1.760ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  16.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_2 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_2 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.476   clock/M_counter_q[3]
                                                       clock/M_counter_q_2
    SLICE_X4Y35.C2       net (fanout=3)        0.732   clock/M_counter_q[2]
    SLICE_X4Y35.COUT     Topcyc                0.328   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
                                                       clock/M_counter_q[2]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y36.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (1.676ns logic, 1.762ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_1 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_1 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.476   clock/M_counter_q[3]
                                                       clock/M_counter_q_1
    SLICE_X4Y35.B4       net (fanout=3)        0.530   clock/M_counter_q[1]
    SLICE_X4Y35.COUT     Topcyb                0.483   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
                                                       clock/M_counter_q[1]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y36.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.831ns logic, 1.560ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  16.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_8 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_8 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.476   clock/M_counter_q[11]
                                                       clock/M_counter_q_8
    SLICE_X4Y37.A2       net (fanout=3)        0.726   clock/M_counter_q[8]
    SLICE_X4Y37.COUT     Topcya                0.474   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/M_counter_q[8]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.636ns logic, 1.750ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  16.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_6 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_6 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   clock/M_counter_q[7]
                                                       clock/M_counter_q_6
    SLICE_X4Y36.C2       net (fanout=3)        0.732   clock/M_counter_q[6]
    SLICE_X4Y36.COUT     Topcyc                0.328   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/M_counter_q[6]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.583ns logic, 1.759ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  16.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_5 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_5 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   clock/M_counter_q[7]
                                                       clock/M_counter_q_5
    SLICE_X4Y36.B4       net (fanout=3)        0.530   clock/M_counter_q[5]
    SLICE_X4Y36.COUT     Topcyb                0.483   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/M_counter_q[5]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.738ns logic, 1.557ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_12 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_12 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.476   clock/M_counter_q[15]
                                                       clock/M_counter_q_12
    SLICE_X4Y38.A2       net (fanout=3)        0.726   clock/M_counter_q[12]
    SLICE_X4Y38.COUT     Topcya                0.474   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/M_counter_q[12]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.543ns logic, 1.747ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  16.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_3 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_3 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   clock/M_counter_q[3]
                                                       clock/M_counter_q_3
    SLICE_X4Y35.D3       net (fanout=3)        0.575   clock/M_counter_q[3]
    SLICE_X4Y35.COUT     Topcyd                0.312   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
                                                       clock/M_counter_q[3]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y36.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.660ns logic, 1.605ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_10 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_10 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.CQ       Tcko                  0.476   clock/M_counter_q[11]
                                                       clock/M_counter_q_10
    SLICE_X4Y37.C2       net (fanout=3)        0.732   clock/M_counter_q[10]
    SLICE_X4Y37.COUT     Topcyc                0.328   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/M_counter_q[10]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.490ns logic, 1.756ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  16.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_9 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_9 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.476   clock/M_counter_q[11]
                                                       clock/M_counter_q_9
    SLICE_X4Y37.B4       net (fanout=3)        0.530   clock/M_counter_q[9]
    SLICE_X4Y37.COUT     Topcyb                0.483   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/M_counter_q[9]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.645ns logic, 1.554ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  16.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_7 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_7 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.DQ       Tcko                  0.476   clock/M_counter_q[7]
                                                       clock/M_counter_q_7
    SLICE_X4Y36.D3       net (fanout=3)        0.584   clock/M_counter_q[7]
    SLICE_X4Y36.COUT     Topcyd                0.312   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
                                                       clock/M_counter_q[7]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.567ns logic, 1.611ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_14 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_14 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.CQ       Tcko                  0.476   clock/M_counter_q[15]
                                                       clock/M_counter_q_14
    SLICE_X4Y38.C2       net (fanout=3)        0.732   clock/M_counter_q[14]
    SLICE_X4Y38.COUT     Topcyc                0.328   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/M_counter_q[14]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.397ns logic, 1.753ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_13 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_13 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.BQ       Tcko                  0.476   clock/M_counter_q[15]
                                                       clock/M_counter_q_13
    SLICE_X4Y38.B4       net (fanout=3)        0.530   clock/M_counter_q[13]
    SLICE_X4Y38.COUT     Topcyb                0.483   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/M_counter_q[13]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (1.552ns logic, 1.551ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  16.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_11 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_11 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   clock/M_counter_q[11]
                                                       clock/M_counter_q_11
    SLICE_X4Y37.D3       net (fanout=3)        0.582   clock/M_counter_q[11]
    SLICE_X4Y37.COUT     Topcyd                0.312   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
                                                       clock/M_counter_q[11]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.474ns logic, 1.606ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  16.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/segdisplay/ctr/M_ctr_q_16 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16
    SLICE_X4Y39.A4       net (fanout=6)        0.780   M_ctr_q_16
    SLICE_X4Y39.AMUX     Topaa                 0.456   M_clock_io_led[3]
                                                       M_ctr_q_16_rt
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.259ns logic, 1.798ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/M_counter_q_15 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/M_counter_q_15 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.DQ       Tcko                  0.476   clock/M_counter_q[15]
                                                       clock/M_counter_q_15
    SLICE_X4Y38.D3       net (fanout=3)        0.582   clock/M_counter_q[15]
    SLICE_X4Y38.COUT     Topcyd                0.312   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
                                                       clock/M_counter_q[15]_rt.1
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   clock/segdisplay/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.AMUX     Tcina                 0.220   M_clock_io_led[3]
                                                       clock/segdisplay/ctr/Mcount_M_ctr_q_xor<16>
    SLICE_X7Y37.A2       net (fanout=1)        1.018   clock/segdisplay/ctr/Result<16>1
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (1.381ns logic, 1.603ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  16.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.714 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=8)        2.075   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.429   M_counter_q_27
                                                       clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.859ns logic, 2.075ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  17.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.714 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=8)        2.075   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.418   M_counter_q_27
                                                       clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.848ns logic, 2.075ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  17.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.714 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=8)        2.075   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.395   M_counter_q_27
                                                       clock/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.825ns logic, 2.075ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  17.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.714 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=8)        2.075   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.381   M_counter_q_27
                                                       clock/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (0.811ns logic, 2.075ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  17.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=8)        1.887   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.429   clock/M_counter_q[23]
                                                       clock/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.859ns logic, 1.887ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  17.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=8)        1.887   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.418   clock/M_counter_q[23]
                                                       clock/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.848ns logic, 1.887ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  17.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=8)        1.887   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.395   clock/M_counter_q[23]
                                                       clock/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.825ns logic, 1.887ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  17.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=8)        1.887   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.381   clock/M_counter_q[23]
                                                       clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.811ns logic, 1.887ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  17.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=8)        1.660   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.429   clock/M_counter_q[19]
                                                       clock/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.859ns logic, 1.660ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  17.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/state/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/state/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=8)        1.660   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.418   clock/M_counter_q[19]
                                                       clock/state/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.848ns logic, 1.660ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  17.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=8)        1.660   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.395   clock/M_counter_q[19]
                                                       clock/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.825ns logic, 1.660ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  17.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.712 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=8)        1.660   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.381   clock/M_counter_q[19]
                                                       clock/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.811ns logic, 1.660ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  17.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          clock/segdisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.717 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to clock/segdisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y37.A1       net (fanout=8)        1.669   M_reset_cond_out
    SLICE_X7Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       clock/segdisplay/ctr/M_ctr_q_16_rstpot
                                                       clock/segdisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.803ns logic, 1.669ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[3]/CLK
  Logical resource: clock/M_counter_q_0/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[3]/CLK
  Logical resource: clock/M_counter_q_1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[3]/CLK
  Logical resource: clock/M_counter_q_2/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[3]/CLK
  Logical resource: clock/M_counter_q_3/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[7]/CLK
  Logical resource: clock/M_counter_q_4/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[7]/CLK
  Logical resource: clock/M_counter_q_5/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[7]/CLK
  Logical resource: clock/M_counter_q_6/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[7]/CLK
  Logical resource: clock/M_counter_q_7/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[11]/CLK
  Logical resource: clock/M_counter_q_8/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[11]/CLK
  Logical resource: clock/M_counter_q_9/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[11]/CLK
  Logical resource: clock/M_counter_q_10/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[11]/CLK
  Logical resource: clock/M_counter_q_11/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[15]/CLK
  Logical resource: clock/M_counter_q_12/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[15]/CLK
  Logical resource: clock/M_counter_q_13/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[15]/CLK
  Logical resource: clock/M_counter_q_14/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[15]/CLK
  Logical resource: clock/M_counter_q_15/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[23]/CLK
  Logical resource: clock/M_counter_q_20/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[23]/CLK
  Logical resource: clock/M_counter_q_21/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[23]/CLK
  Logical resource: clock/M_counter_q_22/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[23]/CLK
  Logical resource: clock/M_counter_q_23/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: clock/M_counter_q_24/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: clock/M_counter_q_25/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: clock/M_counter_q_26/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: clock/M_counter_q_27/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[19]/CLK
  Logical resource: clock/state/M_state_q/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clock/M_counter_q[19]/CLK
  Logical resource: clock/M_counter_q_17/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.636|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 457 paths, 0 nets, and 100 connections

Design statistics:
   Minimum period:   3.636ns{1}   (Maximum frequency: 275.027MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 05 17:10:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



