Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 23 16:46:21 2023
| Host         : LAPTOP-5UF41QPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_ejemplo_basico_picoblaze_3_Nexys_4DDR_timing_summary_routed.rpt -pb top_ejemplo_basico_picoblaze_3_Nexys_4DDR_timing_summary_routed.pb -rpx top_ejemplo_basico_picoblaze_3_Nexys_4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : top_ejemplo_basico_picoblaze_3_Nexys_4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Gen_CE_1kHz/ce_1KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.181        0.000                      0                  682        0.101        0.000                      0                  682        3.750        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.181        0.000                      0                  682        0.101        0.000                      0                  682        3.750        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 4.034ns (46.434%)  route 4.654ns (53.566%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 r  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 r  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.613    10.969    Inputs_select/port_id[0]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.118    11.087 f  Inputs_select/alu_mux_loop[5].mux_lut_i_1/O
                         net (fo=1, routed)           0.433    11.520    Picoblaze/picoblaze3/in_port[5]
    SLICE_X45Y83         LUT3 (Prop_lut3_I1_O)        0.326    11.846 f  Picoblaze/picoblaze3/alu_mux_loop[5].mux_lut/O
                         net (fo=1, routed)           0.433    12.280    Picoblaze/picoblaze3/input_group_5
    SLICE_X45Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.404 f  Picoblaze/picoblaze3/alu_mux_loop[5].shift_in_muxf5/O
                         net (fo=3, routed)           0.794    13.198    Picoblaze/picoblaze3/D1_in
    SLICE_X47Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.322 r  Picoblaze/picoblaze3/high_zero_lut/O
                         net (fo=1, routed)           0.000    13.322    Picoblaze/picoblaze3/high_zero
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.962 r  Picoblaze/picoblaze3/low_zero_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.962    Picoblaze/picoblaze3/zero_fast_route
    SLICE_X47Y83         FDRE                                         r  Picoblaze/picoblaze3/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.506    14.929    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  Picoblaze/picoblaze3/zero_flag_flop/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.062    15.142    Picoblaze/picoblaze3/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[1].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 3.074ns (38.401%)  route 4.931ns (61.599%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.724    11.079    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.203 r  Inputs_select/alu_mux_loop[1].mux_lut_i_1/O
                         net (fo=1, routed)           0.560    11.764    Picoblaze/picoblaze3/in_port[1]
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    11.888 r  Picoblaze/picoblaze3/alu_mux_loop[1].mux_lut/O
                         net (fo=1, routed)           0.643    12.531    Picoblaze/picoblaze3/input_group_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  Picoblaze/picoblaze3/alu_mux_loop[1].shift_in_muxf5/O
                         net (fo=3, routed)           0.625    13.279    Picoblaze/picoblaze3/reg_loop[1].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[1].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[1].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[1].register_bit/DP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.843    Picoblaze/picoblaze3/reg_loop[1].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[0].register_bit/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 3.270ns (41.672%)  route 4.577ns (58.328%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.724    11.079    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.118    11.197 r  Inputs_select/alu_mux_loop[0].mux_lut_i_1/O
                         net (fo=1, routed)           0.306    11.504    Picoblaze/picoblaze3/in_port[0]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.326    11.830 r  Picoblaze/picoblaze3/alu_mux_loop[0].mux_lut/O
                         net (fo=1, routed)           0.489    12.319    Picoblaze/picoblaze3/input_group_0
    SLICE_X44Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.443 r  Picoblaze/picoblaze3/alu_mux_loop[0].shift_in_muxf5/O
                         net (fo=3, routed)           0.679    13.121    Picoblaze/picoblaze3/reg_loop[0].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[0].register_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[0].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[0].register_bit/SP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    14.873    Picoblaze/picoblaze3/reg_loop[0].register_bit/SP
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[1].register_bit/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 3.074ns (38.401%)  route 4.931ns (61.599%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.724    11.079    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.203 r  Inputs_select/alu_mux_loop[1].mux_lut_i_1/O
                         net (fo=1, routed)           0.560    11.764    Picoblaze/picoblaze3/in_port[1]
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    11.888 r  Picoblaze/picoblaze3/alu_mux_loop[1].mux_lut/O
                         net (fo=1, routed)           0.643    12.531    Picoblaze/picoblaze3/input_group_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  Picoblaze/picoblaze3/alu_mux_loop[1].shift_in_muxf5/O
                         net (fo=3, routed)           0.625    13.279    Picoblaze/picoblaze3/reg_loop[1].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[1].register_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[1].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[1].register_bit/SP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011    15.070    Picoblaze/picoblaze3/reg_loop[1].register_bit/SP
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[0].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 3.270ns (42.702%)  route 4.388ns (57.298%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.724    11.079    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.118    11.197 r  Inputs_select/alu_mux_loop[0].mux_lut_i_1/O
                         net (fo=1, routed)           0.306    11.504    Picoblaze/picoblaze3/in_port[0]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.326    11.830 r  Picoblaze/picoblaze3/alu_mux_loop[0].mux_lut/O
                         net (fo=1, routed)           0.489    12.319    Picoblaze/picoblaze3/input_group_0
    SLICE_X44Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.443 r  Picoblaze/picoblaze3/alu_mux_loop[0].shift_in_muxf5/O
                         net (fo=3, routed)           0.489    12.932    Picoblaze/picoblaze3/reg_loop[0].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[0].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[0].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[0].register_bit/DP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.832    Picoblaze/picoblaze3/reg_loop[0].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 3.270ns (42.911%)  route 4.351ns (57.089%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.567    10.922    Inputs_select/port_id[0]
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.118    11.040 r  Inputs_select/alu_mux_loop[7].mux_lut_i_1/O
                         net (fo=1, routed)           0.483    11.524    Picoblaze/picoblaze3/in_port[7]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.326    11.850 r  Picoblaze/picoblaze3/alu_mux_loop[7].mux_lut/O
                         net (fo=1, routed)           0.433    12.283    Picoblaze/picoblaze3/input_group_7
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.407 r  Picoblaze/picoblaze3/alu_mux_loop[7].shift_in_muxf5/O
                         net (fo=3, routed)           0.488    12.895    Picoblaze/picoblaze3/reg_loop[7].register_bit/D
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.506    14.929    Picoblaze/picoblaze3/reg_loop[7].register_bit/WCLK
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/CLK
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X46Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.822    Picoblaze/picoblaze3/reg_loop[7].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[5].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 3.270ns (42.821%)  route 4.366ns (57.179%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.613    10.969    Inputs_select/port_id[0]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.118    11.087 r  Inputs_select/alu_mux_loop[5].mux_lut_i_1/O
                         net (fo=1, routed)           0.433    11.520    Picoblaze/picoblaze3/in_port[5]
    SLICE_X45Y83         LUT3 (Prop_lut3_I1_O)        0.326    11.846 r  Picoblaze/picoblaze3/alu_mux_loop[5].mux_lut/O
                         net (fo=1, routed)           0.433    12.280    Picoblaze/picoblaze3/input_group_5
    SLICE_X45Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.404 r  Picoblaze/picoblaze3/alu_mux_loop[5].shift_in_muxf5/O
                         net (fo=3, routed)           0.507    12.911    Picoblaze/picoblaze3/reg_loop[5].register_bit/D
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[5].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.506    14.929    Picoblaze/picoblaze3/reg_loop[5].register_bit/WCLK
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[5].register_bit/DP/CLK
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X46Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.842    Picoblaze/picoblaze3/reg_loop[5].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[6].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.074ns (41.169%)  route 4.393ns (58.831%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.567    10.922    Inputs_select/port_id[0]
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.046 r  Inputs_select/alu_mux_loop[6].mux_lut_i_1/O
                         net (fo=1, routed)           0.532    11.578    Picoblaze/picoblaze3/in_port[6]
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.124    11.702 r  Picoblaze/picoblaze3/alu_mux_loop[6].mux_lut/O
                         net (fo=1, routed)           0.423    12.126    Picoblaze/picoblaze3/input_group_6
    SLICE_X44Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.250 r  Picoblaze/picoblaze3/alu_mux_loop[6].shift_in_muxf5/O
                         net (fo=3, routed)           0.491    12.741    Picoblaze/picoblaze3/reg_loop[6].register_bit/D
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[6].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.506    14.929    Picoblaze/picoblaze3/reg_loop[6].register_bit/WCLK
    SLICE_X46Y83         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[6].register_bit/DP/CLK
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X46Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.673    Picoblaze/picoblaze3/reg_loop[6].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[3].register_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 3.277ns (43.056%)  route 4.334ns (56.944%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.728    11.083    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.119    11.202 r  Inputs_select/alu_mux_loop[3].mux_lut_i_1/O
                         net (fo=1, routed)           0.444    11.646    Picoblaze/picoblaze3/in_port[3]
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.332    11.978 r  Picoblaze/picoblaze3/alu_mux_loop[3].mux_lut/O
                         net (fo=1, routed)           0.292    12.270    Picoblaze/picoblaze3/input_group_3
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.394 r  Picoblaze/picoblaze3/alu_mux_loop[3].shift_in_muxf5/O
                         net (fo=3, routed)           0.491    12.885    Picoblaze/picoblaze3/reg_loop[3].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[3].register_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[3].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[3].register_bit/DP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.823    Picoblaze/picoblaze3/reg_loop[3].register_bit/DP
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/reg_loop[3].register_bit/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 3.277ns (42.992%)  route 4.345ns (57.008%))
  Logic Levels:           5  (LUT2=1 LUT3=3 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.672     5.274    Picoblaze/memoria_de_programa/clk_micro_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.728 r  Picoblaze/memoria_de_programa/kcpsm6_rom/DOADO[4]
                         net (fo=10, routed)          1.947     9.675    Picoblaze/picoblaze3/reg_loop[7].register_bit/DPRA0
    SLICE_X46Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.799 f  Picoblaze/picoblaze3/reg_loop[7].register_bit/DP/O
                         net (fo=1, routed)           0.433    10.232    Picoblaze/picoblaze3/sy_7
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.124    10.356 f  Picoblaze/picoblaze3/reg_loop[7].operand_select_mux/O
                         net (fo=21, routed)          0.728    11.083    Inputs_select/port_id[0]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.119    11.202 r  Inputs_select/alu_mux_loop[3].mux_lut_i_1/O
                         net (fo=1, routed)           0.444    11.646    Picoblaze/picoblaze3/in_port[3]
    SLICE_X43Y84         LUT3 (Prop_lut3_I1_O)        0.332    11.978 r  Picoblaze/picoblaze3/alu_mux_loop[3].mux_lut/O
                         net (fo=1, routed)           0.292    12.270    Picoblaze/picoblaze3/input_group_3
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.394 r  Picoblaze/picoblaze3/alu_mux_loop[3].shift_in_muxf5/O
                         net (fo=3, routed)           0.502    12.896    Picoblaze/picoblaze3/reg_loop[3].register_bit/D
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[3].register_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_micro (IN)
                         net (fo=0)                   0.000    10.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.507    14.930    Picoblaze/picoblaze3/reg_loop[3].register_bit/WCLK
    SLICE_X46Y84         RAMD32                                       r  Picoblaze/picoblaze3/reg_loop[3].register_bit/SP/CLK
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.853    Picoblaze/picoblaze3/reg_loop[3].register_bit/SP
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART/Inst_uart_tx/kcuart/hot_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/Inst_uart_tx/kcuart/delay14_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.570     1.489    UART/Inst_uart_tx/kcuart/clk_micro_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  UART/Inst_uart_tx/kcuart/hot_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  UART/Inst_uart_tx/kcuart/hot_state_reg/Q
                         net (fo=1, routed)           0.113     1.743    UART/Inst_uart_tx/kcuart/hot_state
    SLICE_X34Y92         SRL16E                                       r  UART/Inst_uart_tx/kcuart/delay14_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.840     2.005    UART/Inst_uart_tx/kcuart/clk_micro_IBUF_BUFG
    SLICE_X34Y92         SRL16E                                       r  UART/Inst_uart_tx/kcuart/delay14_srl/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X34Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.642    UART/Inst_uart_tx/kcuart/delay14_srl
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/stack_count_loop[1].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.481    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  Picoblaze/picoblaze3/stack_count_loop[1].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Picoblaze/picoblaze3/stack_count_loop[1].register_bit/Q
                         net (fo=12, routed)          0.281     1.927    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/A1
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.997    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/WCLK
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X60Y85         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.805    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/stack_count_loop[1].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.481    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  Picoblaze/picoblaze3/stack_count_loop[1].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Picoblaze/picoblaze3/stack_count_loop[1].register_bit/Q
                         net (fo=12, routed)          0.281     1.927    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/A1
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.997    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/WCLK
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X60Y85         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.805    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/pc_loop[1].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.479    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  Picoblaze/picoblaze3/pc_loop[1].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Picoblaze/picoblaze3/pc_loop[1].register_bit/Q
                         net (fo=4, routed)           0.122     1.743    Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/D
    SLICE_X60Y83         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     1.995    Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/WCLK
    SLICE_X60Y83         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y83         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.614    Picoblaze/picoblaze3/stack_ram_loop[1].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/toggle_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/int_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.616%)  route 0.308ns (62.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.479    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  Picoblaze/picoblaze3/toggle_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Picoblaze/picoblaze3/toggle_flop/Q
                         net (fo=22, routed)          0.308     1.929    Picoblaze/picoblaze3/I0
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.974 r  Picoblaze/picoblaze3/int_pulse_lut/O
                         net (fo=1, routed)           0.000     1.974    Picoblaze/picoblaze3/int_pulse
    SLICE_X45Y85         FDRE                                         r  Picoblaze/picoblaze3/int_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.833     1.998    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  Picoblaze/picoblaze3/int_flop/C
                         clock pessimism             -0.250     1.747    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.091     1.838    Picoblaze/picoblaze3/int_flop
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Gest_Interrupt/Inst_detector_flancos_0/entrada_t_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gest_Interrupt/Inst_rs_flip_flop_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.564     1.483    Gest_Interrupt/Inst_detector_flancos_0/clk_micro_IBUF_BUFG
    SLICE_X43Y85         FDCE                                         r  Gest_Interrupt/Inst_detector_flancos_0/entrada_t_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  Gest_Interrupt/Inst_detector_flancos_0/entrada_t_1_reg/Q
                         net (fo=1, routed)           0.091     1.715    Gest_Interrupt/Inst_detector_flancos_0/entrada_t_1
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.760 r  Gest_Interrupt/Inst_detector_flancos_0/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.760    Gest_Interrupt/Inst_rs_flip_flop_0/q_reg_0
    SLICE_X42Y85         FDCE                                         r  Gest_Interrupt/Inst_rs_flip_flop_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.833     1.998    Gest_Interrupt/Inst_rs_flip_flop_0/clk_micro_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  Gest_Interrupt/Inst_rs_flip_flop_0/q_reg/C
                         clock pessimism             -0.501     1.496    
    SLICE_X42Y85         FDCE (Hold_fdce_C_D)         0.121     1.617    Gest_Interrupt/Inst_rs_flip_flop_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/pc_loop[3].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.344%)  route 0.134ns (48.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.479    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  Picoblaze/picoblaze3/pc_loop[3].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Picoblaze/picoblaze3/pc_loop[3].register_bit/Q
                         net (fo=4, routed)           0.134     1.754    Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/D
    SLICE_X60Y83         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     1.995    Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/WCLK
    SLICE_X60Y83         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y83         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.608    Picoblaze/picoblaze3/stack_ram_loop[3].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/pc_loop[8].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.981%)  route 0.141ns (50.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.481    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  Picoblaze/picoblaze3/pc_loop[8].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Picoblaze/picoblaze3/pc_loop[8].register_bit/Q
                         net (fo=4, routed)           0.141     1.763    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/D
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.997    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/WCLK
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/CLK
                         clock pessimism             -0.502     1.494    
    SLICE_X60Y85         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.615    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/stack_count_loop[0].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.481    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  Picoblaze/picoblaze3/stack_count_loop[0].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Picoblaze/picoblaze3/stack_count_loop[0].register_bit/Q
                         net (fo=12, routed)          0.312     1.957    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/A0
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.997    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/WCLK
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X60Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    Picoblaze/picoblaze3/stack_ram_loop[8].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Picoblaze/picoblaze3/stack_count_loop[0].register_bit/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.481    Picoblaze/picoblaze3/clk_micro_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  Picoblaze/picoblaze3/stack_count_loop[0].register_bit/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Picoblaze/picoblaze3/stack_count_loop[0].register_bit/Q
                         net (fo=12, routed)          0.312     1.957    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/A0
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_micro (IN)
                         net (fo=0)                   0.000     0.000    clk_micro
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_micro_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_micro_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_micro_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.997    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/WCLK
    SLICE_X60Y85         RAMS32                                       r  Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X60Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    Picoblaze/picoblaze3/stack_ram_loop[9].stack_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_micro }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34    Picoblaze/memoria_de_programa/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_micro_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y95    Gen_CE_1kHz/ce_1KHz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y96    Gen_CE_1kHz/cont_1kHz_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y85    Gest_Interrupt/Inst_d_flip_flop/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y84    Gest_Interrupt/Inst_detector_flancos_0/entrada_s_aux_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y85    Gest_Interrupt/Inst_detector_flancos_0/entrada_t_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y89    Gest_Interrupt/Inst_detector_flancos_1/entrada_s_aux_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y85    Gest_Interrupt/Inst_detector_flancos_1/entrada_t_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y85    Gest_Interrupt/Inst_rs_flip_flop_0/q_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[7].register_bit/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    Picoblaze/picoblaze3/store_loop[4].memory_bit/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    Picoblaze/picoblaze3/store_loop[5].memory_bit/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    Picoblaze/picoblaze3/store_loop[6].memory_bit/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    Picoblaze/picoblaze3/store_loop[7].memory_bit/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[4].register_bit/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[4].register_bit/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[5].register_bit/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[5].register_bit/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[6].register_bit/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[0].register_bit/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[0].register_bit/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y83    Picoblaze/picoblaze3/reg_loop[7].register_bit/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y83    Picoblaze/picoblaze3/stack_ram_loop[0].stack_bit/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y83    Picoblaze/picoblaze3/stack_ram_loop[0].stack_bit/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    Picoblaze/picoblaze3/store_loop[4].memory_bit/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[1].register_bit/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[1].register_bit/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[2].register_bit/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84    Picoblaze/picoblaze3/reg_loop[2].register_bit/SP/CLK



