var classDS2411Core =
[
    [ "mapping", "classDS2411Core_1_1mapping.html", null ],
    [ "rtl", "classDS2411Core_1_1rtl.html", "classDS2411Core_1_1rtl" ],
    [ "TPD_G", "classDS2411Core.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "SIMULATION_G", "classDS2411Core.html#ac6de36aa80aba7f5067e4172962ede27", null ],
    [ "SIM_OUTPUT_G", "classDS2411Core.html#aeb7d50c291806b7df8584f613757c246", null ],
    [ "CLK_PERIOD_G", "classDS2411Core.html#aa1b05411769edd4978c581f756b8b4a4", null ],
    [ "SMPL_TIME_G", "classDS2411Core.html#a3864e41e76be5158d981ee8bd1e88730", null ],
    [ "clk", "classDS2411Core.html#a35cb17d745b556998a2f6598d0c44d03", null ],
    [ "rst", "classDS2411Core.html#a602747d879d10cc8dcd54a74d27f7c7d", null ],
    [ "fdSerSdio", "classDS2411Core.html#a4bff9e182ad92064994188baac66e104", null ],
    [ "fdSerDin", "classDS2411Core.html#a72648e23e87111a233b8a18dc9dee9af", null ],
    [ "fdValue", "classDS2411Core.html#a1864f8cbb9641e1e765e889c790e2ab8", null ],
    [ "fdValid", "classDS2411Core.html#ae5264a5b4239fc4304b75419b8be9aa6", null ],
    [ "IEEE", "classDS2411Core.html#ae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "STD_LOGIC_1164", "classDS2411Core.html#aa4b2b25246a821511120e3149b003563", null ],
    [ "surf", "classDS2411Core.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classDS2411Core.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "ieee", "classDS2411Core.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classDS2411Core.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classDS2411Core.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classDS2411Core.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "UNISIM", "classDS2411Core.html#afd13b50585152f6756d196bf3f1c52ac", null ],
    [ "VCOMPONENTS", "classDS2411Core.html#af7dabcc6b22cfac21d9188de6b952c14", null ]
];