Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May 24 15:42:09 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file ../vivado-runs/post_synth_timing_summary.rpt
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1264)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.097      -12.360                    128                30488        0.043        0.000                      0                30488        3.000        0.000                       0                  7532  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkout0             {0.000 5.000}      10.000          100.000         
  clkout1             {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  clkout0                  -0.097      -12.360                    128                30196        0.043        0.000                      0                30196        3.750        0.000                       0                  7430  
  clkout1                  19.370        0.000                      0                  260        0.146        0.000                      0                  260       12.000        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout1             1.116        0.000                      0                   43        0.320        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                MMCM_clock_gen_inst/clkin1_ibufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                MMCM_clock_gen_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :          128  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation      -12.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 2.289ns (23.656%)  route 7.387ns (76.344%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.938    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     1.458 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.258    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.584     2.938    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/clk
                         FDRE                                         r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/Q
                         net (fo=2, unplaced)         0.752     4.146    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/mux2to1_aluop2_inst/i_in1[3]
                         LUT3 (Prop_lut3_I0_O)        0.319     4.465 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/mux2to1_aluop2_inst/o_muxout[3]_INST_0/O
                         net (fo=70, unplaced)        0.510     4.975    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/i_op2[3]
                         LUT2 (Prop_lut2_I0_O)        0.150     5.125 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[8]_INST_0_i_5/O
                         net (fo=12, unplaced)        0.950     6.075    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[8]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.199 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[1]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.449     6.648    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[1]_INST_0_i_4/O
                         net (fo=2, unplaced)         0.460     7.232    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[1]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_17/O
                         net (fo=1, unplaced)         0.449     7.805    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_17_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.449     8.378    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     8.502 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     8.951    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0/O
                         net (fo=1, unplaced)         0.449     9.524    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/alu_result_reg_raw[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     9.648 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst_i_2/O
                         net (fo=5, unplaced)         0.477    10.125    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/i_addr[0]
                         LUT2 (Prop_lut2_I1_O)        0.124    10.249 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1/O
                         net (fo=34, unplaced)        0.522    10.771    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_we[2]_INST_0/O
                         net (fo=3, unplaced)         0.467    11.362    cores_wrapper/row_gen[0].col_gen[0].core_inst/RVcore_wr_en[2]
                         LUT4 (Prop_lut4_I3_O)        0.124    11.486 f  cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst_i_1/O
                         net (fo=5, unplaced)         0.477    11.963    cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/i_mmio_wen
                         LUT2 (Prop_lut2_I1_O)        0.124    12.087 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out[15]_i_1/O
                         net (fo=16, unplaced)        0.527    12.614    cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out[15]_i_1_n_0
                         FDRE                                         r  cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.678    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    11.388 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.148    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.439    12.678    cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/clk
                         FDRE                                         r  cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.074    12.720    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.518    cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.704    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.226 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.114     0.704    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/clk
                         FDRE                                         r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/pcdatain_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.985    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/DIA0
                         RAMD32                                       r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     1.057    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.414 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.259     1.057    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/WCLK
                         RAMD32                                       r  cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.208     0.849    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.943    cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       19.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.370ns  (required time - arrival time)
  Source:                 cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout1 rise@25.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.826ns (52.047%)  route 2.604ns (47.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.938    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.480     1.458 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800     2.258    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.584     2.938    cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/clkb
                         RAMB36E1                                     r  cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.392 r  cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/RAM_reg/DOADO[1]
                         net (fo=1, unplaced)         0.800     6.192    cores_wrapper/row_gen[2].col_gen[2].core_inst/VRAM_rd_data_vga[1]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.316 r  cores_wrapper/row_gen[2].col_gen[2].core_inst/o_VRAM_rd_data[1]_INST_0/O
                         net (fo=1, unplaced)         0.902     7.218    cores_wrapper/p_9_in[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.342 r  cores_wrapper/global_rd_data[1]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     8.244    cores_wrapper/row_mux[2][1]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.368 r  cores_wrapper/global_rd_data[1]_INST_0/O
                         net (fo=1, unplaced)         0.000     8.368    vga_controller_inst/VRAM_data[1]
                         FDRE                                         r  vga_controller_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    27.148    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.091    27.239 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    27.678    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.290    26.388 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760    27.148    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.091    27.239 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.439    27.678    vga_controller_inst/clk
                         FDRE                                         r  vga_controller_inst/pixel_data_reg[1]/C
                         clock pessimism              0.115    27.793    
                         clock uncertainty           -0.085    27.709    
                         FDRE (Setup_fdre_C_D)        0.029    27.738    vga_controller_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.738    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 19.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_controller_inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.704    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.477     0.226 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.114     0.704    vga_controller_inst/clk
                         FDRE                                         r  vga_controller_inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  vga_controller_inst/h_count_reg[5]/Q
                         net (fo=5, unplaced)         0.143     0.987    vga_controller_inst/h_count_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.085 r  vga_controller_inst/h_count[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    vga_controller_inst/h_count[5]_i_1_n_0
                         FDRE                                         r  vga_controller_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     1.057    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.643     0.414 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.259     1.057    vga_controller_inst/clk
                         FDRE                                         r  vga_controller_inst/h_count_reg[5]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    vga_controller_inst/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424               cores_wrapper/row_gen[0].col_gen[0].core_inst/vram_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360              MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               VGA_B_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout1 rise@25.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        3.057ns  (logic 0.851ns (27.840%)  route 2.206ns (72.160%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 22.938 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800    22.258    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.096    22.354 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    22.938    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    21.458 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    22.258    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.096    22.354 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.584    22.938    sync_reset_gen_inst/clk
                         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    23.394 r  sync_reset_gen_inst/reset_sync3_reg/Q
                         net (fo=1, unplaced)         0.800    24.194    sync_reset_gen_inst/reset_sync3
                         BUFG (Prop_bufg_I_O)         0.271    24.465 r  sync_reset_gen_inst/glob_buf_sync_reset/O
                         net (fo=1586, unplaced)      0.584    25.049    vga_controller_inst/reset
                         LUT2 (Prop_lut2_I1_O)        0.124    25.173 r  vga_controller_inst/h_count[10]_i_1/O
                         net (fo=11, unplaced)        0.822    25.995    vga_controller_inst/h_count[10]_i_1_n_0
                         FDRE                                         r  vga_controller_inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    27.148    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.091    27.239 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    27.678    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.290    26.388 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760    27.148    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.091    27.239 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.439    27.678    vga_controller_inst/clk
                         FDRE                                         r  vga_controller_inst/h_count_reg[0]/C
                         clock pessimism              0.070    27.748    
                         clock uncertainty           -0.205    27.544    
                         FDRE (Setup_fdre_C_R)       -0.433    27.111    vga_controller_inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.111    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.221ns (32.882%)  route 0.451ns (67.118%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.704    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.226 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.564    MMCM_clock_gen_inst/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7428, unplaced)      0.114     0.704    sync_reset_gen_inst/clk
                         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  sync_reset_gen_inst/reset_sync3_reg/Q
                         net (fo=1, unplaced)         0.337     1.182    sync_reset_gen_inst/reset_sync3
                         BUFG (Prop_bufg_I_O)         0.080     1.262 r  sync_reset_gen_inst/glob_buf_sync_reset/O
                         net (fo=1586, unplaced)      0.114     1.376    proc_rst
                         FDRE                                         r  VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/CLKIN1
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     1.057    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.643     0.414 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355     0.769    MMCM_clock_gen_inst/clkout1
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, unplaced)        0.259     1.057    clkout1
                         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism             -0.188     0.869    
                         clock uncertainty            0.205     1.074    
                         FDRE (Hold_fdre_C_R)        -0.018     1.056    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.320    





