$date
	Sat Oct 31 01:05:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! Y $end
$scope module G1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
1"
x!
$end
#1
1%
0!
0"
1$
#2
0%
1!
1"
1#
0$
#3
0"
#4
1%
0!
1"
#5
0"
#6
1"
0#
#7
0"
#8
0%
1!
1"
1#
#9
0"
#10
1%
0!
1"
#11
0"
#12
0%
1!
1"
#13
0"
