TimeQuest Timing Analyzer report for eth_pc_loop
Tue Oct 29 09:12:09 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'eth_tx_clk'
 14. Slow 1200mV 85C Model Setup: 'eth_rx_clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'eth_rx_clk'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'eth_tx_clk'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. MTBF Summary
 29. Synchronizer Summary
 30. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 54. Slow 1200mV 0C Model Fmax Summary
 55. Slow 1200mV 0C Model Setup Summary
 56. Slow 1200mV 0C Model Hold Summary
 57. Slow 1200mV 0C Model Recovery Summary
 58. Slow 1200mV 0C Model Removal Summary
 59. Slow 1200mV 0C Model Minimum Pulse Width Summary
 60. Slow 1200mV 0C Model Setup: 'eth_tx_clk'
 61. Slow 1200mV 0C Model Setup: 'eth_rx_clk'
 62. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Hold: 'eth_rx_clk'
 64. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Hold: 'eth_tx_clk'
 66. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. MTBF Summary
 76. Synchronizer Summary
 77. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'eth_tx_clk'
107. Fast 1200mV 0C Model Setup: 'eth_rx_clk'
108. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Hold: 'eth_rx_clk'
110. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
111. Fast 1200mV 0C Model Hold: 'eth_tx_clk'
112. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
113. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
147. Multicorner Timing Analysis Summary
148. Setup Times
149. Hold Times
150. Clock to Output Times
151. Minimum Clock to Output Times
152. Board Trace Model Assignments
153. Input Transition Times
154. Signal Integrity Metrics (Slow 1200mv 0c Model)
155. Signal Integrity Metrics (Slow 1200mv 85c Model)
156. Signal Integrity Metrics (Fast 1200mv 0c Model)
157. Setup Transfers
158. Hold Transfers
159. Recovery Transfers
160. Removal Transfers
161. Report TCCS
162. Report RSKM
163. Unconstrained Paths
164. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; eth_pc_loop                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 4.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processors 1-4         ; 100.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; eth_pc_loop.sdc ; OK     ; Tue Oct 29 09:12:06 2019 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; eth_rx_clk          ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eth_rx_clk }          ;
; eth_tx_clk          ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eth_tx_clk }          ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 57.88 MHz ; 57.88 MHz       ; altera_reserved_tck ;      ;
; 58.4 MHz  ; 58.4 MHz        ; eth_tx_clk          ;      ;
; 89.22 MHz ; 89.22 MHz       ; eth_rx_clk          ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 22.877 ; 0.000         ;
; eth_rx_clk          ; 28.792 ; 0.000         ;
; altera_reserved_tck ; 41.361 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_rx_clk          ; 0.371 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
; eth_tx_clk          ; 0.485 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.398 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.129 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; eth_tx_clk          ; 19.486 ; 0.000              ;
; eth_rx_clk          ; 19.553 ; 0.000              ;
; altera_reserved_tck ; 49.444 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_tx_clk'                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.877 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.329     ;
; 22.881 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.325     ;
; 22.990 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.216     ;
; 23.022 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.184     ;
; 23.026 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.180     ;
; 23.045 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.161     ;
; 23.049 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.157     ;
; 23.135 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.071     ;
; 23.158 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 17.048     ;
; 23.264 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.942     ;
; 23.409 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.797     ;
; 23.432 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.774     ;
; 23.468 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.930     ;
; 23.545 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.661     ;
; 23.549 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.657     ;
; 23.613 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.785     ;
; 23.627 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.579     ;
; 23.631 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.575     ;
; 23.636 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.762     ;
; 23.658 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.548     ;
; 23.666 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.540     ;
; 23.679 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.939     ;
; 23.683 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.935     ;
; 23.714 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.492     ;
; 23.740 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.466     ;
; 23.792 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.826     ;
; 23.811 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.395     ;
; 23.823 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.575     ;
; 23.834 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.372     ;
; 23.859 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.347     ;
; 23.866 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.463     ;
; 23.870 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.459     ;
; 23.882 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.324     ;
; 23.932 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.274     ;
; 23.936 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.393     ;
; 23.940 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.389     ;
; 23.968 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.430     ;
; 23.979 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.350     ;
; 23.991 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.407     ;
; 24.010 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.319     ;
; 24.014 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.192     ;
; 24.014 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.315     ;
; 24.049 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.280     ;
; 24.066 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.552     ;
; 24.073 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.133     ;
; 24.108 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.221     ;
; 24.112 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.217     ;
; 24.123 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.206     ;
; 24.136 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.262     ;
; 24.157 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.172     ;
; 24.161 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.168     ;
; 24.175 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.031     ;
; 24.179 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.027     ;
; 24.182 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 16.024     ;
; 24.218 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.988     ;
; 24.218 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 16.180     ;
; 24.221 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.108     ;
; 24.234 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.095     ;
; 24.238 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.091     ;
; 24.241 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.965     ;
; 24.253 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.076     ;
; 24.270 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.789      ; 16.540     ;
; 24.270 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.059     ;
; 24.288 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.918     ;
; 24.323 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 16.006     ;
; 24.334 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.872     ;
; 24.334 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.187      ; 15.874     ;
; 24.347 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.982     ;
; 24.354 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.187      ; 15.854     ;
; 24.382 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.824     ;
; 24.397 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.932     ;
; 24.416 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.790     ;
; 24.457 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 16.064     ;
; 24.464 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.742     ;
; 24.468 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.150     ;
; 24.491 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 15.907     ;
; 24.495 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.834     ;
; 24.498 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.708     ;
; 24.516 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.597      ; 16.102     ;
; 24.527 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 15.994     ;
; 24.544 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.785     ;
; 24.562 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.644     ;
; 24.573 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 15.825     ;
; 24.601 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 15.920     ;
; 24.621 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.708     ;
; 24.624 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.582     ;
; 24.625 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.789      ; 16.185     ;
; 24.655 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.674     ;
; 24.658 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.187      ; 15.550     ;
; 24.699 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 15.822     ;
; 24.703 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.626     ;
; 24.718 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.488     ;
; 24.725 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.604     ;
; 24.741 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.465     ;
; 24.748 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 15.773     ;
; 24.766 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.377      ; 15.632     ;
; 24.773 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.556     ;
; 24.799 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.308      ; 15.530     ;
; 24.812 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.500      ; 15.709     ;
; 24.823 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.185      ; 15.383     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_rx_clk'                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 28.792 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.986     ; 10.243     ;
; 28.884 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.986     ; 10.151     ;
; 28.961 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.806     ; 10.254     ;
; 29.122 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.986     ; 9.913      ;
; 29.771 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.806     ; 9.444      ;
; 30.151 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.806     ; 9.064      ;
; 30.201 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.806     ; 9.014      ;
; 30.538 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 9.068      ;
; 30.566 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.673      ;
; 30.566 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.673      ;
; 30.574 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.095      ; 9.542      ;
; 30.574 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.095      ; 9.542      ;
; 30.639 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.427     ; 8.955      ;
; 30.665 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.574      ;
; 30.665 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.574      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.874      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.740 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.538     ; 8.743      ;
; 30.755 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.851      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.831 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.775      ;
; 30.871 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.427     ; 8.723      ;
; 30.903 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.889     ; 8.229      ;
; 30.920 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.723     ; 8.378      ;
; 30.959 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.647      ;
; 30.984 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.583      ;
; 30.984 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.583      ;
; 31.006 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.600      ;
; 31.019 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.723     ; 8.279      ;
; 31.031 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.575      ;
; 31.082 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.060     ; 8.879      ;
; 31.129 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.438      ;
; 31.129 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.438      ;
; 31.138 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.415     ; 8.468      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.150 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.784      ;
; 31.178 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.389      ;
; 31.178 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.546      ; 9.389      ;
; 31.187 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.365     ; 8.469      ;
; 31.236 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.003      ;
; 31.236 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.218      ; 9.003      ;
; 31.289 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.060     ; 8.672      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
; 31.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.087     ; 8.639      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 8.840      ;
; 41.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 8.732      ;
; 41.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 8.712      ;
; 41.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 8.495      ;
; 41.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 8.353      ;
; 42.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 7.939      ;
; 42.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 7.786      ;
; 43.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.952      ;
; 43.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.917      ;
; 43.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.915      ;
; 43.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.902      ;
; 43.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.877      ;
; 43.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.767      ;
; 43.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.764      ;
; 43.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.648      ;
; 43.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.579      ;
; 43.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 6.431      ;
; 44.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.037      ;
; 44.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.629      ;
; 44.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 5.487      ;
; 45.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.630      ;
; 45.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.563      ;
; 45.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.438      ;
; 46.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.969      ;
; 46.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.873      ;
; 46.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.689      ;
; 47.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.926      ;
; 49.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.167      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.653      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.577      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.341      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.294      ;
; 92.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.300      ;
; 92.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.276      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.192      ;
; 92.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.168      ;
; 92.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.172      ;
; 92.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.148      ;
; 92.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.955      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.931      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.880      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.871      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.610      ; 1.235      ;
; 0.437 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 0.820      ;
; 0.444 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 0.827      ;
; 0.463 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 0.846      ;
; 0.471 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 0.799      ;
; 0.485 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.491 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 0.819      ;
; 0.491 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 0.819      ;
; 0.498 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.591      ; 1.301      ;
; 0.529 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.533 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.800      ;
; 0.534 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.801      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.802      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.803      ;
; 0.543 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.810      ;
; 0.544 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.811      ;
; 0.552 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.820      ;
; 0.553 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.820      ;
; 0.561 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.827      ;
; 0.575 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.465      ; 1.252      ;
; 0.594 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 0.977      ;
; 0.598 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 0.926      ;
; 0.603 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.423      ; 1.238      ;
; 0.605 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.026      ; 0.843      ;
; 0.620 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 0.948      ;
; 0.623 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.330      ; 1.207      ;
; 0.633 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.373      ; 1.218      ;
; 0.647 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.329      ; 1.230      ;
; 0.655 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.329      ; 1.238      ;
; 0.664 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 1.047      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.330      ; 1.253      ;
; 0.672 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 1.000      ;
; 0.675 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.329      ; 1.258      ;
; 0.689 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.330      ; 1.273      ;
; 0.690 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.287      ; 1.231      ;
; 0.694 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.962      ;
; 0.696 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 1.024      ;
; 0.705 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.171      ; 1.088      ;
; 0.714 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 1.042      ;
; 0.718 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.986      ;
; 0.723 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.610      ; 1.587      ;
; 0.724 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.016      ; 0.952      ;
; 0.725 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.992      ;
; 0.727 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.992      ;
; 0.727 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.992      ;
; 0.730 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.998      ;
; 0.732 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.000      ;
; 0.732 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.000      ;
; 0.733 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.998      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 1.000      ;
; 0.737 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 1.002      ;
; 0.744 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.012      ;
; 0.751 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.018      ;
; 0.751 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.018      ;
; 0.753 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.019      ;
; 0.753 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 1.018      ;
; 0.754 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.020      ;
; 0.757 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.023      ;
; 0.760 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.071      ; 1.043      ;
; 0.763 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.636      ; 1.611      ;
; 0.773 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.116      ; 1.101      ;
; 0.780 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.003     ; 0.989      ;
; 0.781 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.003     ; 0.990      ;
; 0.786 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.037      ; 1.035      ;
; 0.790 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.056      ;
; 0.793 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.089      ; 1.097      ;
; 0.797 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.058      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.776      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.778      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.808      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.809      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.823      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.823      ;
; 0.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.830      ;
; 0.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.845      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.845      ;
; 0.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.220      ;
; 0.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.257      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.927      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.930      ;
; 0.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.933      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.490 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.134      ; 0.836      ;
; 0.497 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.509 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.134      ; 0.855      ;
; 0.514 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.134      ; 0.860      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.797      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.795      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.795      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.796      ;
; 0.533 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.801      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.803      ;
; 0.536 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.802      ;
; 0.552 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.819      ;
; 0.567 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.834      ;
; 0.568 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.834      ;
; 0.572 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.238      ; 1.022      ;
; 0.600 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.867      ;
; 0.612 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.134      ; 0.958      ;
; 0.628 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.987      ; 1.869      ;
; 0.649 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.625      ; 1.528      ;
; 0.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.921      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.922      ;
; 0.654 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.920      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.923      ;
; 0.658 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.925      ;
; 0.658 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.925      ;
; 0.659 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.926      ;
; 0.660 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.927      ;
; 0.661 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.928      ;
; 0.661 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.927      ;
; 0.662 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.929      ;
; 0.662 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.929      ;
; 0.663 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.930      ;
; 0.663 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.930      ;
; 0.667 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.255      ; 1.176      ;
; 0.667 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.934      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.937      ;
; 0.672 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.625      ; 1.551      ;
; 0.674 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; eth_rx_clk   ; eth_tx_clk  ; 0.000        ; 1.181      ; 2.097      ;
; 0.676 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; eth_rx_clk   ; eth_tx_clk  ; 0.000        ; 1.181      ; 2.099      ;
; 0.677 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.943      ;
; 0.678 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.945      ;
; 0.683 ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.949      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.953      ;
; 0.690 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.681      ; 1.625      ;
; 0.697 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.681      ; 1.632      ;
; 0.697 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.960      ; 1.911      ;
; 0.701 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.640      ; 1.595      ;
; 0.703 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.987      ; 1.944      ;
; 0.709 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.625      ; 1.588      ;
; 0.709 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.625      ; 1.588      ;
; 0.710 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.976      ;
; 0.712 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.255      ; 1.221      ;
; 0.713 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.980      ;
; 0.715 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.987      ; 1.956      ;
; 0.716 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.960      ; 1.930      ;
; 0.716 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.977      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.991      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.991      ;
; 0.724 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.991      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.992      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.803      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.756      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.753      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.755      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.750      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.752      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.751      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.754      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.755      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.754      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.753      ;
; 96.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.357      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
; 97.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.516      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.421      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.320      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.360      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.372      ;
; 2.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.122      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.566      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.566      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.566      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.568      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.566      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.565      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.567      ;
; 3.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.564      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.563      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
; 3.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.566      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.486 ; 19.706       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                                 ;
; 19.486 ; 19.706       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ;
; 19.486 ; 19.706       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                                 ;
; 19.486 ; 19.706       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ;
; 19.511 ; 19.731       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 19.513 ; 19.733       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                        ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 19.560 ; 19.780       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ;
; 19.560 ; 19.780       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                            ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ;
; 19.563 ; 19.783       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 19.563 ; 19.783       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 19.563 ; 19.783       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ;
; 19.564 ; 19.784       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                            ;
; 19.564 ; 19.784       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                             ;
; 19.564 ; 19.784       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                            ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 19.591 ; 19.811       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                           ;
; 19.595 ; 19.815       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                           ;
; 19.595 ; 19.815       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                           ;
; 19.595 ; 19.815       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                           ;
; 19.595 ; 19.815       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                           ;
; 19.595 ; 19.815       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                           ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 19.606 ; 19.826       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[3]                                                                                                                                                                                                                                                                                                   ;
; 19.614 ; 19.834       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                           ;
; 19.617 ; 19.837       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 19.617 ; 19.837       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 19.617 ; 19.837       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 19.617 ; 19.837       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------+
; 19.553 ; 19.773       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]     ;
; 19.553 ; 19.773       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]     ;
; 19.553 ; 19.773       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]     ;
; 19.553 ; 19.773       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]     ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[11]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]    ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]     ;
; 19.612 ; 19.832       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[9]     ;
; 19.616 ; 19.836       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]          ;
; 19.616 ; 19.836       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]          ;
; 19.616 ; 19.836       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]          ;
; 19.616 ; 19.836       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]          ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]     ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]     ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]     ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]     ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]     ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]     ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]        ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]        ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]        ;
; 19.639 ; 19.859       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]          ;
; 19.639 ; 19.859       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]          ;
; 19.639 ; 19.859       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]          ;
; 19.639 ; 19.859       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]          ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]          ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]          ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]         ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]          ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]          ;
; 19.649 ; 19.869       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]          ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]    ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]    ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]    ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]         ;
; 19.650 ; 19.870       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]         ;
; 19.664 ; 19.884       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]         ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]         ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]          ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[0]     ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv             ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]          ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]           ;
; 19.682 ; 19.902       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]        ;
; 19.682 ; 19.902       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]        ;
; 19.682 ; 19.902       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]        ;
; 19.682 ; 19.902       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]        ;
; 19.682 ; 19.902       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]        ;
; 19.684 ; 19.904       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]   ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]    ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[3] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[4] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[5] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]        ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.444 ; 49.679       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.507 ; 49.727       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ;
; 49.565 ; 49.753       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                       ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                        ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                              ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.199 ; 3.314 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.113 ; 7.266 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.365 ; 2.554 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.365 ; 2.554 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.349 ; 2.522 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 2.246 ; 2.450 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.613 ; 1.844 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.604 ; 3.994 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.505 ; 1.463 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.434  ; 1.360  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.344 ; -1.499 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.939 ; -1.161 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.663 ; -1.842 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -1.647 ; -1.810 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -1.339 ; -1.573 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.939 ; -1.161 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -2.764 ; -3.007 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.210 ; -0.313 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.208 ; 13.762 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.780  ; 9.740  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 8.752  ; 8.559  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 8.089  ; 7.989  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 8.008  ; 7.835  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.780  ; 9.740  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 8.161  ; 7.996  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.849 ; 11.410 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 7.720  ; 7.552  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 8.435  ; 8.248  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.794  ; 7.696  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.720  ; 7.552  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.476  ; 9.440  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.863  ; 7.703  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 72.890 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 72.890                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 37.849       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 35.041       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.044                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.897       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 34.147       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.088                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.873       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 34.215       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.002       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 35.259       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.398                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.085       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.313       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.463                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 37.839       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.624       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.481                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 38.481       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 35.000       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 38.453       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 35.069       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.546                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 37.991       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.555       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 38.663       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 34.999       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 37.835       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.940       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.658       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 35.188       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.873                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.901       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 34.972       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.901       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 34.973       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.011       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 35.871       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.892                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.489       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 35.403       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.914                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 38.873       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.041       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 38.872       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 35.070       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.699       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 35.334       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.105                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.451       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 35.654       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.251                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 38.876       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 35.375       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.284                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.699       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 35.585       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.407                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.509       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 35.898       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.428                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.458       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 35.970       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 61.7 MHz  ; 61.7 MHz        ; altera_reserved_tck ;      ;
; 62.73 MHz ; 62.73 MHz       ; eth_tx_clk          ;      ;
; 94.22 MHz ; 94.22 MHz       ; eth_rx_clk          ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 24.058 ; 0.000         ;
; eth_rx_clk          ; 29.387 ; 0.000         ;
; altera_reserved_tck ; 41.896 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_rx_clk          ; 0.351 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
; eth_tx_clk          ; 0.430 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.709 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.029 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_tx_clk          ; 19.322 ; 0.000             ;
; eth_rx_clk          ; 19.413 ; 0.000             ;
; altera_reserved_tck ; 49.292 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.058 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 16.143     ;
; 24.108 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 16.093     ;
; 24.129 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 16.072     ;
; 24.179 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 16.022     ;
; 24.196 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 16.005     ;
; 24.252 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.949     ;
; 24.267 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.934     ;
; 24.302 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.899     ;
; 24.390 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.811     ;
; 24.452 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.749     ;
; 24.502 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.699     ;
; 24.590 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.611     ;
; 24.652 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.549     ;
; 24.670 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.531     ;
; 24.723 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.478     ;
; 24.729 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 15.870     ;
; 24.741 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.460     ;
; 24.790 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.596     ;
; 24.800 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 15.799     ;
; 24.823 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.378     ;
; 24.840 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.546     ;
; 24.846 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.355     ;
; 24.864 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.337     ;
; 24.873 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.328     ;
; 24.923 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 15.676     ;
; 24.928 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.458     ;
; 24.937 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.368     ;
; 24.961 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.240     ;
; 25.003 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.302     ;
; 25.007 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.194     ;
; 25.008 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.297     ;
; 25.041 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.345     ;
; 25.046 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.155     ;
; 25.057 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.144     ;
; 25.063 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.242     ;
; 25.064 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.137     ;
; 25.074 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.231     ;
; 25.085 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.116     ;
; 25.091 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.295     ;
; 25.123 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 15.476     ;
; 25.128 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.073     ;
; 25.131 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.174     ;
; 25.134 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.171     ;
; 25.135 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.066     ;
; 25.145 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.056     ;
; 25.152 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.153     ;
; 25.179 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.207     ;
; 25.190 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.115     ;
; 25.197 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.108     ;
; 25.199 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 15.002     ;
; 25.223 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.978     ;
; 25.223 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.082     ;
; 25.257 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.048     ;
; 25.260 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.045     ;
; 25.261 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 15.044     ;
; 25.322 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.879     ;
; 25.331 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.974     ;
; 25.331 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.974     ;
; 25.346 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.959     ;
; 25.384 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 15.002     ;
; 25.384 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.921     ;
; 25.397 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.908     ;
; 25.402 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 14.984     ;
; 25.417 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.784     ;
; 25.435 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.766     ;
; 25.454 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.851     ;
; 25.457 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.848     ;
; 25.461 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.762      ; 15.323     ;
; 25.467 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.189      ; 14.744     ;
; 25.494 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 15.105     ;
; 25.522 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.679     ;
; 25.538 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.189      ; 14.673     ;
; 25.544 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.657     ;
; 25.546 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.759     ;
; 25.584 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.721     ;
; 25.601 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.600     ;
; 25.619 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.582     ;
; 25.635 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 14.751     ;
; 25.653 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 14.733     ;
; 25.654 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.651     ;
; 25.669 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.468      ; 14.821     ;
; 25.670 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.531     ;
; 25.678 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 14.921     ;
; 25.679 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.522     ;
; 25.697 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.504     ;
; 25.702 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.603     ;
; 25.712 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.762      ; 15.072     ;
; 25.720 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.481     ;
; 25.735 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.468      ; 14.755     ;
; 25.756 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.577      ; 14.843     ;
; 25.768 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.537     ;
; 25.781 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.189      ; 14.430     ;
; 25.795 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.468      ; 14.695     ;
; 25.808 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.393     ;
; 25.828 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.477     ;
; 25.841 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][6]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.464     ;
; 25.849 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.179      ; 14.352     ;
; 25.860 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.364      ; 14.526     ;
; 25.884 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.468      ; 14.606     ;
; 25.886 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.283      ; 14.419     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 29.387 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.965     ; 9.670      ;
; 29.494 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.965     ; 9.563      ;
; 29.559 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.781     ; 9.682      ;
; 29.706 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.965     ; 9.351      ;
; 30.374 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.781     ; 8.867      ;
; 30.691 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.781     ; 8.550      ;
; 30.757 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.781     ; 8.484      ;
; 30.915 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.691      ;
; 31.040 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 9.176      ;
; 31.040 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 9.176      ;
; 31.048 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.408     ; 8.566      ;
; 31.120 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.100      ; 9.002      ;
; 31.120 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.100      ; 9.002      ;
; 31.129 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.477      ;
; 31.130 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 9.086      ;
; 31.130 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 9.086      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.193 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.410      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.273 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.513     ; 8.236      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.283 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.419     ; 8.320      ;
; 31.310 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.408     ; 8.304      ;
; 31.325 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.281      ;
; 31.357 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.249      ;
; 31.401 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.205      ;
; 31.409 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.718     ; 7.895      ;
; 31.474 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.850     ; 7.698      ;
; 31.499 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.718     ; 7.805      ;
; 31.513 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 9.042      ;
; 31.513 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 9.042      ;
; 31.560 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.359     ; 8.103      ;
; 31.583 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 8.023      ;
; 31.642 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.913      ;
; 31.642 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.913      ;
; 31.651 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 8.565      ;
; 31.651 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.194      ; 8.565      ;
; 31.655 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.900      ;
; 31.655 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.900      ;
; 31.657 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.061     ; 8.304      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.276      ;
; 31.724 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 7.882      ;
; 31.746 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.114     ; 8.162      ;
; 31.753 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.114     ; 8.155      ;
; 31.758 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.114     ; 8.150      ;
; 31.763 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.416     ; 7.843      ;
; 31.780 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.775      ;
; 31.780 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.533      ; 8.775      ;
; 31.786 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.114     ; 8.122      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
; 31.795 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.080     ; 8.147      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 8.441      ;
; 42.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 8.332      ;
; 42.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 8.290      ;
; 42.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 8.105      ;
; 42.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 7.916      ;
; 42.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 7.564      ;
; 42.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 7.376      ;
; 43.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.574      ;
; 43.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 6.560      ;
; 43.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 6.542      ;
; 43.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.454      ;
; 43.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 6.439      ;
; 43.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.444      ;
; 43.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 6.426      ;
; 44.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.317      ;
; 44.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.258      ;
; 44.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 6.112      ;
; 44.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 5.725      ;
; 45.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 5.304      ;
; 45.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 5.215      ;
; 46.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 4.311      ;
; 46.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 4.225      ;
; 46.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 4.200      ;
; 46.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 3.695      ;
; 46.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.595      ;
; 46.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.428      ;
; 47.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 2.763      ;
; 49.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 1.056      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.089      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.013      ;
; 92.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.002      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.984      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.871      ;
; 93.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.893      ;
; 93.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.875      ;
; 93.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.851      ;
; 93.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.833      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.787      ;
; 93.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.666      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.648      ;
; 93.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.477      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.459      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.450      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.544      ; 1.125      ;
; 0.396 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 0.759      ;
; 0.403 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 0.766      ;
; 0.422 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.552      ; 1.169      ;
; 0.424 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 0.787      ;
; 0.429 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.737      ;
; 0.430 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.447 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.755      ;
; 0.454 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.762      ;
; 0.468 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.454      ; 1.117      ;
; 0.494 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.414      ; 1.103      ;
; 0.495 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.498 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.745      ;
; 0.499 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.745      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.745      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.747      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.746      ;
; 0.502 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.745      ;
; 0.503 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.748      ;
; 0.504 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.747      ;
; 0.506 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.753      ;
; 0.507 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.754      ;
; 0.514 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.760      ;
; 0.516 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.761      ;
; 0.532 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.357      ; 1.084      ;
; 0.542 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 0.905      ;
; 0.546 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.854      ;
; 0.568 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.019      ; 0.782      ;
; 0.570 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.878      ;
; 0.605 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 0.968      ;
; 0.608 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.263      ; 1.101      ;
; 0.613 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.921      ;
; 0.630 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.268      ; 1.128      ;
; 0.633 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.941      ;
; 0.637 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.268      ; 1.135      ;
; 0.639 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.947      ;
; 0.643 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.890      ;
; 0.646 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.168      ; 1.009      ;
; 0.651 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.268      ; 1.149      ;
; 0.651 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.263      ; 1.144      ;
; 0.652 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.898      ;
; 0.662 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.594      ; 1.451      ;
; 0.665 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.912      ;
; 0.667 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.913      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.915      ;
; 0.669 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.914      ;
; 0.670 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.263      ; 1.163      ;
; 0.671 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.011      ; 0.877      ;
; 0.671 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.544      ; 1.445      ;
; 0.671 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.914      ;
; 0.673 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.226      ; 1.129      ;
; 0.674 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.920      ;
; 0.675 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.019      ; 0.889      ;
; 0.675 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.019      ; 0.889      ;
; 0.676 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.922      ;
; 0.677 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.920      ;
; 0.679 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.922      ;
; 0.680 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.925      ;
; 0.681 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.924      ;
; 0.688 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.935      ;
; 0.690 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.936      ;
; 0.690 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.936      ;
; 0.691 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.935      ;
; 0.692 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.936      ;
; 0.694 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.938      ;
; 0.695 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.033      ; 0.923      ;
; 0.699 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.019      ; 0.913      ;
; 0.708 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.019      ; 0.922      ;
; 0.708 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.959      ;
; 0.713 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 1.021      ;
; 0.718 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.088      ; 1.001      ;
; 0.720 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.594      ; 1.509      ;
; 0.723 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.541      ; 1.459      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.414      ; 1.345      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.751      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.756      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.763      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.763      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.769      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.777      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.110      ;
; 0.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.143      ;
; 0.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.855      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.858      ;
; 0.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.436 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.136      ; 0.767      ;
; 0.445 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.460 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.136      ; 0.791      ;
; 0.468 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.136      ; 0.799      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.742      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.747      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.747      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.501 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.222      ; 0.918      ;
; 0.505 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.751      ;
; 0.519 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.765      ;
; 0.525 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.771      ;
; 0.528 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; eth_rx_clk   ; eth_tx_clk  ; 0.000        ; 1.142      ; 1.895      ;
; 0.531 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; eth_rx_clk   ; eth_tx_clk  ; 0.000        ; 1.142      ; 1.898      ;
; 0.544 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.921      ; 1.695      ;
; 0.551 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.136      ; 0.882      ;
; 0.554 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.798      ;
; 0.599 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.559      ; 1.388      ;
; 0.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.849      ;
; 0.603 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.849      ;
; 0.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.851      ;
; 0.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.851      ;
; 0.608 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.853      ;
; 0.610 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.854      ;
; 0.611 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.855      ;
; 0.611 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.856      ;
; 0.612 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.856      ;
; 0.612 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.857      ;
; 0.613 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.857      ;
; 0.613 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.857      ;
; 0.614 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.890      ; 1.734      ;
; 0.614 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.859      ;
; 0.614 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.859      ;
; 0.615 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.921      ; 1.766      ;
; 0.618 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.921      ; 1.769      ;
; 0.620 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.865      ;
; 0.620 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.865      ;
; 0.622 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.868      ;
; 0.623 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.559      ; 1.412      ;
; 0.624 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.870      ;
; 0.629 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.875      ;
; 0.629 ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.874      ;
; 0.630 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.890      ; 1.750      ;
; 0.630 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.213      ; 1.073      ;
; 0.631 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.616      ; 1.477      ;
; 0.633 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.616      ; 1.479      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.878      ;
; 0.640 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.574      ; 1.444      ;
; 0.642 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.887      ;
; 0.648 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.559      ; 1.437      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.893      ;
; 0.649 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.469      ; 1.313      ;
; 0.650 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.890      ; 1.770      ;
; 0.650 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.889      ;
; 0.656 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.559      ; 1.445      ;
; 0.658 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.904      ;
; 0.661 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.469      ; 1.325      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.913      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 2.628      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.481      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.476      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.481      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.481      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.481      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.476      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.482      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.475      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.480      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.481      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.477      ;
; 96.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.134      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.371      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.296      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.087      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 1.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.144      ;
; 2.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.813      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.207      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.207      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.207      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.209      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.206      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.208      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.205      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.204      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
; 2.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.207      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.322 ; 19.538       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                                 ;
; 19.322 ; 19.538       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ;
; 19.322 ; 19.538       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                                 ;
; 19.322 ; 19.538       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 19.334 ; 19.550       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ;
; 19.336 ; 19.552       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 19.398 ; 19.614       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ;
; 19.398 ; 19.614       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ;
; 19.408 ; 19.624       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                            ;
; 19.408 ; 19.624       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                             ;
; 19.408 ; 19.624       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                            ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 19.410 ; 19.626       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ;
; 19.412 ; 19.628       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ;
; 19.414 ; 19.630       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 19.414 ; 19.630       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 19.423 ; 19.639       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 19.423 ; 19.639       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 19.423 ; 19.639       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                            ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 19.439 ; 19.655       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 19.442 ; 19.658       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                           ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                           ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                           ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                           ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                           ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                           ;
; 19.463 ; 19.679       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                          ;
; 19.463 ; 19.679       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                           ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                                                                                                                                                 ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                                                                                                                                                  ;
; 19.476 ; 19.692       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                                                                                                                                                  ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.413 ; 19.629       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                   ;
; 19.413 ; 19.629       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                   ;
; 19.413 ; 19.629       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                   ;
; 19.413 ; 19.629       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                   ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[11]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                  ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]                                                                                                   ;
; 19.455 ; 19.671       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[9]                                                                                                   ;
; 19.480 ; 19.696       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]                                                                                                   ;
; 19.480 ; 19.696       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                   ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                        ;
; 19.487 ; 19.703       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                        ;
; 19.487 ; 19.703       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                        ;
; 19.487 ; 19.703       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                        ;
; 19.487 ; 19.703       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                        ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                  ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                  ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                  ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                      ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                      ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                      ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                                                                                   ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                                                                                   ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                                                                                   ;
; 19.506 ; 19.722       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                   ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                        ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                        ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                        ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                        ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                       ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                      ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                  ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                       ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[0]                                                                                                   ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]  ;
; 19.557 ; 19.773       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]  ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                      ;
; 19.570 ; 19.786       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                      ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                       ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                        ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                      ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                       ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                       ;
; 19.580 ; 19.796       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ;
; 19.580 ; 19.796       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.292 ; 49.522       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.384 ; 49.600       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                      ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                      ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                             ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                              ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                              ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[0]                ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[1]                ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[2]                ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[3]                ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]                ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.201 ; 3.274 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.978 ; 7.166 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.033 ; 2.016 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.033 ; 2.016 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.009 ; 1.993 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.896 ; 1.907 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.286 ; 1.388 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.156 ; 3.393 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.366 ; 1.314 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.193  ; 1.069  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.475 ; -1.707 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.656 ; -0.755 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.374 ; -1.355 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -1.350 ; -1.332 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -1.069 ; -1.131 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.656 ; -0.755 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -2.429 ; -2.482 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.078 ; -0.267 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.412 ; 12.701 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.032  ; 8.837  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 8.210  ; 7.838  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.506  ; 7.322  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.439  ; 7.156  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.032  ; 8.837  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.593  ; 7.309  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.096 ; 10.397 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 7.152  ; 6.878  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.893  ; 7.535  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.213  ; 7.035  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.152  ; 6.878  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.729  ; 8.544  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.297  ; 7.023  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.301 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.301                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 37.960       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 35.341       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.002       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 34.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.967       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 34.532       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.706                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.169       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 35.537       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.774                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.176       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.598       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 37.951       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.894       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 38.616       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 35.293       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.910                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.083       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.827       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 38.582       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 35.360       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.052                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 38.761       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 35.291       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 37.955       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.183       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.225                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.108       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.228                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.759       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 35.469       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.007       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 35.274       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.282                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.007       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.275       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.303                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.634       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 35.669       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 38.967       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.340       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 38.967       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 35.359       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.401                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.798       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 35.603       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.495                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.581       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 35.914       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 38.970       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 35.651       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.646                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.798       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 35.848       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.788                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.585       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 36.203       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.658       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 36.134       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 32.638 ; 0.000         ;
; eth_rx_clk          ; 35.126 ; 0.000         ;
; altera_reserved_tck ; 46.361 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_rx_clk          ; 0.117 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
; eth_tx_clk          ; 0.201 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.954 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.494 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_tx_clk          ; 19.283 ; 0.000             ;
; eth_rx_clk          ; 19.298 ; 0.000             ;
; altera_reserved_tck ; 49.455 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.638 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.448      ;
; 32.644 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.442      ;
; 32.720 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.366      ;
; 32.726 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.360      ;
; 32.731 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.355      ;
; 32.737 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.349      ;
; 32.789 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.297      ;
; 32.811 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.275      ;
; 32.859 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.310      ;
; 32.871 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.215      ;
; 32.882 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.204      ;
; 32.893 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.193      ;
; 32.904 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.182      ;
; 32.941 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.228      ;
; 32.952 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.217      ;
; 32.978 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.108      ;
; 32.984 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.102      ;
; 33.016 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.070      ;
; 33.021 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 7.244      ;
; 33.022 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.064      ;
; 33.025 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.061      ;
; 33.026 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 7.060      ;
; 33.027 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 7.238      ;
; 33.032 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.137      ;
; 33.107 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.979      ;
; 33.108 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.978      ;
; 33.114 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.055      ;
; 33.118 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.968      ;
; 33.119 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.967      ;
; 33.125 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 7.044      ;
; 33.129 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.957      ;
; 33.151 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.935      ;
; 33.156 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 7.001      ;
; 33.162 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.995      ;
; 33.166 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.920      ;
; 33.167 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.919      ;
; 33.172 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 7.093      ;
; 33.188 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.898      ;
; 33.189 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.897      ;
; 33.191 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.966      ;
; 33.194 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 7.071      ;
; 33.197 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.960      ;
; 33.199 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 6.970      ;
; 33.224 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.933      ;
; 33.230 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.927      ;
; 33.237 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 6.932      ;
; 33.239 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.847      ;
; 33.242 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.341      ; 7.106      ;
; 33.248 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.838      ;
; 33.248 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.838      ;
; 33.254 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.832      ;
; 33.259 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.827      ;
; 33.271 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.886      ;
; 33.277 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.880      ;
; 33.292 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.865      ;
; 33.298 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.859      ;
; 33.307 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.850      ;
; 33.329 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.828      ;
; 33.335 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.822      ;
; 33.341 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.816      ;
; 33.342 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.815      ;
; 33.364 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.793      ;
; 33.365 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.721      ;
; 33.366 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.720      ;
; 33.372 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 6.797      ;
; 33.375 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.782      ;
; 33.377 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.863      ;
; 33.397 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.760      ;
; 33.399 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.687      ;
; 33.403 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.683      ;
; 33.404 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.682      ;
; 33.408 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 6.857      ;
; 33.409 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 6.856      ;
; 33.410 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 6.759      ;
; 33.412 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.828      ;
; 33.415 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.341      ; 6.933      ;
; 33.421 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.665      ;
; 33.422 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.735      ;
; 33.443 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.714      ;
; 33.444 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.713      ;
; 33.445 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.795      ;
; 33.447 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.639      ;
; 33.458 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.628      ;
; 33.463 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.623      ;
; 33.465 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.692      ;
; 33.469 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.162      ; 6.700      ;
; 33.482 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.088      ; 6.613      ;
; 33.486 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.671      ;
; 33.492 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.748      ;
; 33.502 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.173      ; 6.678      ;
; 33.506 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.580      ;
; 33.508 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.649      ;
; 33.513 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.727      ;
; 33.537 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.173      ; 6.643      ;
; 33.543 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.614      ;
; 33.544 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.079      ; 6.542      ;
; 33.544 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.150      ; 6.613      ;
; 33.549 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.258      ; 6.716      ;
; 33.550 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.690      ;
; 33.556 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.233      ; 6.684      ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.126 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.396     ; 4.485      ;
; 35.198 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.321     ; 4.488      ;
; 35.256 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.396     ; 4.355      ;
; 35.317 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.396     ; 4.294      ;
; 35.633 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.321     ; 4.053      ;
; 35.722 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.321     ; 3.964      ;
; 35.753 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.321     ; 3.933      ;
; 35.823 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.040      ; 4.224      ;
; 35.823 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.040      ; 4.224      ;
; 35.844 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.186     ; 3.977      ;
; 35.851 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 4.258      ;
; 35.851 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 4.258      ;
; 35.889 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.158     ; 3.960      ;
; 35.899 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 4.210      ;
; 35.899 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 4.210      ;
; 35.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.252      ;
; 35.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.252      ;
; 35.974 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.158     ; 3.875      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 35.985 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.197     ; 3.825      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.859      ;
; 36.044 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.344     ; 3.619      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.061 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.135     ; 3.811      ;
; 36.067 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.132      ;
; 36.067 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.132      ;
; 36.092 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.262     ; 3.653      ;
; 36.093 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.158     ; 3.756      ;
; 36.101 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.017     ; 3.889      ;
; 36.102 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.097      ;
; 36.102 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.097      ;
; 36.104 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.186     ; 3.717      ;
; 36.105 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.158     ; 3.744      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.109 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.853      ;
; 36.140 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.158     ; 3.709      ;
; 36.140 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.262     ; 3.605      ;
; 36.148 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 3.961      ;
; 36.148 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.102      ; 3.961      ;
; 36.156 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.147     ; 3.704      ;
; 36.171 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.028      ;
; 36.171 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 4.028      ;
; 36.188 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.172     ; 3.647      ;
; 36.205 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.017     ; 3.785      ;
; 36.209 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.043     ; 3.755      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
; 36.229 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.045     ; 3.733      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.908      ;
; 46.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.890      ;
; 46.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.897      ;
; 46.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.780      ;
; 46.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.667      ;
; 46.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.546      ;
; 46.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.425      ;
; 47.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.096      ;
; 47.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.041      ;
; 47.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.034      ;
; 47.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.014      ;
; 47.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.004      ;
; 47.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.989      ;
; 47.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.967      ;
; 47.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.972      ;
; 47.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.930      ;
; 47.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.850      ;
; 47.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.711      ;
; 47.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.478      ;
; 47.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.426      ;
; 48.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.022      ;
; 48.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.993      ;
; 48.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.961      ;
; 48.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.756      ;
; 48.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.671      ;
; 48.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.587      ;
; 48.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.294      ;
; 49.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 0.489      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.342      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.331      ;
; 96.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.234      ;
; 96.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.225      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.216      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.214      ;
; 96.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.223      ;
; 96.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.207      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.214      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.106      ;
; 96.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.097      ;
; 96.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.993      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.984      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.955      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.274      ; 0.495      ;
; 0.164 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.325      ;
; 0.168 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.329      ;
; 0.181 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.342      ;
; 0.185 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.267      ; 0.536      ;
; 0.195 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.326      ;
; 0.197 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.328      ;
; 0.201 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.335      ;
; 0.205 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.208 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.317      ;
; 0.209 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.212 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.320      ;
; 0.213 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.175      ; 0.492      ;
; 0.216 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.323      ;
; 0.216 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.323      ;
; 0.217 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.326      ;
; 0.231 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.339      ;
; 0.234 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.169      ; 0.507      ;
; 0.235 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.169      ; 0.508      ;
; 0.238 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.169      ; 0.511      ;
; 0.238 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.170      ; 0.492      ;
; 0.239 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.175      ; 0.518      ;
; 0.240 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.175      ; 0.519      ;
; 0.240 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.177      ; 0.501      ;
; 0.241 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.013      ; 0.338      ;
; 0.244 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.405      ;
; 0.244 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.159      ; 0.487      ;
; 0.246 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.377      ;
; 0.253 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.151      ; 0.508      ;
; 0.255 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.416      ;
; 0.259 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.390      ;
; 0.261 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.392      ;
; 0.276 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.407      ;
; 0.276 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.407      ;
; 0.277 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.296      ; 0.657      ;
; 0.278 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.388      ;
; 0.279 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.388      ;
; 0.280 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.389      ;
; 0.280 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.388      ;
; 0.282 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.391      ;
; 0.283 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.391      ;
; 0.284 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.077      ; 0.445      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.393      ;
; 0.285 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.393      ;
; 0.286 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.395      ;
; 0.288 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.274      ; 0.666      ;
; 0.291 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.400      ;
; 0.291 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.399      ;
; 0.292 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.400      ;
; 0.293 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.402      ;
; 0.293 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.400      ;
; 0.294 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.012      ; 0.390      ;
; 0.294 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.403      ;
; 0.294 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.402      ;
; 0.295 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.403      ;
; 0.296 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.278      ; 0.658      ;
; 0.296 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.405      ;
; 0.297 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.031      ; 0.412      ;
; 0.315 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.175      ; 0.594      ;
; 0.316 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.424      ;
; 0.318 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.031      ; 0.434      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.451      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.503      ;
; 0.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.511      ;
; 0.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.349      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.342      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.344      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.318      ;
; 0.211 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.348      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.213 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.400      ;
; 0.221 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.027      ; 0.332      ;
; 0.222 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.330      ;
; 0.224 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.027      ; 0.335      ;
; 0.232 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.340      ;
; 0.249 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.358      ;
; 0.254 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.121      ; 0.479      ;
; 0.255 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.309      ; 0.668      ;
; 0.255 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.392      ;
; 0.259 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.277      ; 0.640      ;
; 0.261 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.290      ; 0.655      ;
; 0.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.373      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.376      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.375      ;
; 0.266 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.373      ;
; 0.266 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.373      ;
; 0.267 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.375      ;
; 0.268 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.277      ; 0.649      ;
; 0.268 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.376      ;
; 0.268 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.375      ;
; 0.269 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.377      ;
; 0.269 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.377      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.378      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.378      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.379      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.378      ;
; 0.271 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.379      ;
; 0.271 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.379      ;
; 0.271 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.379      ;
; 0.272 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.277      ; 0.653      ;
; 0.272 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.380      ;
; 0.274 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.309      ; 0.687      ;
; 0.274 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.121      ; 0.499      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.384      ;
; 0.275 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.027      ; 0.386      ;
; 0.276 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.384      ;
; 0.277 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.422      ; 0.803      ;
; 0.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.387      ;
; 0.278 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.388      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                      ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.389      ;
; 0.280 ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.387      ;
; 0.280 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.391      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.315      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.741      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.739      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.740      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.737      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.741      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.738      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.740      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.737      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.735      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.739      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.738      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.628      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.161      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.995      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.006      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 0.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.008      ;
; 1.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.355      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.569      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.571      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.575      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.573      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.572      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.574      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.574      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.574      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.574      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.574      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.573      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.573      ;
; 1.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.573      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                          ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ;
; 19.292 ; 19.476       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                           ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                                                                                                                                                                                                 ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                                                                                                                                                                                                 ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                                                                                                                                                  ;
; 19.296 ; 19.480       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                                                                                                                                                  ;
; 19.300 ; 19.530       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[16]                                                                                                                                                                                                                      ;
; 19.300 ; 19.530       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[20]                                                                                                                                                                                                                      ;
; 19.300 ; 19.530       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[24]                                                                                                                                                                                                                      ;
; 19.300 ; 19.530       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[28]                                                                                                                                                                                                                      ;
; 19.300 ; 19.530       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                                                                                                                                            ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[0]                                                                                                                                                                                                                       ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[12]                                                                                                                                                                                                                      ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[4]                                                                                                                                                                                                                       ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[8]                                                                                                                                                                                                                       ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                             ;
; 19.306 ; 19.490       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                           ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                                 ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                             ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[19]                                                                                                                                                                                                                      ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[23]                                                                                                                                                                                                                      ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[27]                                                                                                                                                                                                                      ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[31]                                                                                                                                                                                                                      ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                                                                                                                                            ;
; 19.318 ; 19.548       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[13]                                                                                                                                                                                                                      ;
; 19.318 ; 19.548       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[1]                                                                                                                                                                                                                       ;
; 19.318 ; 19.548       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[5]                                                                                                                                                                                                                       ;
; 19.318 ; 19.548       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[9]                                                                                                                                                                                                                       ;
; 19.318 ; 19.548       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ;
; 19.320 ; 19.550       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[17]                                                                                                                                                                                                                      ;
; 19.320 ; 19.550       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[21]                                                                                                                                                                                                                      ;
; 19.320 ; 19.550       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[25]                                                                                                                                                                                                                      ;
; 19.320 ; 19.550       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[29]                                                                                                                                                                                                                      ;
; 19.320 ; 19.550       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                                                                                                                                            ;
; 19.323 ; 19.507       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                                                                                                                                                                                                    ;
; 19.323 ; 19.507       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                                                                                                                                                                                                    ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                          ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                                                                                                                           ;
; 19.327 ; 19.557       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[10]                                                                                                                                                                                                                      ;
; 19.327 ; 19.557       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[14]                                                                                                                                                                                                                      ;
; 19.327 ; 19.557       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[2]                                                                                                                                                                                                                       ;
; 19.327 ; 19.557       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[6]                                                                                                                                                                                                                       ;
; 19.327 ; 19.557       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~portb_address_reg0                                                                                                                                                                                             ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                                                                                                                                                 ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                                                                                                                                                  ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                                                                                                                                                  ;
; 19.328 ; 19.512       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                           ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 19.332 ; 19.516       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                            ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                            ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                            ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                            ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                                            ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 19.333 ; 19.517       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                  ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ;
; 19.298 ; 19.482       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ;
; 19.305 ; 19.489       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ;
; 19.305 ; 19.489       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 19.309 ; 19.493       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 19.309 ; 19.539       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 19.309 ; 19.539       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 19.309 ; 19.539       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a18~porta_address_reg0   ;
; 19.309 ; 19.539       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a18~porta_we_reg         ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_we_reg         ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a18~porta_datain_reg0    ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 19.310 ; 19.540       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_we_reg          ;
; 19.311 ; 19.541       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_datain_reg0    ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                      ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                       ;
; 19.311 ; 19.495       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                       ;
; 19.312 ; 19.542       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_address_reg0   ;
; 19.312 ; 19.542       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_we_reg         ;
; 19.312 ; 19.542       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0    ;
; 19.313 ; 19.543       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_we_reg          ;
; 19.314 ; 19.544       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_datain_reg0    ;
; 19.314 ; 19.544       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_datain_reg0     ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                           ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                           ;
; 19.316 ; 19.500       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]                                                                                                   ;
; 19.316 ; 19.500       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                   ;
; 19.317 ; 19.547       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ;
; 19.317 ; 19.547       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_we_reg         ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ;
; 19.319 ; 19.549       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_datain_reg0    ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                  ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~porta_address_reg0    ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~porta_we_reg          ;
; 19.323 ; 19.553       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~porta_datain_reg0     ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                      ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                        ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                        ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                        ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                        ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                       ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0 ;
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.145 ; 1.546 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.832 ; 3.150 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 1.145 ; 1.758 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 1.140 ; 1.757 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 1.145 ; 1.758 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.120 ; 1.755 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 0.858 ; 1.433 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 1.757 ; 2.368 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 0.674 ; 1.092 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.887  ; 0.579  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.382 ; -0.653 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.571 ; -1.138 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -0.839 ; -1.448 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.842 ; -1.447 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.766 ; -1.379 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.571 ; -1.138 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.346 ; -1.959 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.202 ; -0.507 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.328 ; 6.827 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 4.628 ; 4.795 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.869 ; 4.007 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.599 ; 3.699 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.562 ; 3.651 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.628 ; 4.795 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.644 ; 3.761 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.149 ; 5.647 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.439 ; 3.525 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.737 ; 3.870 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.477 ; 3.572 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.439 ; 3.525 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.502 ; 4.664 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.520 ; 3.632 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 76.899 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 76.899                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.084       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.815       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 76.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.071       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.914       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 76.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.536       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.457       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.014                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.545       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.469       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.124                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.608       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 37.516       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.126                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 39.313       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 37.813       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.076       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.051       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 39.319       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 37.827       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.157                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.119       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.038       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.203                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 39.388       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 37.815       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.282                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.383       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 37.899       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.298                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.080       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.218       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.318                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 39.336       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 37.982       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.125       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.206       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.339                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.538       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.801       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.343                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.538       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 37.805       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 39.543       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 37.817       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.402       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 37.969       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.372                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 39.542       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 37.830       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.318       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.065       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.454                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.402       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.052       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 39.547       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 37.970       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.540                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.325       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.215       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.322       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.231       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 22.877 ; 0.117 ; 47.398   ; 0.494   ; 19.283              ;
;  altera_reserved_tck ; 41.361 ; 0.186 ; 47.398   ; 0.494   ; 49.292              ;
;  eth_rx_clk          ; 28.792 ; 0.117 ; N/A      ; N/A     ; 19.298              ;
;  eth_tx_clk          ; 22.877 ; 0.201 ; N/A      ; N/A     ; 19.283              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  eth_rx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  eth_tx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.201 ; 3.314 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.113 ; 7.266 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.365 ; 2.554 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.365 ; 2.554 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.349 ; 2.522 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 2.246 ; 2.450 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.613 ; 1.844 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.604 ; 3.994 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.505 ; 1.463 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.434  ; 1.360  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.382 ; -0.653 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.571 ; -0.755 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -0.839 ; -1.355 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.842 ; -1.332 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.766 ; -1.131 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.571 ; -0.755 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.346 ; -1.959 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.078 ; -0.267 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.208 ; 13.762 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.780  ; 9.740  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 8.752  ; 8.559  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 8.089  ; 7.989  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 8.008  ; 7.835  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.780  ; 9.740  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 8.161  ; 7.996  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.149 ; 5.647 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.439 ; 3.525 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.737 ; 3.870 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.477 ; 3.572 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.439 ; 3.525 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.502 ; 4.664 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.520 ; 3.632 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_tx_en           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; eth_tx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxdv                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4885       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 9581       ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_rx_clk          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_tx_clk          ; 229        ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 3505544    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4885       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 9581       ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_rx_clk          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_tx_clk          ; 229        ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 3505544    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 128        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 128        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 629   ; 629  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Oct 29 09:12:05 2019
Info: Command: quartus_sta eth_pc_loop -c eth_pc_loop
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_sbk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_pc_loop.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 22.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.877               0.000 eth_tx_clk 
    Info (332119):    28.792               0.000 eth_rx_clk 
    Info (332119):    41.361               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.371               0.000 eth_rx_clk 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.485               0.000 eth_tx_clk 
Info (332146): Worst-case recovery slack is 47.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.398               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.129               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.486               0.000 eth_tx_clk 
    Info (332119):    19.553               0.000 eth_rx_clk 
    Info (332119):    49.444               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 72.890 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 24.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.058               0.000 eth_tx_clk 
    Info (332119):    29.387               0.000 eth_rx_clk 
    Info (332119):    41.896               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 eth_rx_clk 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.430               0.000 eth_tx_clk 
Info (332146): Worst-case recovery slack is 47.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.709               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.029               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.322               0.000 eth_tx_clk 
    Info (332119):    19.413               0.000 eth_rx_clk 
    Info (332119):    49.292               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.301 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.638               0.000 eth_tx_clk 
    Info (332119):    35.126               0.000 eth_rx_clk 
    Info (332119):    46.361               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 eth_rx_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.201               0.000 eth_tx_clk 
Info (332146): Worst-case recovery slack is 48.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.954               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.283               0.000 eth_tx_clk 
    Info (332119):    19.298               0.000 eth_rx_clk 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 76.899 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Tue Oct 29 09:12:09 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


