{
  "design": {
    "design_info": {
      "boundary_crc": "0x269A5720343F32A",
      "device": "xczu3eg-sbva484-1-i",
      "gen_directory": "../../../../mmwave-streamer.gen/sources_1/bd/mmwave_streamer",
      "name": "mmwave_streamer",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "hier_0": {
        "NOT_gate_0": "",
        "points_RAM_0": "",
        "UART_RX_0": "",
        "data_parser_0": ""
      }
    },
    "ports": {
      "rst_n": {
        "direction": "I"
      },
      "i_RX_Serial": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "mmwave_streamer_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ce": {
        "direction": "I"
      },
      "data_out": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "point_addr": {
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "hier_0": {
        "ports": {
          "i_in_0": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "i_RX_Serial_0": {
            "direction": "I"
          },
          "i_ce_0": {
            "direction": "I"
          },
          "o_data_out_0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "i_point_addr_0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        },
        "components": {
          "NOT_gate_0": {
            "vlnv": "xilinx.com:module_ref:NOT_gate:1.0",
            "xci_name": "mmwave_streamer_NOT_gate_0_0",
            "xci_path": "ip/mmwave_streamer_NOT_gate_0_0/mmwave_streamer_NOT_gate_0_0.xci",
            "inst_hier_path": "hier_0/NOT_gate_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "NOT_gate",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_in": {
                "direction": "I"
              },
              "o_out": {
                "direction": "O"
              }
            }
          },
          "points_RAM_0": {
            "vlnv": "xilinx.com:module_ref:points_RAM:1.0",
            "xci_name": "mmwave_streamer_points_RAM_0_0",
            "xci_path": "ip/mmwave_streamer_points_RAM_0_0/mmwave_streamer_points_RAM_0_0.xci",
            "inst_hier_path": "hier_0/points_RAM_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "points_RAM",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_Clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "i_Rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "mmwave_streamer_clk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_Rst": {
                "type": "rst",
                "direction": "I"
              },
              "i_data_in": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "i_point_addr": {
                "direction": "I",
                "left": "4",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_set_and_rdy": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "i_ce": {
                "direction": "I"
              },
              "o_data_out": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "UART_RX_0": {
            "vlnv": "xilinx.com:module_ref:UART_RX:1.0",
            "xci_name": "mmwave_streamer_UART_RX_0_0",
            "xci_path": "ip/mmwave_streamer_UART_RX_0_0/mmwave_streamer_UART_RX_0_0.xci",
            "inst_hier_path": "hier_0/UART_RX_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UART_RX",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_Clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "mmwave_streamer_clk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_RX_Serial": {
                "direction": "I"
              },
              "o_RX_DV": {
                "direction": "O"
              },
              "o_RX_Byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "data_parser_0": {
            "vlnv": "xilinx.com:module_ref:data_parser:1.0",
            "xci_name": "mmwave_streamer_data_parser_0_0",
            "xci_path": "ip/mmwave_streamer_data_parser_0_0/mmwave_streamer_data_parser_0_0.xci",
            "inst_hier_path": "hier_0/data_parser_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_parser",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_RX_Byte": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "i_Clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "i_Rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "mmwave_streamer_clk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_Ena": {
                "direction": "I"
              },
              "i_Rst": {
                "type": "rst",
                "direction": "I"
              },
              "o_data_out": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "o_set_and_rdy": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "NOT_gate_0_o_out": {
            "ports": [
              "NOT_gate_0/o_out",
              "points_RAM_0/i_Rst",
              "data_parser_0/i_Rst"
            ]
          },
          "data_parser_0_o_data_out": {
            "ports": [
              "data_parser_0/o_data_out",
              "points_RAM_0/i_data_in"
            ]
          },
          "data_parser_0_o_set_and_rdy": {
            "ports": [
              "data_parser_0/o_set_and_rdy",
              "points_RAM_0/i_set_and_rdy"
            ]
          },
          "UART_RX_0_o_RX_DV": {
            "ports": [
              "UART_RX_0/o_RX_DV",
              "data_parser_0/i_Ena"
            ]
          },
          "UART_RX_0_o_RX_Byte": {
            "ports": [
              "UART_RX_0/o_RX_Byte",
              "data_parser_0/i_RX_Byte"
            ]
          },
          "i_in_0_1": {
            "ports": [
              "i_in_0",
              "NOT_gate_0/i_in"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "UART_RX_0/i_Clk",
              "data_parser_0/i_Clk",
              "points_RAM_0/i_Clk"
            ]
          },
          "i_RX_Serial_0_1": {
            "ports": [
              "i_RX_Serial_0",
              "UART_RX_0/i_RX_Serial"
            ]
          },
          "i_ce_0_1": {
            "ports": [
              "i_ce_0",
              "points_RAM_0/i_ce"
            ]
          },
          "points_RAM_0_o_data_out": {
            "ports": [
              "points_RAM_0/o_data_out",
              "o_data_out_0"
            ]
          },
          "i_point_addr_0_1": {
            "ports": [
              "i_point_addr_0",
              "points_RAM_0/i_point_addr"
            ]
          }
        }
      }
    },
    "nets": {
      "i_in_0_1": {
        "ports": [
          "rst_n",
          "hier_0/i_in_0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "hier_0/clk"
        ]
      },
      "i_RX_Serial_0_1": {
        "ports": [
          "i_RX_Serial",
          "hier_0/i_RX_Serial_0"
        ]
      },
      "i_ce_0_1": {
        "ports": [
          "ce",
          "hier_0/i_ce_0"
        ]
      },
      "hier_0_o_data_out_0": {
        "ports": [
          "hier_0/o_data_out_0",
          "data_out"
        ]
      },
      "i_point_addr_0_1": {
        "ports": [
          "point_addr",
          "hier_0/i_point_addr_0"
        ]
      }
    }
  }
}