$date
	Sat May 28 21:34:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ram_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 9 " addr [8:0] $end
$var reg 16 # addr_buffer [15:0] $end
$var reg 1 $ clock $end
$var reg 64 % data_buffer [63:0] $end
$var reg 1 & rd $end
$var reg 32 ' wdata [31:0] $end
$var reg 1 ( wr $end
$scope module ram $end
$var wire 9 ) addr [8:0] $end
$var wire 1 $ clock $end
$var wire 1 & rd $end
$var wire 32 * wdata [31:0] $end
$var wire 1 ( wr $end
$var reg 32 + rdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz +
b100010010001010000000000000000 *
b0 )
1(
b100010010001010000000000000000 '
0&
b10001001000101000000000000000000010000111100000000000000010000 %
0$
b1 #
b0 "
bz !
$end
#1000
1$
#2000
b10000111100000000000000010000 '
b10000111100000000000000010000 *
b1 "
b1 )
0$
#3000
1$
#4000
1&
b0 '
b0 *
0(
b0 "
b0 )
0$
#5000
b100010010001010000000000000000 !
b100010010001010000000000000000 +
1$
#6000
b1 "
b1 )
0$
#7000
b10000111100000000000000010000 !
b10000111100000000000000010000 +
1$
#8000
b0 "
b0 )
0&
0$
#9000
bz !
bz +
1$
#10000
0$
#11000
1$
#12000
0$
#13000
