<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_3b629a0a25bd72996b88daae4bb34f5c.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="reduction__xe_8hpp_source.html">reduction_xe.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_b4ef9bc6497bda05c8d3b2c15d89fd12.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4_coll__map" alt="Collaboration graph"/></div>
<map name="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4_coll__map" id="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4_coll__map">
<area shape="rect" title=" " alt="" coords="284,45,475,115"/>
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html" title=" " alt="" coords="7,5,169,75"/>
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html" title=" " alt="" coords="5,99,171,139"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a109451e96f2328011925c3f6d7833ed7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">local_st_tile_desc</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a109451e96f2328011925c3f6d7833ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d909ca7d687a600ac12146d5cbe4504"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; N_SG *<a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG *<a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a3d909ca7d687a600ac12146d5cbe4504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1df91863535bcfa64120266c11d89e2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ab1df91863535bcfa64120266c11d89e2">local_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a> &gt;</td></tr>
<tr class="separator:ab1df91863535bcfa64120266c11d89e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850378568b0ab9f024f51f33504f3bdb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a850378568b0ab9f024f51f33504f3bdb">local_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">local_st_tile_desc</a> &gt;</td></tr>
<tr class="separator:a850378568b0ab9f024f51f33504f3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2deca4f1ef1ccbf2a2c6646f35e4300c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a2deca4f1ef1ccbf2a2c6646f35e4300c">local_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2deca4f1ef1ccbf2a2c6646f35e4300c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc4156eae4f355458b434e1aafee4b2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#adbc4156eae4f355458b434e1aafee4b2">local_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">local_st_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:adbc4156eae4f355458b434e1aafee4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad224bbe3fa0643a73ddd9d93259e9a81"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ad224bbe3fa0643a73ddd9d93259e9a81">group_reduce_t</a> ()=default</td></tr>
<tr class="separator:ad224bbe3fa0643a73ddd9d93259e9a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73b2500343229be5f561de4b19f3061"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#af73b2500343229be5f561de4b19f3061">group_reduce_t</a> (uint32_t sg_id_, uint32_t nbarrier_id, uint32_t slm_base_)</td></tr>
<tr class="separator:af73b2500343229be5f561de4b19f3061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2d794c3bf0f146b11d2fe8d6b551fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a4b2d794c3bf0f146b11d2fe8d6b551fc">init</a> (uint32_t sg_id_=0, uint32_t nbarrier_id=0, uint32_t slm_base_=0)</td></tr>
<tr class="separator:a4b2d794c3bf0f146b11d2fe8d6b551fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2d6affc44e7362c22dda20a18a73c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3b2d6affc44e7362c22dda20a18a73c7">set_slm_base</a> (uint32_t slm_base_=0)</td></tr>
<tr class="separator:a3b2d6affc44e7362c22dda20a18a73c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f7e079836b3307a5e2c91ab84988ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a10f7e079836b3307a5e2c91ab84988ce">operator()</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a> *SZ &gt; buffer)</td></tr>
<tr class="separator:a10f7e079836b3307a5e2c91ab84988ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:afa17ff59317261b0de3e98004f9b9060"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, 1, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#afa17ff59317261b0de3e98004f9b9060">sg_reduce</a> {}</td></tr>
<tr class="separator:afa17ff59317261b0de3e98004f9b9060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c87aa8792c762cc949fead67161c5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t</a>&lt; N_SG, N_SG &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ae2c87aa8792c762cc949fead67161c5c">nbarrier</a></td></tr>
<tr class="separator:ae2c87aa8792c762cc949fead67161c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427ca747533511c8a9a671c49bc9e3ba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a427ca747533511c8a9a671c49bc9e3ba">slm_base</a></td></tr>
<tr class="separator:a427ca747533511c8a9a671c49bc9e3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77dd31d9bb35a2ad6e1e210c2dfdeeb1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a77dd31d9bb35a2ad6e1e210c2dfdeeb1">sg_id</a></td></tr>
<tr class="separator:a77dd31d9bb35a2ad6e1e210c2dfdeeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2deca4f1ef1ccbf2a2c6646f35e4300c" name="a2deca4f1ef1ccbf2a2c6646f35e4300c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2deca4f1ef1ccbf2a2c6646f35e4300c">&#9670;&#160;</a></span>local_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1df91863535bcfa64120266c11d89e2" name="ab1df91863535bcfa64120266c11d89e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1df91863535bcfa64120266c11d89e2">&#9670;&#160;</a></span>local_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">local_ld_tile_desc</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d909ca7d687a600ac12146d5cbe4504" name="a3d909ca7d687a600ac12146d5cbe4504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d909ca7d687a600ac12146d5cbe4504">&#9670;&#160;</a></span>local_ld_tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_tile_desc =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;N_SG * <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG * <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbc4156eae4f355458b434e1aafee4b2" name="adbc4156eae4f355458b434e1aafee4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc4156eae4f355458b434e1aafee4b2">&#9670;&#160;</a></span>local_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">local_st_tile_desc</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850378568b0ab9f024f51f33504f3bdb" name="a850378568b0ab9f024f51f33504f3bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850378568b0ab9f024f51f33504f3bdb">&#9670;&#160;</a></span>local_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">local_st_tile_desc</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a109451e96f2328011925c3f6d7833ed7" name="a109451e96f2328011925c3f6d7833ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109451e96f2328011925c3f6d7833ed7">&#9670;&#160;</a></span>local_st_tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_tile_desc =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad224bbe3fa0643a73ddd9d93259e9a81" name="ad224bbe3fa0643a73ddd9d93259e9a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad224bbe3fa0643a73ddd9d93259e9a81">&#9670;&#160;</a></span>group_reduce_t() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::group_reduce_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af73b2500343229be5f561de4b19f3061" name="af73b2500343229be5f561de4b19f3061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73b2500343229be5f561de4b19f3061">&#9670;&#160;</a></span>group_reduce_t() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::group_reduce_t </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_id_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nbarrier_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base_</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4b2d794c3bf0f146b11d2fe8d6b551fc" name="a4b2d794c3bf0f146b11d2fe8d6b551fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2d794c3bf0f146b11d2fe8d6b551fc">&#9670;&#160;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_id_</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nbarrier_id</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base_</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f7e079836b3307a5e2c91ab84988ce" name="a10f7e079836b3307a5e2c91ab84988ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f7e079836b3307a5e2c91ab84988ce">&#9670;&#160;</a></span>operator()()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a> &gt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::operator() </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a> *SZ &gt;&#160;</td>
          <td class="paramname"><em>buffer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b2d6affc44e7362c22dda20a18a73c7" name="a3b2d6affc44e7362c22dda20a18a73c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b2d6affc44e7362c22dda20a18a73c7">&#9670;&#160;</a></span>set_slm_base()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::set_slm_base </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base_</em> = <code>0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae2c87aa8792c762cc949fead67161c5c" name="ae2c87aa8792c762cc949fead67161c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c87aa8792c762cc949fead67161c5c">&#9670;&#160;</a></span>nbarrier</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t</a>&lt;N_SG, N_SG&gt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::nbarrier</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77dd31d9bb35a2ad6e1e210c2dfdeeb1" name="a77dd31d9bb35a2ad6e1e210c2dfdeeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77dd31d9bb35a2ad6e1e210c2dfdeeb1">&#9670;&#160;</a></span>sg_id</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa17ff59317261b0de3e98004f9b9060" name="afa17ff59317261b0de3e98004f9b9060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa17ff59317261b0de3e98004f9b9060">&#9670;&#160;</a></span>sg_reduce</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t</a>&lt;<a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, 1, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_reduce {}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a427ca747533511c8a9a671c49bc9e3ba" name="a427ca747533511c8a9a671c49bc9e3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427ca747533511c8a9a671c49bc9e3ba">&#9670;&#160;</a></span>slm_base</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> , uint32_t SZ, uint32_t N, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG, bool is_all_reduce&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a>&lt; <a class="el" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="el" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::slm_base</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1group.html">group</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html">group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
