//! Comprehensive adversarial tests for CPU↔Memory shared bus architecture.
//!
//! This test file validates all critical security invariants identified for the shared CPU bus:
//!
//! ## Tested Attack Vectors
//!
//! 1. **Bus Region Not Written** - What happens if the bus region is left uninitialized?
//! 2. **CCS Doesn't Reference Bus Columns** - Test the `ensure_ccs_binds_shared_bus` guardrail
//! 3. **Address Bit Tampering** - Tamper address bits to access wrong memory location
//! 4. **Flag Consistency Attacks** - has_read/has_write flags don't match actual operations
//! 5. **Inc Value Tampering** - Incorrect increment calculation (delta manipulation)
//! 6. **Read Value Mismatch** - Claim a different read value than memory actually holds
//! 7. **Write Value Mismatch** - Bus write value differs from memory update
//! 8. **Multi-Instance Ordering Attack** - Swap data between memory instances
//! 9. **Padding Row Garbage Attack** - Non-zero values in inactive rows
//!
//! ## Expected Behavior
//!
//! - **Before fix (vulnerable)**: The malicious proof **verifies** → test **fails** (red)
//! - **After fix**: Proof generation or verification **fails** → test **passes** (green)

#![allow(non_snake_case)]

use std::marker::PhantomData;
use std::sync::Arc;

use neo_ajtai::{s_lincomb, s_mul, setup as ajtai_setup, AjtaiSModule, Commitment as Cmt};
use neo_ccs::poly::SparsePoly;
use neo_ccs::relations::{CcsStructure, McsInstance, McsWitness};
use neo_ccs::traits::SModuleHomomorphism;
use neo_ccs::Mat;
use neo_fold::pi_ccs::FoldingMode;
use neo_fold::shard::{
    fold_shard_prove as fold_shard_prove_shared_cpu_bus, fold_shard_verify as fold_shard_verify_shared_cpu_bus,
    CommitMixers,
};
use neo_math::ring::Rq as RqEl;
use neo_math::{D, F, K};
use neo_memory::cpu::build_bus_layout_for_instances;
use neo_memory::cpu::constraints::{CpuColumnLayout, CpuConstraintBuilder};
use neo_memory::plain::{LutTable, PlainLutTrace, PlainMemLayout, PlainMemTrace};
use neo_memory::witness::{LutInstance, LutWitness, MemInstance, MemWitness, StepInstanceBundle, StepWitnessBundle};
use neo_memory::MemInit;
use neo_params::NeoParams;
use neo_transcript::{Poseidon2Transcript, Transcript};
use p3_field::PrimeCharacteristicRing;
use rand_chacha::rand_core::SeedableRng;
use rand_chacha::ChaCha8Rng;

// ============================================================================
// Test Infrastructure
// ============================================================================

fn setup_ajtai_committer(params: &NeoParams, m: usize) -> AjtaiSModule {
    let mut rng = ChaCha8Rng::seed_from_u64(7);
    let pp = ajtai_setup(&mut rng, D, params.kappa as usize, m).expect("Ajtai setup should succeed");
    AjtaiSModule::new(Arc::new(pp))
}

fn rot_matrix_to_rq(mat: &Mat<F>) -> RqEl {
    use neo_math::ring::cf_inv;

    debug_assert_eq!(mat.rows(), D);
    debug_assert_eq!(mat.cols(), D);

    let mut coeffs = [F::ZERO; D];
    for i in 0..D {
        coeffs[i] = mat[(i, 0)];
    }
    cf_inv(coeffs)
}

fn default_mixers() -> CommitMixers<fn(&[Mat<F>], &[Cmt]) -> Cmt, fn(&[Cmt], u32) -> Cmt> {
    fn mix_rhos_commits(rhos: &[Mat<F>], cs: &[Cmt]) -> Cmt {
        assert!(!cs.is_empty(), "mix_rhos_commits: empty commitments");
        if cs.len() == 1 {
            return cs[0].clone();
        }
        let rq_els: Vec<RqEl> = rhos.iter().map(rot_matrix_to_rq).collect();
        s_lincomb(&rq_els, cs).expect("s_lincomb should succeed")
    }
    fn combine_b_pows(cs: &[Cmt], b: u32) -> Cmt {
        assert!(!cs.is_empty(), "combine_b_pows: empty commitments");
        let mut acc = cs[0].clone();
        let mut pow = F::from_u64(b as u64);
        for i in 1..cs.len() {
            let rq_pow = RqEl::from_field_scalar(pow);
            let term = s_mul(&rq_pow, &cs[i]);
            acc.add_inplace(&term);
            pow *= F::from_u64(b as u64);
        }
        acc
    }
    CommitMixers {
        mix_rhos_commits,
        combine_b_pows,
    }
}

fn metadata_only_mem_instance(
    layout: &PlainMemLayout,
    init: MemInit<F>,
    steps: usize,
) -> (MemInstance<Cmt, F>, MemWitness<F>) {
    let ell = layout.n_side.trailing_zeros() as usize;
    (
        MemInstance {
            comms: Vec::new(),
            k: layout.k,
            d: layout.d,
            n_side: layout.n_side,
            steps,
            ell,
            init,
            _phantom: PhantomData,
        },
        MemWitness { mats: Vec::new() },
    )
}

fn metadata_only_lut_instance(table: &LutTable<F>, steps: usize) -> (LutInstance<Cmt, F>, LutWitness<F>) {
    let ell = table.n_side.trailing_zeros() as usize;
    (
        LutInstance {
            comms: Vec::new(),
            k: table.k,
            d: table.d,
            n_side: table.n_side,
            steps,
            ell,
            table_spec: None,
            table: table.content.clone(),
            _phantom: PhantomData,
        },
        LutWitness { mats: Vec::new() },
    )
}

// Helper for writing address bits (currently unused but kept for reference)
#[allow(dead_code)]
fn write_bits_le(out: &mut [F], mut x: u64, ell: usize) {
    for i in 0..ell {
        out[i] = if (x & 1) == 1 { F::ONE } else { F::ZERO };
        x >>= 1;
    }
}

/// Bus layout constants for minimal Twist instance (d=1, ell=1, n_side=2)
const TWIST_BUS_COLS: usize = 7; // 2*1*1 + 5 = ra_bit, wa_bit, has_read, has_write, wv, rv, inc

/// Bus layout constants for minimal Shout instance (d=1, ell=1, n_side=2)
const SHOUT_BUS_COLS: usize = 3; // 1*1 + 2 = addr_bit, has_lookup, val

/// Witness column layout for our test CPU.
///
/// Layout: [const_one, is_load, is_store, rd_value, rs2_value, effective_addr, is_lookup, lookup_key, lookup_out, ...bus...]
const COL_CONST_ONE: usize = 0;
const COL_IS_LOAD: usize = 1;
const COL_IS_STORE: usize = 2;
const COL_RD_VALUE: usize = 3;
const COL_RS2_VALUE: usize = 4;
const COL_EFFECTIVE_ADDR: usize = 5;
const COL_IS_LOOKUP: usize = 6;
const COL_LOOKUP_KEY: usize = 7;
const COL_LOOKUP_OUT: usize = 8;

fn create_cpu_layout() -> CpuColumnLayout {
    CpuColumnLayout {
        is_load: COL_IS_LOAD,
        is_store: COL_IS_STORE,
        effective_addr: COL_EFFECTIVE_ADDR,
        rd_write_value: COL_RD_VALUE,
        rs2_value: COL_RS2_VALUE,
        is_lookup: COL_IS_LOOKUP,
        lookup_key: COL_LOOKUP_KEY,
        lookup_output: COL_LOOKUP_OUT,
    }
}

/// Create a minimal identity CCS for testing (currently unused but kept for reference)
#[allow(dead_code)]
fn create_identity_ccs(n: usize) -> CcsStructure<F> {
    let mat = Mat::identity(n);
    let f = SparsePoly::new(1, vec![]);
    CcsStructure::new(vec![mat], f).expect("CCS")
}

/// Create a CCS that references ALL required Twist bus columns (passes guardrail).
///
/// This adds trivial identity-like constraints for each bus column:
/// z[col] * 1 = z[col]
///
/// NOTE: These constraints don't enforce semantic correctness - they just satisfy
/// the guardrail. The actual semantic constraints would come from CPU arithmetization.
fn create_ccs_referencing_all_twist_bus_cols(n: usize, m: usize, bus_base: usize) -> CcsStructure<F> {
    let cpu_layout = create_cpu_layout();
    let m_in = 1usize;
    let bus = build_bus_layout_for_instances(m, m_in, 1, [], [1]).expect("bus layout");
    assert_eq!(bus.bus_base, bus_base, "test assumes canonical bus_base");

    let mut builder = CpuConstraintBuilder::<F>::new(n, m, COL_CONST_ONE);
    builder.add_twist_instance(&bus, &bus.twist_cols[0], &cpu_layout);

    builder
        .build()
        .expect("should build CCS with Twist constraints")
}

/// Create a CCS referencing all required Shout + Twist bus columns
fn create_ccs_referencing_all_shout_twist_bus_cols(
    n: usize,
    m: usize,
    bus_base: usize,
    shout_cols: usize,
) -> CcsStructure<F> {
    assert_eq!(shout_cols, SHOUT_BUS_COLS, "test assumes fixed shout_cols");

    let cpu_layout = create_cpu_layout();
    let m_in = 1usize;
    let bus = build_bus_layout_for_instances(m, m_in, 1, [1], [1]).expect("bus layout");
    assert_eq!(bus.bus_base, bus_base, "test assumes canonical bus_base");

    let mut builder = CpuConstraintBuilder::<F>::new(n, m, COL_CONST_ONE);
    builder.add_shout_instance(&bus, &bus.shout_cols[0], &cpu_layout);
    builder.add_twist_instance(&bus, &bus.twist_cols[0], &cpu_layout);

    builder
        .build()
        .expect("should build CCS with Shout+Twist constraints")
}

/// Build CPU witness with properly filled bus region for Twist
fn build_cpu_witness_with_twist_bus(
    m: usize,
    bus_base: usize,
    mem_trace: &PlainMemTrace<F>,
    _mem_layout: &PlainMemLayout,
) -> Vec<F> {
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE; // Constant 1

    // Twist bus columns: ra_bit, wa_bit, has_read, has_write, wv, rv, inc
    let j = 0usize; // Single step
    let chunk_size = 1usize;

    // ra_bit (addr 0 has bit 0 = 0)
    let ra_bit = (mem_trace.read_addr[j] & 1) as u64;
    z[bus_base + 0 * chunk_size + j] = F::from_u64(ra_bit);

    // wa_bit
    let wa_bit = (mem_trace.write_addr[j] & 1) as u64;
    z[bus_base + 1 * chunk_size + j] = F::from_u64(wa_bit);

    // has_read
    z[bus_base + 2 * chunk_size + j] = mem_trace.has_read[j];

    // has_write
    z[bus_base + 3 * chunk_size + j] = mem_trace.has_write[j];

    // wv
    z[bus_base + 4 * chunk_size + j] = mem_trace.write_val[j];

    // rv
    z[bus_base + 5 * chunk_size + j] = mem_trace.read_val[j];

    // inc_at_write_addr
    z[bus_base + 6 * chunk_size + j] = mem_trace.inc_at_write_addr[j];

    z
}

// ============================================================================
// Attack 1: CCS Doesn't Reference Bus Columns
// ============================================================================

/// Test that CCS must reference bus columns - the `ensure_ccs_binds_shared_bus` guardrail.
///
/// This test creates a CCS that does NOT reference any bus columns, and verifies
/// that the shared-bus prover/verifier rejects it.
///
/// If this test FAILS (verifier accepts), it means the guardrail is bypassed.
#[test]
fn ccs_must_reference_bus_columns_guardrail() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // Create CCS that ONLY references non-bus columns (constraint on z[1])
    // This CCS does NOT reference any bus columns at all!
    let mut A = Mat::zero(n, m, F::ZERO);
    let mut B = Mat::zero(n, m, F::ZERO);
    let mut C = Mat::zero(n, m, F::ZERO);

    // Row 0: z[1]^2 = z[1] (booleanize z[1], which is NOT a bus column)
    A[(0, 1)] = F::ONE;
    B[(0, 1)] = F::ONE;
    C[(0, 1)] = F::ONE;

    let ccs: CcsStructure<F> = neo_ccs::r1cs_to_ccs(A, B, C);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Build a witness with bus region filled
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };
    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ONE],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::ZERO],
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let z = build_cpu_witness_with_twist_bus(m, bus_base, &mem_trace, &mem_layout);
    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, MemInit::Zero, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];

    let mut tr = Poseidon2Transcript::new(b"ccs-no-bus-ref");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    // The guardrail should catch this and reject
    assert!(
        prove_res.is_err(),
        "\n\
        ╔══════════════════════════════════════════════════════════════════╗\n\
        ║                    GUARDRAIL BYPASSED                            ║\n\
        ╠══════════════════════════════════════════════════════════════════╣\n\
        ║ CCS does NOT reference any bus columns, but prover accepted!     ║\n\
        ║                                                                  ║\n\
        ║ The `ensure_ccs_binds_shared_bus` check should have rejected     ║\n\
        ║ this CCS because it makes the bus a dead witness.                ║\n\
        ║                                                                  ║\n\
        ║ FIX: ensure_ccs_binds_shared_bus must be called before proving.  ║\n\
        ╚══════════════════════════════════════════════════════════════════╝"
    );

    println!("✓ SECURE: CCS without bus references correctly rejected by guardrail");
}

// ============================================================================
// Attack 2: Address Bit Tampering
// ============================================================================

/// Test that tampering with address bits causes verification failure.
///
/// Attack: CPU claims to access address 0, but bus bits encode address 1.
/// Memory at address 0 has value X, address 1 has value Y (different).
/// The attack tries to return value X while the bus points to address 1.
#[test]
fn address_bit_tampering_attack_should_be_rejected() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Memory: addr 0 = 100, addr 1 = 200
    let mem_init = MemInit::Sparse(vec![(0, F::from_u64(100)), (1, F::from_u64(200))]);
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // ATTACK: Bus says read from addr 1 (ra_bit=1), but rv claims to be 100 (value at addr 0)
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE;

    // Bus: ra_bit = 1 (pointing to address 1)
    z[bus_base + 0] = F::ONE; // ra_bit = 1 (TAMPERED: points to addr 1)
    z[bus_base + 1] = F::ZERO; // wa_bit
    z[bus_base + 2] = F::ONE; // has_read
    z[bus_base + 3] = F::ZERO; // has_write
    z[bus_base + 4] = F::ZERO; // wv
    z[bus_base + 5] = F::from_u64(100); // rv = 100 (WRONG: addr 1 has 200)
    z[bus_base + 6] = F::ZERO; // inc

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    // Twist instance says we're reading from addr 1 (matching bus)
    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ONE],
        has_write: vec![F::ZERO],
        read_addr: vec![1], // Reading from addr 1
        write_addr: vec![0],
        read_val: vec![F::from_u64(100)], // WRONG: addr 1 has 200
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"addr-bit-tamper");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected address bit tampering: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"addr-bit-tamper");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ ADDRESS BIT TAMPERING ATTACK SUCCEEDED!                          ║\n\
                ║                                                                  ║\n\
                ║ Bus address bits point to address 1 (value=200),                 ║\n\
                ║ but the proof claims read value = 100 (from address 0).          ║\n\
                ║                                                                  ║\n\
                ║ Twist should reject because rv doesn't match memory[addr].       ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Attack 3: Flag Consistency (has_read mismatch)
// ============================================================================

/// Test that has_read flag must be consistent with actual memory operation.
///
/// Attack: CPU claims has_read=0 (no read), but provides a non-zero rv.
/// This tries to smuggle a value without a proper memory access.
#[test]
fn has_read_flag_mismatch_attack_should_be_rejected() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    let mem_init = MemInit::Sparse(vec![(0, F::from_u64(42))]);
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // ATTACK: has_read=0 but rv=42 (non-zero value without read operation)
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE;
    z[bus_base + 0] = F::ZERO; // ra_bit
    z[bus_base + 1] = F::ZERO; // wa_bit
    z[bus_base + 2] = F::ZERO; // has_read = 0 (NO READ)
    z[bus_base + 3] = F::ZERO; // has_write
    z[bus_base + 4] = F::ZERO; // wv
    z[bus_base + 5] = F::from_u64(42); // rv = 42 (SHOULD BE 0 since has_read=0)
    z[bus_base + 6] = F::ZERO; // inc

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    // Twist trace also claims no read but has value
    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ZERO],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::from_u64(42)], // Non-zero despite has_read=0
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"has-read-mismatch");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected has_read flag mismatch: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"has-read-mismatch");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ HAS_READ FLAG MISMATCH ATTACK SUCCEEDED!                         ║\n\
                ║                                                                  ║\n\
                ║ has_read=0 but rv=42 (non-zero).                                 ║\n\
                ║ Values should be gated by their enable flags.                    ║\n\
                ║                                                                  ║\n\
                ║ FIX: Add constraints: (1 - has_read) · rv = 0                    ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Attack 4: Increment Value Tampering
// ============================================================================

/// Test that inc_at_write_addr must be correctly computed.
///
/// Attack: Memory at addr 0 = 10, writing new value 50.
/// Correct inc = 50 - 10 = 40.
/// Attack claims inc = 100 (wrong delta).
#[test]
fn increment_value_tampering_attack_should_be_rejected() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Memory at addr 0 = 10
    let mem_init = MemInit::Sparse(vec![(0, F::from_u64(10))]);
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // ATTACK: Write 50, but claim inc = 100 (should be 40)
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE;
    z[bus_base + 0] = F::ZERO; // ra_bit
    z[bus_base + 1] = F::ZERO; // wa_bit (addr 0)
    z[bus_base + 2] = F::ZERO; // has_read
    z[bus_base + 3] = F::ONE; // has_write = 1
    z[bus_base + 4] = F::from_u64(50); // wv = 50
    z[bus_base + 5] = F::ZERO; // rv
    z[bus_base + 6] = F::from_u64(100); // inc = 100 (WRONG: should be 40)

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ZERO],
        has_write: vec![F::ONE],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::ZERO],
        write_val: vec![F::from_u64(50)],
        inc_at_write_addr: vec![F::from_u64(100)], // WRONG
    };

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"inc-tamper");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected increment tampering: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"inc-tamper");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ INCREMENT VALUE TAMPERING ATTACK SUCCEEDED!                      ║\n\
                ║                                                                  ║\n\
                ║ Old value = 10, new value = 50, claimed inc = 100                ║\n\
                ║ Correct inc should be 40.                                        ║\n\
                ║                                                                  ║\n\
                ║ Twist should reject because final memory state would be wrong.   ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Attack 5: Lookup Value Tampering (Shout)
// ============================================================================

/// Test that lookup (Shout) values must match the table.
///
/// Attack: Table[1] = 200, but claim lookup result = 999.
#[test]
fn lookup_value_tampering_attack_should_be_rejected() {
    // Must be large enough to hold all injected Shout+Twist constraints (incl. bitness checks).
    let n = 22usize;
    let m = 22usize;
    let m_in = 1usize;

    // Bus layout: Shout first, then Twist
    let shout_cols = SHOUT_BUS_COLS;
    let total_bus_cols = shout_cols + TWIST_BUS_COLS;
    let bus_base = m - total_bus_cols;

    // Shout column offsets (for witness building)
    let shout_addr_bit = bus_base + 0;
    let shout_has_lookup = bus_base + 1;
    let shout_val = bus_base + 2;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_shout_twist_bus_cols(n, m, bus_base, shout_cols);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Table: [100, 200]
    let lut_table = LutTable {
        table_id: 0,
        k: 2,
        d: 1,
        n_side: 2,
        content: vec![F::from_u64(100), F::from_u64(200)],
    };

    // ATTACK: Lookup at addr 1 should return 200, but claim 999
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE;

    // Shout bus
    z[shout_addr_bit] = F::ONE; // addr = 1
    z[shout_has_lookup] = F::ONE;
    z[shout_val] = F::from_u64(999); // WRONG: table[1] = 200

    // Twist bus (inactive)
    let twist_base = bus_base + shout_cols;
    z[twist_base + 2] = F::ZERO; // has_read = 0
    z[twist_base + 3] = F::ZERO; // has_write = 0

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    let lut_trace = PlainLutTrace {
        has_lookup: vec![F::ONE],
        addr: vec![1],
        val: vec![F::from_u64(999)], // WRONG
    };

    let (lut_inst, lut_wit) = metadata_only_lut_instance(&lut_table, lut_trace.has_lookup.len());

    // Empty memory instance
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };
    let mem_init = MemInit::Zero;
    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ZERO],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::ZERO],
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };
    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![(lut_inst, lut_wit)],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"lookup-tamper");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected lookup value tampering: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"lookup-tamper");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ LOOKUP VALUE TAMPERING ATTACK SUCCEEDED!                         ║\n\
                ║                                                                  ║\n\
                ║ Table[1] = 200, but proof claims lookup result = 999             ║\n\
                ║                                                                  ║\n\
                ║ Shout should reject because val doesn't match table[addr].       ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Attack 6: Bus Region Left Uninitialized (All Zeros)
// ============================================================================

/// Test what happens when bus region is left as zeros but memory claims non-zero read.
///
/// Attack: Bus says rv=0, but Twist trace claims rv=42 (memory init has 42).
/// This tests if there's proper linkage between Twist trace and bus.
#[test]
fn bus_region_mismatch_with_twist_trace_should_be_rejected() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Memory has addr 0 = 42
    let mem_init = MemInit::Sparse(vec![(0, F::from_u64(42))]);
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // ATTACK: Bus says rv=0, but trace claims rv=42
    let mut z = vec![F::ZERO; m];
    z[0] = F::ONE;
    z[bus_base + 0] = F::ZERO; // ra_bit
    z[bus_base + 1] = F::ZERO; // wa_bit
    z[bus_base + 2] = F::ONE; // has_read = 1
    z[bus_base + 3] = F::ZERO; // has_write
    z[bus_base + 4] = F::ZERO; // wv
    z[bus_base + 5] = F::ZERO; // rv = 0 (WRONG: should be 42)
    z[bus_base + 6] = F::ZERO; // inc

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    // Twist trace claims rv=42 (which is what memory actually has)
    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ONE],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::from_u64(42)], // Correct value
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"bus-trace-mismatch");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected bus/trace mismatch: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"bus-trace-mismatch");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ BUS/TRACE MISMATCH ATTACK SUCCEEDED!                             ║\n\
                ║                                                                  ║\n\
                ║ CPU bus says rv=0, but Twist trace claims rv=42.                 ║\n\
                ║                                                                  ║\n\
                ║ In shared-bus mode, Twist must consume bus values, not its own   ║\n\
                ║ independently committed trace.                                   ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Attack 7: Write Value Not Applied to Memory State
// ============================================================================

/// Test that write operations actually affect memory state for subsequent reads.
///
/// Attack: Write 100 to addr 0, then claim to read 0 from addr 0.
/// This tests cross-step memory consistency.
#[test]
fn write_then_read_consistency_attack_should_be_rejected() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // Step 1: Write 100 to addr 0
    let mem_init_step1 = MemInit::Zero;
    let mem_trace_step1 = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ZERO],
        has_write: vec![F::ONE],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::ZERO],
        write_val: vec![F::from_u64(100)],
        inc_at_write_addr: vec![F::from_u64(100)], // 100 - 0 = 100
    };

    let mut z1 = vec![F::ZERO; m];
    z1[0] = F::ONE;
    z1[bus_base + 0] = F::ZERO; // ra_bit
    z1[bus_base + 1] = F::ZERO; // wa_bit (addr 0)
    z1[bus_base + 2] = F::ZERO; // has_read
    z1[bus_base + 3] = F::ONE; // has_write
    z1[bus_base + 4] = F::from_u64(100); // wv
    z1[bus_base + 5] = F::ZERO; // rv
    z1[bus_base + 6] = F::from_u64(100); // inc

    let Z1 = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z1);
    let c1 = l.commit(&Z1);
    let mcs1 = (
        McsInstance {
            c: c1,
            x: z1[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z1[m_in..].to_vec(),
            Z: Z1,
        },
    );

    let (mem_inst1, mem_wit1) = metadata_only_mem_instance(&mem_layout, mem_init_step1, mem_trace_step1.steps);

    // Step 2: ATTACK - Read from addr 0, claim value is 0 (should be 100)
    let mem_init_step2 = MemInit::Sparse(vec![(0, F::from_u64(100))]); // State after step 1
    let mem_trace_step2 = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ONE],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::ZERO], // WRONG: should be 100
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let mut z2 = vec![F::ZERO; m];
    z2[0] = F::ONE;
    z2[bus_base + 0] = F::ZERO; // ra_bit
    z2[bus_base + 1] = F::ZERO; // wa_bit
    z2[bus_base + 2] = F::ONE; // has_read
    z2[bus_base + 3] = F::ZERO; // has_write
    z2[bus_base + 4] = F::ZERO; // wv
    z2[bus_base + 5] = F::ZERO; // rv = 0 (WRONG)
    z2[bus_base + 6] = F::ZERO; // inc

    let Z2 = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z2);
    let c2 = l.commit(&Z2);
    let mcs2 = (
        McsInstance {
            c: c2,
            x: z2[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z2[m_in..].to_vec(),
            Z: Z2,
        },
    );

    let (mem_inst2, mem_wit2) = metadata_only_mem_instance(&mem_layout, mem_init_step2, mem_trace_step2.steps);

    let steps_witness = vec![
        StepWitnessBundle {
            mcs: mcs1,
            lut_instances: vec![],
            mem_instances: vec![(mem_inst1, mem_wit1)],
            _phantom: PhantomData::<K>,
        },
        StepWitnessBundle {
            mcs: mcs2,
            lut_instances: vec![],
            mem_instances: vec![(mem_inst2, mem_wit2)],
            _phantom: PhantomData::<K>,
        },
    ];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"write-read-consistency");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    match prove_res {
        Err(e) => {
            println!("✓ SECURE: Prover rejected write-then-read inconsistency: {:?}", e);
        }
        Ok(proof) => {
            let mut tr_v = Poseidon2Transcript::new(b"write-read-consistency");
            let verify_res = fold_shard_verify_shared_cpu_bus(
                FoldingMode::Optimized,
                &mut tr_v,
                &params,
                &ccs,
                &steps_instance,
                &[],
                &proof,
                mixers,
            );

            assert!(
                verify_res.is_err(),
                "\n\
                ╔══════════════════════════════════════════════════════════════════╗\n\
                ║                    CRITICAL VULNERABILITY                        ║\n\
                ╠══════════════════════════════════════════════════════════════════╣\n\
                ║ WRITE-THEN-READ CONSISTENCY ATTACK SUCCEEDED!                    ║\n\
                ║                                                                  ║\n\
                ║ Step 1: Write 100 to addr 0                                      ║\n\
                ║ Step 2: Read from addr 0, claim value = 0 (should be 100)        ║\n\
                ║                                                                  ║\n\
                ║ Cross-step memory consistency is not enforced.                   ║\n\
                ╚══════════════════════════════════════════════════════════════════╝"
            );
        }
    }
}

// ============================================================================
// Positive Test: Correct Witness Should Verify
// ============================================================================

/// Sanity check: A correctly constructed witness should verify successfully.
#[test]
fn correct_witness_should_verify() {
    let n = 16usize;
    let m = 16usize;
    let m_in = 1usize;
    let bus_cols = TWIST_BUS_COLS;
    let bus_base = m - bus_cols;

    // CCS that references ALL required bus columns (passes guardrail)
    let ccs = create_ccs_referencing_all_twist_bus_cols(n, m, bus_base);

    let mut params = NeoParams::goldilocks_auto_r1cs_ccs(ccs.n).expect("params");
    params.k_rho = 16;
    let l = setup_ajtai_committer(&params, m);
    let mixers = default_mixers();

    // Memory at addr 0 = 42
    let mem_init = MemInit::Sparse(vec![(0, F::from_u64(42))]);
    let mem_layout = PlainMemLayout { k: 2, d: 1, n_side: 2 };

    // Correct witness: read from addr 0 returns 42
    let mut z = vec![F::ZERO; m];
    z[COL_CONST_ONE] = F::ONE;
    z[COL_IS_LOAD] = F::ONE;
    z[COL_EFFECTIVE_ADDR] = F::ZERO; // addr 0
    z[COL_RD_VALUE] = F::from_u64(42); // must match bus rv when is_load=1
    z[bus_base + 0] = F::ZERO; // ra_bit (addr 0)
    z[bus_base + 1] = F::ZERO; // wa_bit
    z[bus_base + 2] = F::ONE; // has_read
    z[bus_base + 3] = F::ZERO; // has_write
    z[bus_base + 4] = F::ZERO; // wv
    z[bus_base + 5] = F::from_u64(42); // rv = 42 (CORRECT)
    z[bus_base + 6] = F::ZERO; // inc

    let Z = neo_memory::ajtai::encode_vector_balanced_to_mat(&params, &z);
    let c = l.commit(&Z);

    let mcs = (
        McsInstance {
            c,
            x: z[..m_in].to_vec(),
            m_in,
        },
        McsWitness {
            w: z[m_in..].to_vec(),
            Z,
        },
    );

    let mem_trace = PlainMemTrace {
        steps: 1,
        has_read: vec![F::ONE],
        has_write: vec![F::ZERO],
        read_addr: vec![0],
        write_addr: vec![0],
        read_val: vec![F::from_u64(42)],
        write_val: vec![F::ZERO],
        inc_at_write_addr: vec![F::ZERO],
    };

    let (mem_inst, mem_wit) = metadata_only_mem_instance(&mem_layout, mem_init, mem_trace.steps);

    let steps_witness = vec![StepWitnessBundle {
        mcs,
        lut_instances: vec![],
        mem_instances: vec![(mem_inst, mem_wit)],
        _phantom: PhantomData::<K>,
    }];
    let steps_instance: Vec<StepInstanceBundle<Cmt, F, K>> =
        steps_witness.iter().map(StepInstanceBundle::from).collect();

    let mut tr = Poseidon2Transcript::new(b"correct-witness");
    let prove_res = fold_shard_prove_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr,
        &params,
        &ccs,
        &steps_witness,
        &[],
        &[],
        &l,
        mixers,
    );

    let proof = prove_res.expect("correct witness should prove successfully");

    let mut tr_v = Poseidon2Transcript::new(b"correct-witness");
    let verify_res = fold_shard_verify_shared_cpu_bus(
        FoldingMode::Optimized,
        &mut tr_v,
        &params,
        &ccs,
        &steps_instance,
        &[],
        &proof,
        mixers,
    );

    let _ = verify_res.expect("correct witness should verify successfully");
    println!("✓ SANITY CHECK PASSED: Correct witness verified successfully");
}
