#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jul 20 18:17:53 2024
# Process ID: 19932
# Current directory: C:/Users/sjh00/streamline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11040 C:\Users\sjh00\streamline\dsd_mlp.xpr
# Log file: C:/Users/sjh00/streamline/vivado.log
# Journal file: C:/Users/sjh00/streamline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sjh00/streamline/dsd_mlp.xpr
INFO: [Project 1-313] Project file moved from 'C:/streamline' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sjh00/streamline/tb_pu_behav.wcfg', nor could it be found using path 'C:/streamline/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v] -no_script -reset -force -quiet
remove_files  C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v
file delete -force C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer5.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/mlp_inputScale.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/pu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/single_port_bram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v] -no_script -reset -force -quiet
remove_files  {C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer5.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer2.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/mlp_inputScale.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/pu.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/single_port_bram.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v}
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v}
WARNING: [filemgmt 56-12] File 'C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/int8_layer1_hex_reordered.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_part1
INFO: [VRFC 10-311] analyzing module Layer_part1_controller
INFO: [VRFC 10-311] analyzing module Layer_part1_buffer
INFO: [VRFC 10-311] analyzing module multiplier_32x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_part2
INFO: [VRFC 10-311] analyzing module Layer_part2_controller
INFO: [VRFC 10-311] analyzing module Layer_part2_buffer_32bit_port
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLP_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_RowMatrix
INFO: [VRFC 10-311] analyzing module DSP
INFO: [VRFC 10-311] analyzing module xilinx_simple_dual_port_1_clock_ram
INFO: [VRFC 10-311] analyzing module RMC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac
INFO: [VRFC 10-311] analyzing module clk_map_imp_1NMB928
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_CVVFJV
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1C3JDRS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1FAO4F6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_top_mlp_0_0/sim/design_1_top_mlp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_mlp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/sim/design_1_axi_bram_ctrl_0_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_48ac_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.352 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top_mlp' does not have a parameter named RBAW [C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_top_mlp_0_0/sim/design_1_top_mlp_0_0.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Users/sjh00/streamline/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v:575]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 32 for port 'Y_BUF_ADDR' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:39]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_2
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_fm...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ss...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_sp...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_dd...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_48ac_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_48ac_psr_aclk_0_arch of entity xil_defaultlib.bd_48ac_psr_aclk_0 [bd_48ac_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1NMB928
Compiling module xil_defaultlib.bd_48ac_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_CVVFJV
Compiling module xil_defaultlib.bd_48ac_m00s2a_0
Compiling module xil_defaultlib.bd_48ac_s00a2s_0
Compiling module xil_defaultlib.bd_48ac_s00mmu_0
Compiling module xil_defaultlib.bd_48ac_s00sic_0
Compiling module xil_defaultlib.bd_48ac_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1C3JDRS
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=49...
Compiling module xil_defaultlib.bd_48ac_sarn_0
Compiling module xil_defaultlib.bd_48ac_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module xil_defaultlib.bd_48ac_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1FAO4F6
Compiling module xil_defaultlib.bd_48ac
Compiling module xil_defaultlib.design_1_smartconnect_0_0
Compiling module xil_defaultlib.MLP_Controller
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.multiplier_32x18
Compiling module xil_defaultlib.Layer_part1_controller
Compiling module xil_defaultlib.DSP(WIDTH_OP1=8,WIDTH_OP2=8,WIDT...
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.RMC_controller(WEIGHT_ROW=784,BR...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=128,WEIGHT_...
Compiling module xil_defaultlib.Layer_part1_buffer
Compiling module xil_defaultlib.Layer_part1
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.Layer_part2_controller
Compiling module xil_defaultlib.Layer_part2_buffer_32bit_port
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.RMC_controller(WEIGHT_ROW=128,BR...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=32,WEIGHT_R...
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=32,WEIGHT_R...
Compiling module xil_defaultlib.Layer_part2
Compiling module xil_defaultlib.top_mlp_sub
Compiling module xil_defaultlib.top_mlp(X_BUF_DATA_WIDTH=80,X_BU...
Compiling module xil_defaultlib.design_1_top_mlp_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 20 18:24:21 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1486.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/S00_AXI
Time resolution is 1 ps
open_wave_config C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg
WARNING: Simulation object /tb_mlp_top/i_CLK was not found in the design.
WARNING: Simulation object /tb_mlp_top/rst_n was not found in the design.
WARNING: Simulation object /tb_mlp_top/start was not found in the design.
WARNING: Simulation object /tb_mlp_top/done_intr_o was not found in the design.
WARNING: Simulation object /tb_mlp_top/done_led_o was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_en was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_data was not found in the design.
WARNING: Simulation object /tb_mlp_top/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_mlp_top/FP_BW was not found in the design.
WARNING: Simulation object /tb_mlp_top/INT_BW was not found in the design.
WARNING: Simulation object /tb_mlp_top/X_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/X_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/W_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/W_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/uut/u_top_LAYER1/w_buffer/o_DO_PACKED was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.238 ; gain = 32.582
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 1701.238 ; gain = 214.887
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v] -no_script -reset -force -quiet
remove_files  {C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_2.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v
WARNING: [filemgmt 56-12] File 'C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v' cannot be added to the project because it already exists in the project, skipping this file
set_property top tb_top_mlp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/int8_layer1_hex_reordered.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MLP_Controller
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.multiplier_32x18
Compiling module xil_defaultlib.Layer_part1_controller
Compiling module xil_defaultlib.DSP(WIDTH_OP1=8,WIDTH_OP2=8,WIDT...
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.RMC_controller(WEIGHT_ROW=784,BR...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=128,WEIGHT_...
Compiling module xil_defaultlib.Layer_part1_buffer
Compiling module xil_defaultlib.Layer_part1
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.Layer_part2_controller
Compiling module xil_defaultlib.Layer_part2_buffer_32bit_port
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.RMC_controller(WEIGHT_ROW=128,BR...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=32,WEIGHT_R...
Compiling module xil_defaultlib.xilinx_simple_dual_port_1_clock_...
Compiling module xil_defaultlib.PU_RowMatrix(OP1_COL=32,WEIGHT_R...
Compiling module xil_defaultlib.Layer_part2
Compiling module xil_defaultlib.top_mlp_sub
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/tb_top_mlp_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 20 18:25:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg
WARNING: Simulation object /tb_mlp_top/i_CLK was not found in the design.
WARNING: Simulation object /tb_mlp_top/rst_n was not found in the design.
WARNING: Simulation object /tb_mlp_top/start was not found in the design.
WARNING: Simulation object /tb_mlp_top/done_intr_o was not found in the design.
WARNING: Simulation object /tb_mlp_top/done_led_o was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_en was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_mlp_top/y_buf_data was not found in the design.
WARNING: Simulation object /tb_mlp_top/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_mlp_top/FP_BW was not found in the design.
WARNING: Simulation object /tb_mlp_top/INT_BW was not found in the design.
WARNING: Simulation object /tb_mlp_top/X_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/X_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/W_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/W_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/Y_BUF_DEPTH was not found in the design.
WARNING: Simulation object /tb_mlp_top/uut/u_top_LAYER1/w_buffer/o_DO_PACKED was not found in the design.
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.016 ; gain = 45.777
run all
$finish called at time : 82295 ns : File "C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v" Line 50
current_wave_config {tb_mlp_top_behav.wcfg}
tb_mlp_top_behav.wcfg
add_wave {{/tb_top_mlp/CLK}} {{/tb_top_mlp/RSTN}} {{/tb_top_mlp/START}} {{/tb_top_mlp/DONE_INTR}} {{/tb_top_mlp/DONE_LED}} {{/tb_top_mlp/Y_BUF_EN}} {{/tb_top_mlp/Y_BUF_ADDR}} {{/tb_top_mlp/Y_BUF_DATA}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/int8_layer1_hex_reordered.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.016 ; gain = 0.000
run all
$finish called at time : 82295 ns : File "C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v" Line 50
save_wave_config {C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\Users\sjh00\streamline\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 12
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\sjh00\streamline\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Jul 20 18:27:13 2024] Launched design_1_top_mlp_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_mlp_0_0_synth_1: C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/runme.log
synth_1: C:/Users/sjh00/streamline/dsd_mlp.runs/synth_1/runme.log
[Sat Jul 20 18:27:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/sjh00/streamline/dsd_mlp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1747.016 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2319.645 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2319.645 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2319.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2436.355 ; gain = 689.340
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2678.973 ; gain = 169.727
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.129 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2714.129 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2714.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.129 ; gain = 0.000
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.797 ; gain = 193.203
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 20 18:35:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/sjh00/streamline/dsd_mlp.runs/impl_1/runme.log
launch_sdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3012.844 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B104A0A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4079.000 ; gain = 1066.156
set_property PROGRAM.FILE {C:/Users/sjh00/streamline/dsd_mlp.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sjh00/streamline/dsd_mlp.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim/int8_layer1_hex_reordered.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sjh00/streamline/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sjh00/streamline/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/sjh00/streamline/tb_mlp_top_behav.wcfg
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4104.098 ; gain = 6.070
run all
$finish called at time : 82295 ns : File "C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v" Line 50
launch_sdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sjh00/streamline/dsd_mlp.sdk -hwspec C:/Users/sjh00/streamline/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B104A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B104A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B104A0A
