`timescale 1ns / 1ps
//ç°åœ¨åªæ˜¯åšä¸€ä¸ªad5761råŠŸèƒ½æ˜¯å¦æ­£å¸¸çš„æµ‹è¯•ï¼Œå›ºå®šdacçš„åŠŸèƒ½ä¸ºå¤ä½-å†™å…¥æ›´æ–°-å›è¯»ï¼Œå¦‚æœåé¢ç¡®å®è¯æ˜åŸä»£ç æœ‰é—®é¢˜ï¼Œå†å®Œå–„ä»£ç åˆå¹¶åˆ°åŸé¡¹ç›?

module AD5761R(
	input			clk,			//50MHz
	input			rst_n,
	input			DAC_ALERT_N,	//æ´»åŠ¨ä½æŠ¥è­¦ï¼ŒçŸ­è·¯ã€?150Â°ä»¥ä¸Šæˆ–æ¬ å‹æ—¶ç½?0ï¼Œå¯¹æ§åˆ¶å¯„å­˜å™¨çš„å†™æ“ä½œä¼šä½¿å…¶ç½?1
	input			DAC_DOUT,		//SDO
	output			DAC_DIN,		//SDI
	output			DAC_CS_N,		//ç‰‡é?‰ä¿¡å?
	output			DAC_SCLK,		//DACæ—¶é’Ÿä¿¡å·
	output			DAC_RESET_N,	//DACé‡ç½®ä¿¡å·,ä½ç”µå¹³æœ‰æ•?
    output			DAC_LOAD_N,		//æ°¸ä¹…æ‹‰ä½æ—¶ï¼Œæ›´æ–°è¾“å…¥å¯„å­˜å™¨å³æ›´æ–°DACå¯„å­˜å™¨ï¼Œå†™å…¥è¾“å…¥å¯„å­˜å™¨æ—¶è‹¥ä¿æŒé«˜ç”µå¹³ï¼Œåˆ™ä¸ä¼šæ›´æ–°DACè¾“å‡ºå¯„å­˜å™?
	output			DAC_CLEAR_N,	//æ¸…é™¤DACæ•°æ®

	//ä¸²å£é€šä¿¡ï¼Œç”¨æ¥è·å–å›è¯»æ•°æ?
    input 			UART_RX,
    output 			UART_TX
);
//reg clk;
//reg rst_n;


reg [15:0]DAC_vout_reg = 16'hFFFF;	//è®¾å®šçš„DACè¾“å‡º
//assign DAC_RESET_N = 1;			//ä¸è¿›è¡Œé‡ç½?
assign DAC_LOAD_N = 0;			//å³æ—¶æ›´æ–°DAC_register

//reqæ˜¯å¦éœ?è¦é?šè¿‡req1 req0å»¶æ—¶ä¸?ä¸ªclkï¼Ÿï¼Œæš‚æ—¶ä¸åš
reg DAC_req;
reg [23:0]sdi_data;		//ä¸»è®¾å¤‡å‘é€ç»™ä»è®¾å¤‡çš„æ•°æ®ï¼Œå³å¯¹DACçš„æ“ä½œæŒ‡ä»?
wire [23:0]sdo_data;	//ä»è®¾å¤‡åé¦ˆç»™ä¸»è®¾å¤‡çš„æ•°æ®ï¼Œå›è¯»æ“ä½œæ—¶æ¥æ”¶
wire done;				//DACä¸?ä¸ªæŒ‡ä»¤å®Œæˆ?


/*	DACåŠŸèƒ½åœ°å€ï¼Œæ ¹æ®ad5761rçš„[DB23:DB20]è®¾ç½®ï¼Œé¡ºåºä¸€è‡?
		NOP1 				= 4'h0;
		Wr_Input_Reg 		= 4'h1;		å†™å…¥è¾“å…¥å¯„å­˜å™?
		Update_DAC_Reg 		= 4'h2;		æ›´æ–°DACå¯„å­˜å™?
		Wr_Update_DAC_Reg   = 4'h3;		å†™å…¥å¹¶æ›´æ–°DACå¯„å­˜å™?
		Wr_Ctrl_Reg 		= 4'h4;		å†™å…¥æ§åˆ¶å¯„å­˜å™?
		NOP2				= 4'h5;
		NOP3				= 4'h6;
		Software_Data_Rst	= 4'h7;		è½¯ä»¶æ§åˆ¶å¤ä½
		Reserved			= 4'h8;	
		Daisy_Chain			= 4'h9;		ç¦ç”¨èŠèŠ±é“¾åŠŸèƒ?
		Rdbak_Input_Reg		= 4'hA;		å›è¯»Input
		Rdbak_DAC_Reg		= 4'hB;		å›è¯»DAC
		Rdbak_Ctrl_Reg		= 4'hC;		å›è¯»Ctrl
		NOP4				= 4'hD;
		NOP5				= 4'hE;
		Software_Full_Rst	= 4'hF;		è½¯ä»¶æ§åˆ¶å®Œå…¨å¤ä½
	NOP1-5ç›¸åŒï¼Œå›è¯»æ“ä½œåéœ?è¦æ¥ä¸?ä¸ªNOPï¼Œåœ¨NOPæ—¶æ¥æ”¶sdo_data
*/

//DACçŠ¶æ?æœº

//DAC_orders
reg [7:0]dac_order_cnt;
reg [3:0]dac_orders;
reg [31:0]init_cnt;
localparam init_cnt_full = 32'd10_000;
reg [31:0]delay_cnt;
localparam T_100ns = 32'd5_000;
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)begin
		DAC_req = 0;
		init_cnt = 0;
		delay_cnt = 0;
		dac_order_cnt = 8'd0;
    end
	else begin
		case(dac_order_cnt)
			0:begin
				if(init_cnt >= init_cnt_full)begin
					init_cnt = 0;
					dac_order_cnt = dac_order_cnt + 1;
				end
				else
					init_cnt = init_cnt + 1;
			end
			1,3,5,7,9:begin
				if(done)begin
					DAC_req = 0;
					dac_order_cnt = dac_order_cnt + 1;
				end
				else
					DAC_req = 1;
			end
			2,4,6,8:begin
				if(delay_cnt >= T_100ns)begin
					delay_cnt = 0;
					dac_order_cnt = dac_order_cnt + 1;
				end
				else
					delay_cnt = delay_cnt + 1;
			end
			10:begin
			     DAC_req = 0;
			end
			default:begin
					DAC_req = 0;
					dac_order_cnt = 0;
			end
		endcase
	end
end


//æµ‹è¯•DACï¼ŒæŒ‡ä»¤ä¾æ¬¡ä¸ºå†™å…¥å¹¶æ›´æ–°DAC-å›è¯»DAC-NOP
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
		dac_orders = 4'b0;
	else begin
		case(dac_order_cnt)
			8'h1:dac_orders = 4'hF;
			8'h3:dac_orders = 4'h4;
			8'h5:dac_orders = 4'h3;
			8'h7:dac_orders = 4'hB;
			8'h9:dac_orders = 4'h0;
			default:dac_orders = 4'h0;
        endcase
	end
end

//sdi_dataå?16ä½?
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
		sdi_data[15:0] = 16'b0;
	else begin
		case(dac_order_cnt)
			8'h3:sdi_data[15:0] = 16'h0241;
			8'h5:sdi_data[15:0] = DAC_vout_reg[15:0];
			default:sdi_data[15:0] = 16'h0;
        endcase
	end
end
//sdi_dataå‰?8ä½?
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
		sdi_data[23:16] = 8'b0;
	else
		sdi_data[23:16] = {4'b0,dac_orders[3:0]};
end

//ä¸²å£å‘é?å›è¯»æ•°æ?

reg [23:0]dac_back_data;
reg uart_tx_req;
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)begin
		uart_tx_req = 0;
		dac_back_data = 24'h0;
	end
	else begin
		if(dac_order_cnt == 9)
			if(done)begin
				dac_back_data = sdo_data;
				uart_tx_req = 1;
			end
	end
end

spi_core ad5761r_spi(
	.clk(clk),
	.rst_n(rst_n),
	.DAC_DOUT(DAC_DOUT),
	.sdo_data(sdo_data),
	.sdi_data(sdi_data),
	.DAC_DIN(DAC_DIN),
	.DAC_CS_N(DAC_CS_N),
	.DAC_SCLK(DAC_SCLK),
	.DAC_req(DAC_req),
	.DONE(done)
);

UART_TST dac_bak (
    .clk(clk),
    .rst_n(rst_n),
    .UART_RX(UART_RX),
    .UART_TX(UART_TX),
    .dac_back_data(dac_back_data),
    .uart_tx_req(uart_tx_req)
);


/*
initial begin
	rst_n = 1;
	clk = 0;
	dac_order_cnt = 0;
	init_cnt = 0;
	delay_cnt = 0;
	DAC_req = 0;
end
always begin
	#10 clk = ~clk;
end
*/
endmodule
