# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lect03_HN.srcs/sources_1/new/Test_Data_Conversion.vhd" \

# Do not sort compile order
nosort
