INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hshoaib/Athestia_sv/Athestia_sv.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitPack
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
