#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Nov 22 11:39:28 2017
# Process ID: 13336
# Current directory: /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/design_1_wrapper.vds
# Journal file: /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/studio/Prova_casa'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dati/dante/Xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.758 ; gain = 0.000 ; free physical = 2475 ; free virtual = 8442
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -flatten_hierarchy full -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13353 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1292.582 ; gain = 107.996 ; free physical = 2323 ; free virtual = 8303
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:511]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b_downsizer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b_downsizer' (1#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (2#1) [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' (20#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' (21#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv' (22#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_w_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_w_axi3_conv' (23#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_r_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_r_axi3_conv' (24#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi3_conv' (25#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' (26#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (27#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_top' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_axi_upsizer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_w_upsizer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_w_upsizer' (28#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer' (30#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_r_upsizer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_r_upsizer' (31#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (32#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (32#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (32#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (32#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (33#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_axi_upsizer' (36#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_top' (37#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (38#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (40#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:511]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (41#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (42#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (43#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (44#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:465]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (45#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 113 connections, but only 102 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:281]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1186]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' (46#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' (47#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' (48#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' (49#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' (50#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' (51#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' (51#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' (52#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' (53#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' (54#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' (54#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' (54#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized7' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized7' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized8' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized8' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized9' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized9' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized10' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized10' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized11' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized11' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized12' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized12' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized13' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized13' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s' (56#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter__parameterized0' (56#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (57#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 59 connections, but only 57 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1421]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (58#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1186]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (59#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (60#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (61#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (62#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (63#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (64#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (65#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (66#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:446]
INFO: [Synth 8-638] synthesizing module 'design_1_zhang_cnn_0_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_zhang_cnn_0_0/synth/design_1_zhang_cnn_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 112'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 112'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 112'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 112'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 112'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 112'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 112'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 112'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 112'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 112'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 112'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 112'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 112'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 112'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 112'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 112'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 112'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 112'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 112'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 112'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 112'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 112'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 112'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 112'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 112'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 112'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 112'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 112'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 112'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 112'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 112'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 112'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 112'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 112'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 112'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 112'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 112'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 112'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 112'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 112'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 112'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 112'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 112'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 112'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 112'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 112'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 112'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 112'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 112'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 112'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 112'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 112'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 112'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 112'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 112'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 112'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 112'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 112'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 112'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 112'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 112'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 112'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn.v:283]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_partialcau' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:57]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 999 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_partialcau_ram' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:9]
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 999 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:24]
INFO: [Synth 8-3876] $readmem data file './zhang_cnn_partialcau_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:27]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_partialcau_ram' (67#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:9]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_partialcau' (68#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_partialcau.v:57]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_control_s_axi' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_IMAGE_R_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_IMAGE_R_CTRL bound to: 8'b00010100 
	Parameter ADDR_WEIGHTS_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_WEIGHTS_CTRL bound to: 8'b00011100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_OUT_R_CTRL bound to: 8'b00100100 
	Parameter ADDR_CURR_LAYER_IN_N_LAYER_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_CURR_LAYER_IN_N_LAYER_CTRL bound to: 8'b00101100 
	Parameter ADDR_CURR_LAYER_IN_IN_W_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_CURR_LAYER_IN_IN_W_CTRL bound to: 8'b00110100 
	Parameter ADDR_CURR_LAYER_IN_IN_H_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_CURR_LAYER_IN_IN_H_CTRL bound to: 8'b00111100 
	Parameter ADDR_CURR_LAYER_IN_OUT_W_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_CURR_LAYER_IN_OUT_W_CTRL bound to: 8'b01000100 
	Parameter ADDR_CURR_LAYER_IN_OUT_H_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_CURR_LAYER_IN_OUT_H_CTRL bound to: 8'b01001100 
	Parameter ADDR_CURR_LAYER_IN_IN_CH_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_CURR_LAYER_IN_IN_CH_CTRL bound to: 8'b01010100 
	Parameter ADDR_CURR_LAYER_IN_OUT_CH_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_CURR_LAYER_IN_OUT_CH_CTRL bound to: 8'b01011100 
	Parameter ADDR_CURR_LAYER_IN_KER_W_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_CURR_LAYER_IN_KER_W_CTRL bound to: 8'b01100100 
	Parameter ADDR_CURR_LAYER_IN_KER_H_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_CURR_LAYER_IN_KER_H_CTRL bound to: 8'b01101100 
	Parameter ADDR_CURR_LAYER_IN_KER_CH_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_CURR_LAYER_IN_KER_CH_CTRL bound to: 8'b01110100 
	Parameter ADDR_CURR_LAYER_IN_STR_W_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_CURR_LAYER_IN_STR_W_CTRL bound to: 8'b01111100 
	Parameter ADDR_CURR_LAYER_IN_STR_H_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_CURR_LAYER_IN_STR_H_CTRL bound to: 8'b10000100 
	Parameter ADDR_CURR_LAYER_IN_PAD_W_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_CURR_LAYER_IN_PAD_W_CTRL bound to: 8'b10001100 
	Parameter ADDR_CURR_LAYER_IN_PAD_H_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_CURR_LAYER_IN_PAD_H_CTRL bound to: 8'b10010100 
	Parameter ADDR_CURR_LAYER_IN_RELU_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_CURR_LAYER_IN_RELU_CTRL bound to: 8'b10011100 
	Parameter ADDR_CURR_LAYER_IN_HAS_BIAS_DATA_0 bound to: 8'b10100000 
	Parameter ADDR_CURR_LAYER_IN_HAS_BIAS_CTRL bound to: 8'b10100100 
	Parameter ADDR_CURR_LAYER_IN_ACT_TYPE_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_CURR_LAYER_IN_ACT_TYPE_CTRL bound to: 8'b10101100 
	Parameter ADDR_INPUT_OFFSET_DATA_0 bound to: 8'b10110000 
	Parameter ADDR_INPUT_OFFSET_CTRL bound to: 8'b10110100 
	Parameter ADDR_WEIGHTS_OFFSET_DATA_0 bound to: 8'b10111000 
	Parameter ADDR_WEIGHTS_OFFSET_CTRL bound to: 8'b10111100 
	Parameter ADDR_OUTPUT_OFFSET_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_OUTPUT_OFFSET_CTRL bound to: 8'b11000100 
	Parameter ADDR_QUANTIZED_MULTIPLIER_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_QUANTIZED_MULTIPLIER_CTRL bound to: 8'b11001100 
	Parameter ADDR_RIGHT_SHIFT_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_RIGHT_SHIFT_CTRL bound to: 8'b11010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_control_s_axi.v:365]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_control_s_axi' (69#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_throttl' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_throttl' (70#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_write' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:1504]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo' (71#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_decoder' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:673]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_decoder' (72#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:673]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice' (73#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized0' (73#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_buffer' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_buffer' (74#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized1' (74#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized2' (74#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_write' (75#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:1504]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_read' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_buffer__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_buffer__parameterized0' (75#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice__parameterized0' (75#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_read' (76#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi' (77#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_channel_1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_channel' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 38'b00000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 38'b00000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 38'b00000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 38'b00000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 38'b00000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 38'b00000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 38'b00000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 38'b00000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 38'b00000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 38'b00000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 38'b00000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 38'b00000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 38'b00000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 38'b00000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 38'b00000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 38'b00000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 38'b00000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 38'b00000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 38'b00000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 38'b00000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 38'b00000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 38'b00000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 38'b00000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 38'b00000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 38'b00000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 38'b00000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 38'b00000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 38'b00000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 38'b00000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 38'b00000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 38'b00000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 38'b00000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 38'b00000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 38'b00001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 38'b00010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 38'b00100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 38'b01000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 38'b10000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel.v:892]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channels' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channels.v:10]
INFO: [Synth 8-638] synthesizing module 'read_in_wh45' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:1281]
INFO: [Synth 8-638] synthesizing module 'read_weights' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state18 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3350]
INFO: [Synth 8-256] done synthesizing module 'read_weights' (78#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:10]
INFO: [Synth 8-638] synthesizing module 'read_input' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state19 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:184]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulbkb' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulbkb_DSP48_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulbkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulbkb_DSP48_0' (79#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulbkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulbkb' (80#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulbkb.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1188]
INFO: [Synth 8-256] done synthesizing module 'read_input' (81#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulcud' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulcud_DSP48_1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulcud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulcud_DSP48_1' (82#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulcud.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulcud' (83#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulcud.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:6279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:6325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:6385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:6387]
INFO: [Synth 8-256] done synthesizing module 'read_in_wh45' (84#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_in_wh45.v:10]
INFO: [Synth 8-638] synthesizing module 'convolve4' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:1470]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:1601]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_64ndEe' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_64ndEe.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_64ndEe_MulnS_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_64ndEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_64ndEe_MulnS_0' (85#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_64ndEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_64ndEe' (86#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_64ndEe.v:39]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_96neOg' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_96neOg.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 96 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_96neOg_MulnS_1' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_96neOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_96neOg_MulnS_1' (87#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_96neOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_96neOg' (88#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_96neOg.v:39]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulfYi' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulfYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulfYi_DSP48_2' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulfYi_DSP48_2' (89#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulfYi' (90#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulfYi.v:34]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulg8j' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulg8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulg8j_DSP48_3' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulg8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulg8j_DSP48_3' (91#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulg8j.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulg8j' (92#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulg8j.v:34]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulhbi' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulhbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulhbi_DSP48_4' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulhbi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulhbi_DSP48_4' (93#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulhbi.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulhbi' (94#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mac_mulhbi.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:5586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:5732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:5736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:5748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:6440]
INFO: [Synth 8-256] done synthesizing module 'convolve4' (95#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channibs' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channibs_memcore' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:69]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channibs_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_in_channibs_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channibs_memcore_ram' (96#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channibs_memcore' (97#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channibs' (98#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channibs.v:11]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbEo' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1131 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbEo_memcore' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:69]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 2262 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbEo_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2262 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_in_channbEo_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbEo_memcore_ram' (99#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbEo_memcore' (100#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbEo' (101#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channbEo.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (102#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (103#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element convolve4_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channels.v:7573]
WARNING: [Synth 8-6014] Unused sequential element read_in_wh45_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channels.v:7581]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channels' (104#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_in_channels.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32bHp' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32bHp_div' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32bHp_div_u' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32bHp_div_u' (105#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32bHp_div' (106#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32bHp' (107#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:182]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_channel' (108#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'write_output' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state20 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:373]
INFO: [Synth 8-638] synthesizing module 'aesl_mux_load_28_37_s' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/aesl_mux_load_28_37_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/aesl_mux_load_28_37_s.v:238]
INFO: [Synth 8-256] done synthesizing module 'aesl_mux_load_28_37_s' (109#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/aesl_mux_load_28_37_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1920]
INFO: [Synth 8-256] done synthesizing module 'write_output' (110#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbIp' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp.v:11]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 999 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbIp_memcore' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:69]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 1998 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbIp_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:9]
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1998 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_out_chanbIp_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbIp_memcore_ram' (111#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbIp_memcore' (112#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbIp' (113#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_chanbIp.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x_shiftReg' (114#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x' (115#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/fifo_w32_d1_A_x.v:45]
WARNING: [Synth 8-6014] Unused sequential element dataflow_out_channel_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel_1.v:3315]
WARNING: [Synth 8-6014] Unused sequential element write_output_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel_1.v:3323]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_channel_1' (116#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/dataflow_out_channel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'set_out_buffer_to_0' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/set_out_buffer_to_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/set_out_buffer_to_0.v:314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/set_out_buffer_to_0.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/set_out_buffer_to_0.v:1125]
INFO: [Synth 8-256] done synthesizing module 'set_out_buffer_to_0' (117#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/set_out_buffer_to_0.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cCy' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cCy_div' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cCy_div_u' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cCy_div_u' (118#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cCy_div' (119#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cCy' (120#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:182]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cDy' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cDy_div' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_32cDy_div_u' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cDy_div_u' (121#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cDy_div' (122#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_32cDy' (123#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn.v:4137]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn' (124#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_zhang_cnn_0_0' (125#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_zhang_cnn_0_0/synth/design_1_zhang_cnn_0_0.v:58]
WARNING: [Synth 8-350] instance 'zhang_cnn_0' of module 'design_1_zhang_cnn_0_0' requires 55 connections, but only 54 given [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:454]
INFO: [Synth 8-256] done synthesizing module 'design_1' (126#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (127#1) [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design dataflow_out_chanbIp_memcore has unconnected port reset
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_ARREADY
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RVALID
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[7]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[6]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[5]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[4]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[3]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[2]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[1]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RDATA[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RLAST
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RID[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RUSER[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RRESP[1]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_RRESP[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_BRESP[1]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_BRESP[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_BID[0]
WARNING: [Synth 8-3331] design write_output has unconnected port m_axi_out_r_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_channbEo_memcore has unconnected port reset
WARNING: [Synth 8-3331] design dataflow_in_channibs_memcore has unconnected port reset
WARNING: [Synth 8-3331] design zhang_cnn_mul_96neOg has unconnected port reset
WARNING: [Synth 8-3331] design zhang_cnn_mul_64ndEe has unconnected port reset
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_AWREADY
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_WREADY
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_RLAST
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_RID[0]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_RUSER[0]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_RRESP[1]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_RRESP[0]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_BVALID
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_BRESP[1]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_BRESP[0]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_BID[0]
WARNING: [Synth 8-3331] design read_input has unconnected port m_axi_input_r_BUSER[0]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[31]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[30]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[29]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[28]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[27]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[26]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[25]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[24]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[23]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[22]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[21]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[20]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[19]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[18]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[17]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[16]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[15]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[14]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[13]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[12]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[11]
WARNING: [Synth 8-3331] design read_input has unconnected port input_offset_1[10]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_AWREADY
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_WREADY
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_RLAST
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_RID[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_RUSER[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_RRESP[1]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_RRESP[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_BVALID
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_BRESP[1]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_BRESP[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_BID[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port m_axi_weights_BUSER[0]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[31]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[30]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[29]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[28]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[27]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[26]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[25]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[24]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[23]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[22]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[21]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[20]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[19]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[18]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[17]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[16]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[15]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[14]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[13]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[12]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[11]
WARNING: [Synth 8-3331] design read_weights has unconnected port weights_offset_0[10]
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_AWREADY
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_WREADY
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_BVALID
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_BRESP[1]
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_BRESP[0]
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_BID[0]
WARNING: [Synth 8-3331] design read_in_wh45 has unconnected port m_axi_weights_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_channels has unconnected port m_axi_weights_AWREADY
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:10 ; elapsed = 00:02:43 . Memory (MB): peak = 1547.684 ; gain = 363.098 ; free physical = 2123 ; free virtual = 8158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 1547.684 ; gain = 363.098 ; free physical = 2158 ; free virtual = 8193
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc]
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1854.707 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7784
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:55 ; elapsed = 00:03:55 . Memory (MB): peak = 1854.707 ; gain = 670.121 ; free physical = 1889 ; free virtual = 7949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:55 ; elapsed = 00:03:55 . Memory (MB): peak = 1854.707 ; gain = 670.121 ; free physical = 1889 ; free virtual = 7949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M/U0. (constraint file  /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zhang_cnn_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:56 ; elapsed = 00:03:56 . Memory (MB): peak = 1854.707 ; gain = 670.121 ; free physical = 1890 ; free virtual = 7950
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element repeat_cnt_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:821]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element length_counter_1_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_ADDR.addr_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[26] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[25] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[24] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[23] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[22] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[21] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[20] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[19] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[18] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[17] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[16] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[15] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[14] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[13] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[12] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[11] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[10] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[9] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[8] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[7] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[6] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[5] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[4] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element bresp_cnt_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3759]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'zhang_cnn_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_gmem_m_axi.v:591]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3456]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3446]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3456]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3446]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_2294_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1608]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_2304_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1620]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_2299_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1614]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter11_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1482]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter10_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter9_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter8_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1511]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter7_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1507]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1503]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1499]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1495]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1491]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1487]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_2309_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_33_reg_2266_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1543]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3456]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3446]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1250]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1278]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1264]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1250]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1278]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1264]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_889_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:783]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_894_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:789]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1250]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1278]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1264]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond5_i_i_i_fu_1905_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1887_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_2053_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_i_fu_2071_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'partial_outputfm_10_1_reg_4907_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3259]
INFO: [Synth 8-4471] merging register 'partial_outputfm_11_1_reg_4913_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3260]
INFO: [Synth 8-4471] merging register 'partial_outputfm_12_1_reg_4919_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3261]
INFO: [Synth 8-4471] merging register 'partial_outputfm_13_1_reg_4925_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3262]
INFO: [Synth 8-4471] merging register 'partial_outputfm_14_1_reg_4931_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3263]
INFO: [Synth 8-4471] merging register 'partial_outputfm_15_1_reg_4937_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3264]
INFO: [Synth 8-4471] merging register 'partial_outputfm_16_1_reg_4943_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3265]
INFO: [Synth 8-4471] merging register 'partial_outputfm_17_1_reg_4949_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3266]
INFO: [Synth 8-4471] merging register 'partial_outputfm_18_1_reg_4955_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3267]
INFO: [Synth 8-4471] merging register 'partial_outputfm_19_1_reg_4961_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3268]
INFO: [Synth 8-4471] merging register 'partial_outputfm_1_s_reg_4853_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3269]
INFO: [Synth 8-4471] merging register 'partial_outputfm_20_1_reg_4967_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3270]
INFO: [Synth 8-4471] merging register 'partial_outputfm_21_1_reg_4973_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3271]
INFO: [Synth 8-4471] merging register 'partial_outputfm_22_1_reg_4979_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3272]
INFO: [Synth 8-4471] merging register 'partial_outputfm_23_1_reg_4985_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3273]
INFO: [Synth 8-4471] merging register 'partial_outputfm_24_1_reg_4991_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3274]
INFO: [Synth 8-4471] merging register 'partial_outputfm_25_1_reg_4997_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3275]
INFO: [Synth 8-4471] merging register 'partial_outputfm_26_1_reg_5003_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3276]
INFO: [Synth 8-4471] merging register 'partial_outputfm_27_1_reg_5009_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3277]
INFO: [Synth 8-4471] merging register 'partial_outputfm_2_s_reg_4859_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3278]
INFO: [Synth 8-4471] merging register 'partial_outputfm_3_s_reg_4865_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3279]
INFO: [Synth 8-4471] merging register 'partial_outputfm_4_s_reg_4871_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3280]
INFO: [Synth 8-4471] merging register 'partial_outputfm_5_s_reg_4877_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3281]
INFO: [Synth 8-4471] merging register 'partial_outputfm_6_s_reg_4883_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3282]
INFO: [Synth 8-4471] merging register 'partial_outputfm_7_s_reg_4889_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3283]
INFO: [Synth 8-4471] merging register 'partial_outputfm_8_s_reg_4895_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3284]
INFO: [Synth 8-4471] merging register 'partial_outputfm_9_s_reg_4901_reg[9:0]' into 'partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3285]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_10_1_reg_4907_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3148]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_11_1_reg_4913_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3149]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_12_1_reg_4919_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3150]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_13_1_reg_4925_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3151]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_14_1_reg_4931_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3152]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_15_1_reg_4937_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3153]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_16_1_reg_4943_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3154]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_17_1_reg_4949_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3155]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_18_1_reg_4955_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3156]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_19_1_reg_4961_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3157]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_1_s_reg_4853_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3158]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_20_1_reg_4967_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3159]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_21_1_reg_4973_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3160]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_22_1_reg_4979_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3161]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_23_1_reg_4985_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3162]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_24_1_reg_4991_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3163]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_25_1_reg_4997_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3164]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_26_1_reg_5003_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3165]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_27_1_reg_5009_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3166]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_2_s_reg_4859_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3167]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_3_s_reg_4865_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3168]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_4_s_reg_4871_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3169]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_5_s_reg_4877_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3170]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_6_s_reg_4883_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3171]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_7_s_reg_4889_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3172]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_8_s_reg_4895_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3173]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_9_s_reg_4901_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3174]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg' and it is trimmed from '64' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3175]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2457_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_98_reg_613_reg' and it is trimmed from '32' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/aesl_mux_load_28_37_s.v:305]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_622_reg' and it is trimmed from '64' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/aesl_mux_load_28_37_s.v:306]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1554]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1876]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1934]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1876]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1934]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_i_i_i_reg_1034_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1180]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_i_i_i_reg_1039_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1186]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1876]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1934]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_601_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'zhang_cnn_control_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:10 ; elapsed = 00:04:11 . Memory (MB): peak = 1854.707 ; gain = 670.121 ; free physical = 1685 ; free virtual = 7816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |dataflow_in_channels__GB0   |           1|     16547|
|2     |dataflow_in_channels__GB1   |           1|     12941|
|3     |dataflow_out_channel__GC0   |           1|      1603|
|4     |dataflow_out_channel_1__GC0 |           1|     10362|
|5     |zhang_cnn__GC0              |           1|     16642|
|6     |design_1__GC0               |           1|      7989|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 59    
	   3 Input     32 Bit       Adders := 17    
	   4 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 28    
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 11    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 17    
	   4 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 139   
	   2 Input      1 Bit       Adders := 230   
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 304   
+---Registers : 
	              128 Bit    Registers := 4     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               38 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 239   
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 113   
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 28    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 217   
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 45    
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 209   
	                1 Bit    Registers := 984   
+---Multipliers : 
	                32x96  Multipliers := 1     
	                32x64  Multipliers := 1     
	                27x32  Multipliers := 1     
	                32x32  Multipliers := 20    
	                 6x32  Multipliers := 1     
+---RAMs : 
	              52K Bit         RAMs := 28    
	              26K Bit         RAMs := 28    
	              22K Bit         RAMs := 3     
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	              180 Bit         RAMs := 84    
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	 113 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   3 Input     96 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 5     
	  39 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 161   
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 13    
	   2 Input     27 Bit        Muxes := 29    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 46    
	   3 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   4 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 120   
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 34    
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 116   
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 190   
	   5 Input      2 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1098  
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module read_weights 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 33    
+---Multipliers : 
	                32x32  Multipliers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     16 Bit        Muxes := 20    
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module read_input 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 24    
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 13    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 30    
+---Multipliers : 
	                 6x32  Multipliers := 1     
	                32x32  Multipliers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module read_in_wh45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 87    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 87    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 189   
Module dataflow_in_channibs_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channibs_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module dataflow_in_channibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channbEo_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module dataflow_in_channbEo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channbEo_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module dataflow_in_channbEo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_in_channbEo_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module dataflow_in_channbEo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module zhang_cnn_mul_64ndEe_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module zhang_cnn_mul_96neOg_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x96  Multipliers := 1     
Module convolve4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 28    
	   2 Input     12 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 17    
	               31 Bit    Registers := 4     
	               27 Bit    Registers := 28    
	               19 Bit    Registers := 28    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 33    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     96 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 9     
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dataflow_in_channels 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 176   
+---Registers : 
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module zhang_cnn_srem_32bHp_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module zhang_cnn_srem_32bHp_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
Module dataflow_out_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
	  39 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aesl_mux_load_28_37_s 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module write_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     59 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               59 Bit    Registers := 2     
	               32 Bit    Registers := 38    
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Multipliers : 
	                27x32  Multipliers := 1     
	                32x32  Multipliers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dataflow_out_chanbIp_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dataflow_out_chanbIp_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module dataflow_out_chanbIp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d1_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dataflow_out_channel_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 58    
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_partialcau_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_partialcau_ram 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module zhang_cnn_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 25    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module zhang_cnn_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module zhang_cnn_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module zhang_cnn_gmem_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module zhang_cnn_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module zhang_cnn_gmem_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module zhang_cnn_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module set_out_buffer_to_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module zhang_cnn_srem_32cCy_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module zhang_cnn_srem_32cCy_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
Module zhang_cnn_srem_32cDy_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module zhang_cnn_srem_32cDy_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module zhang_cnn_srem_32cDy_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module zhang_cnn_srem_32cDy_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module zhang_cnn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 3     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	 113 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 28    
	   2 Input     10 Bit        Muxes := 28    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
Module axi_protocol_converter_v2_1_14_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_14_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_14_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_14_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_14_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_14_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_14_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_14_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_14_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_14_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_14_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_14_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_14_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_14_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_14_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'kernel_size_reg_2165_reg[31:0]' into 'kernel_size_reg_2165_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1576]
INFO: [Synth 8-4471] merging register 'kernel_stack_size_reg_2159_reg[31:0]' into 'kernel_stack_size_reg_2159_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1577]
WARNING: [Synth 8-3936] Found unconnected internal register 'ii_1_reg_2228_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1537]
WARNING: [Synth 8-3936] Found unconnected internal register 'jj_1_reg_2223_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1538]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_1_reg_2218_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:1536]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3368]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3256]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3442]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3466]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3260]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3470]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_weights.v:3428]
DSP Report: Generating DSP kernel_size_fu_1559_p2, operation Mode is: A*B.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_fu_1559_p2.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_fu_1559_p2.
DSP Report: Generating DSP kernel_size_reg_2165_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register kernel_size_reg_2165_reg is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: Generating DSP kernel_size_fu_1559_p2, operation Mode is: A*B.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_fu_1559_p2.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_fu_1559_p2.
DSP Report: Generating DSP kernel_size_reg_2165_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register kernel_size_reg_2165_reg is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: operator kernel_size_fu_1559_p2 is absorbed into DSP kernel_size_reg_2165_reg.
DSP Report: Generating DSP tmp7_fu_1564_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: register A is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: Generating DSP tmp7_reg_2172_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: register tmp7_reg_2172_reg is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: Generating DSP tmp7_fu_1564_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: register A is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_fu_1564_p2.
DSP Report: Generating DSP tmp7_reg_2172_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: register tmp7_reg_2172_reg is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: operator tmp7_fu_1564_p2 is absorbed into DSP tmp7_reg_2172_reg.
DSP Report: Generating DSP tmp_4_fu_1576_p2, operation Mode is: A*B.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_fu_1576_p2.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_fu_1576_p2.
DSP Report: Generating DSP tmp_4_reg_2187_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_4_reg_2187_reg is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: Generating DSP tmp_4_fu_1576_p2, operation Mode is: A*B.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_fu_1576_p2.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_fu_1576_p2.
DSP Report: Generating DSP tmp_4_reg_2187_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_4_reg_2187_reg is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: operator tmp_4_fu_1576_p2 is absorbed into DSP tmp_4_reg_2187_reg.
DSP Report: Generating DSP tmp_fu_1489_p2, operation Mode is: A*B.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_fu_1489_p2.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_fu_1489_p2.
DSP Report: Generating DSP tmp_reg_2137_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_reg_2137_reg is absorbed into DSP tmp_reg_2137_reg.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_reg_2137_reg.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_reg_2137_reg.
DSP Report: Generating DSP tmp_fu_1489_p2, operation Mode is: A*B.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_fu_1489_p2.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_fu_1489_p2.
DSP Report: Generating DSP tmp_reg_2137_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_reg_2137_reg is absorbed into DSP tmp_reg_2137_reg.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_reg_2137_reg.
DSP Report: operator tmp_fu_1489_p2 is absorbed into DSP tmp_reg_2137_reg.
DSP Report: Generating DSP kernel_stack_size_fu_1554_p2, operation Mode is: A*B.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_fu_1554_p2.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_fu_1554_p2.
DSP Report: Generating DSP kernel_stack_size_reg_2159_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register kernel_stack_size_reg_2159_reg is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: Generating DSP kernel_stack_size_fu_1554_p2, operation Mode is: A*B.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_fu_1554_p2.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_fu_1554_p2.
DSP Report: Generating DSP kernel_stack_size_reg_2159_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register kernel_stack_size_reg_2159_reg is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: operator kernel_stack_size_fu_1554_p2 is absorbed into DSP kernel_stack_size_reg_2159_reg.
DSP Report: Generating DSP tmp_s_fu_1568_p2, operation Mode is: A*B.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_fu_1568_p2.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_fu_1568_p2.
DSP Report: Generating DSP tmp_s_reg_2177_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_s_reg_2177_reg is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: Generating DSP tmp_s_fu_1568_p2, operation Mode is: A*B.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_fu_1568_p2.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_fu_1568_p2.
DSP Report: Generating DSP tmp_s_reg_2177_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_s_reg_2177_reg is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: operator tmp_s_fu_1568_p2 is absorbed into DSP tmp_s_reg_2177_reg.
DSP Report: Generating DSP tmp_15_reg_2299_reg, operation Mode is: (0 or (A*B2)').
DSP Report: register jj_1_reg_2223_reg is absorbed into DSP tmp_15_reg_2299_reg.
DSP Report: register tmp_15_reg_2299_reg is absorbed into DSP tmp_15_reg_2299_reg.
DSP Report: operator tmp_15_fu_1767_p2 is absorbed into DSP tmp_15_reg_2299_reg.
DSP Report: Generating DSP tmp_17_reg_2304_reg, operation Mode is: (0 or C)+((A*B2)' or 0).
DSP Report: register ii_1_reg_2228_reg is absorbed into DSP tmp_17_reg_2304_reg.
DSP Report: register tmp_17_reg_2304_reg is absorbed into DSP tmp_17_reg_2304_reg.
DSP Report: operator tmp_17_fu_1771_p2 is absorbed into DSP tmp_17_reg_2304_reg.
DSP Report: Generating DSP tmp_13_reg_2294_reg, operation Mode is: (0 or C)+((A2*B)' or 0).
DSP Report: register i_1_reg_2218_reg is absorbed into DSP tmp_13_reg_2294_reg.
DSP Report: register tmp_13_reg_2294_reg is absorbed into DSP tmp_13_reg_2294_reg.
DSP Report: operator tmp_13_fu_1763_p2 is absorbed into DSP tmp_13_reg_2294_reg.
DSP Report: Generating DSP tmp_2_fu_1572_p2, operation Mode is: A*B.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_fu_1572_p2.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_fu_1572_p2.
DSP Report: Generating DSP tmp_2_reg_2182_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_2_reg_2182_reg is absorbed into DSP tmp_2_reg_2182_reg.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_reg_2182_reg.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_reg_2182_reg.
DSP Report: Generating DSP tmp_2_fu_1572_p2, operation Mode is: A*B.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_fu_1572_p2.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_fu_1572_p2.
DSP Report: Generating DSP tmp_2_reg_2182_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_2_reg_2182_reg is absorbed into DSP tmp_2_reg_2182_reg.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_reg_2182_reg.
DSP Report: operator tmp_2_fu_1572_p2 is absorbed into DSP tmp_2_reg_2182_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'jj_3_reg_844_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:710]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_3_reg_839_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:709]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1200]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1286]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1206]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1230]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1224]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1338]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/read_input.v:1218]
DSP Report: Generating DSP tmp14_fu_456_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp14_fu_456_p2.
DSP Report: register A is absorbed into DSP tmp14_fu_456_p2.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_fu_456_p2.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_fu_456_p2.
DSP Report: Generating DSP tmp14_reg_789_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp14_reg_789_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_789_reg.
DSP Report: register tmp14_reg_789_reg is absorbed into DSP tmp14_reg_789_reg.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_reg_789_reg.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_reg_789_reg.
DSP Report: Generating DSP tmp14_fu_456_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp14_fu_456_p2.
DSP Report: register A is absorbed into DSP tmp14_fu_456_p2.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_fu_456_p2.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_fu_456_p2.
DSP Report: Generating DSP tmp14_reg_789_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp14_reg_789_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_789_reg.
DSP Report: register tmp14_reg_789_reg is absorbed into DSP tmp14_reg_789_reg.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_reg_789_reg.
DSP Report: operator tmp14_fu_456_p2 is absorbed into DSP tmp14_reg_789_reg.
DSP Report: Generating DSP tmp_39_fu_464_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: Generating DSP tmp_39_reg_799_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: register tmp_39_reg_799_reg is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: Generating DSP tmp_39_fu_464_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_fu_464_p2.
DSP Report: Generating DSP tmp_39_reg_799_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: register tmp_39_reg_799_reg is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: operator tmp_39_fu_464_p2 is absorbed into DSP tmp_39_reg_799_reg.
DSP Report: Generating DSP tmp_43_reg_889_reg, operation Mode is: (0 or (A2*B)').
DSP Report: register i_3_reg_839_reg is absorbed into DSP tmp_43_reg_889_reg.
DSP Report: register tmp_43_reg_889_reg is absorbed into DSP tmp_43_reg_889_reg.
DSP Report: operator tmp_43_fu_590_p2 is absorbed into DSP tmp_43_reg_889_reg.
DSP Report: Generating DSP tmp15_fu_476_p2, operation Mode is: A*B.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_fu_476_p2.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_fu_476_p2.
DSP Report: Generating DSP tmp15_reg_814_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp15_reg_814_reg is absorbed into DSP tmp15_reg_814_reg.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_reg_814_reg.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_reg_814_reg.
DSP Report: Generating DSP tmp15_fu_476_p2, operation Mode is: A*B.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_fu_476_p2.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_fu_476_p2.
DSP Report: Generating DSP tmp15_reg_814_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp15_reg_814_reg is absorbed into DSP tmp15_reg_814_reg.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_reg_814_reg.
DSP Report: operator tmp15_fu_476_p2 is absorbed into DSP tmp15_reg_814_reg.
DSP Report: Generating DSP tmp_46_reg_894_reg, operation Mode is: (0 or C)+((A2*B)' or 0).
DSP Report: register jj_3_reg_844_reg is absorbed into DSP tmp_46_reg_894_reg.
DSP Report: register tmp_46_reg_894_reg is absorbed into DSP tmp_46_reg_894_reg.
DSP Report: operator tmp_46_fu_594_p2 is absorbed into DSP tmp_46_reg_894_reg.
DSP Report: Generating DSP tmp_24_fu_341_p2, operation Mode is: A*B.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_fu_341_p2.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_fu_341_p2.
DSP Report: Generating DSP tmp_24_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_24_reg_761_reg is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: Generating DSP tmp_24_fu_341_p2, operation Mode is: A*B.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_fu_341_p2.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_fu_341_p2.
DSP Report: Generating DSP tmp_24_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_24_reg_761_reg is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: operator tmp_24_fu_341_p2 is absorbed into DSP tmp_24_reg_761_reg.
DSP Report: Generating DSP tmp_23_fu_335_p2, operation Mode is: A*B.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_fu_335_p2.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_fu_335_p2.
DSP Report: Generating DSP tmp_23_reg_756_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_23_reg_756_reg is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: Generating DSP tmp_23_fu_335_p2, operation Mode is: A*B.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_fu_335_p2.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_fu_335_p2.
DSP Report: Generating DSP tmp_23_reg_756_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_23_reg_756_reg is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: operator tmp_23_fu_335_p2 is absorbed into DSP tmp_23_reg_756_reg.
DSP Report: Generating DSP tmp_s_fu_329_p2, operation Mode is: A*B.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_fu_329_p2.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_fu_329_p2.
DSP Report: Generating DSP tmp_s_reg_751_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_s_reg_751_reg is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: Generating DSP tmp_s_fu_329_p2, operation Mode is: A*B.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_fu_329_p2.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_fu_329_p2.
DSP Report: Generating DSP tmp_s_reg_751_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_s_reg_751_reg is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: operator tmp_s_fu_329_p2 is absorbed into DSP tmp_s_reg_751_reg.
DSP Report: Generating DSP tmp6_fu_472_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp6_fu_472_p2.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_fu_472_p2.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_fu_472_p2.
DSP Report: Generating DSP tmp6_reg_809_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp6_reg_809_reg.
DSP Report: register tmp6_reg_809_reg is absorbed into DSP tmp6_reg_809_reg.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_reg_809_reg.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_reg_809_reg.
DSP Report: Generating DSP tmp6_fu_472_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp6_fu_472_p2.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_fu_472_p2.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_fu_472_p2.
DSP Report: Generating DSP tmp6_reg_809_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp6_reg_809_reg.
DSP Report: register tmp6_reg_809_reg is absorbed into DSP tmp6_reg_809_reg.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_reg_809_reg.
DSP Report: operator tmp6_fu_472_p2 is absorbed into DSP tmp6_reg_809_reg.
DSP Report: Generating DSP tmp_51_reg_899_reg, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register tmp_62_reg_875_reg is absorbed into DSP tmp_51_reg_899_reg.
DSP Report: register tmp_61_reg_870_reg is absorbed into DSP tmp_51_reg_899_reg.
DSP Report: register tmp_51_reg_899_reg is absorbed into DSP tmp_51_reg_899_reg.
DSP Report: operator zhang_cnn_mac_mulbkb_U1/zhang_cnn_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp_51_reg_899_reg.
DSP Report: operator zhang_cnn_mac_mulbkb_U1/zhang_cnn_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp_51_reg_899_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_2053_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register A is absorbed into DSP zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: operator zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p is absorbed into DSP zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: operator zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/m is absorbed into DSP zhang_cnn_mac_mulcud_U112/zhang_cnn_mac_mulcud_DSP48_1_U/p.
INFO: [Synth 8-4471] merging register 'curr_layer_str_h_rea_reg_4091_reg[31:0]' into 'curr_layer_str_h_rea_reg_4091_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3205]
INFO: [Synth 8-4471] merging register 'trr_i_i_reg_2275_reg[31:0]' into 'trr_i_i_reg_2275_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3120]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_96_reg_4343_reg' and it is trimmed from '12' to '11' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:2174]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_94_reg_4323_reg' and it is trimmed from '12' to '11' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3418]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_cast_reg_4348_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3432]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_76_reg_4303_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3141]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_4303_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3417]
WARNING: [Synth 8-3936] Found unconnected internal register 'trr_reg_4263_reg' and it is trimmed from '32' to '12' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:3392]
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2457_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_96neOg.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_mul_64ndEe.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/convolve4.v:5576]
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: register zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff0_reg is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/tmp_product is absorbed into DSP zhang_cnn_mul_96neOg_U229/zhang_cnn_mul_96neOg_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP tmp_95_reg_4328_reg, operation Mode is: (A2*B2)'.
DSP Report: register tcc_i_i_mid2_reg_4268_reg is absorbed into DSP tmp_95_reg_4328_reg.
DSP Report: register curr_layer_str_w_rea_reg_4086_reg is absorbed into DSP tmp_95_reg_4328_reg.
DSP Report: register tmp_95_reg_4328_reg is absorbed into DSP tmp_95_reg_4328_reg.
DSP Report: operator c_index_fu_2749_p2 is absorbed into DSP tmp_95_reg_4328_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: register zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff0_reg is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: operator zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/tmp_product is absorbed into DSP zhang_cnn_mul_64ndEe_U228/zhang_cnn_mul_64ndEe_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP tmp_88_fu_2761_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register trr_reg_4263_reg is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: register curr_layer_str_h_rea_reg_4091_reg is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: register tmp_77_reg_4308_reg is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: register tmp_78_reg_4313_reg is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: operator tmp_88_fu_2761_p2 is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: operator r_index_mid1_fu_2710_p2 is absorbed into DSP tmp_88_fu_2761_p2.
DSP Report: Generating DSP tmp_81_fu_2730_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register trr_i_i_reg_2275_reg is absorbed into DSP tmp_81_fu_2730_p2.
DSP Report: register curr_layer_str_h_rea_reg_4091_reg is absorbed into DSP tmp_81_fu_2730_p2.
DSP Report: register tmp_68_reg_4258_reg is absorbed into DSP tmp_81_fu_2730_p2.
DSP Report: operator r_index_fu_2548_p2 is absorbed into DSP tmp_81_fu_2730_p2.
DSP Report: operator tmp_81_fu_2730_p2 is absorbed into DSP tmp_81_fu_2730_p2.
DSP Report: Generating DSP zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register tmp_89_reg_4338_reg is absorbed into DSP zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p.
DSP Report: register tmp_96_reg_4343_reg is absorbed into DSP zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p is absorbed into DSP zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/m is absorbed into DSP zhang_cnn_mac_mulbkb_U231/zhang_cnn_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp_87_reg_4333_reg, operation Mode is: C'+A2*(B:0x1b).
DSP Report: register tmp_93_reg_4273_reg is absorbed into DSP tmp_87_reg_4333_reg.
DSP Report: register tmp_97_reg_4283_reg is absorbed into DSP tmp_87_reg_4333_reg.
DSP Report: register tmp_87_reg_4333_reg is absorbed into DSP tmp_87_reg_4333_reg.
DSP Report: operator zhang_cnn_mac_mulfYi_U230/zhang_cnn_mac_mulfYi_DSP48_2_U/p is absorbed into DSP tmp_87_reg_4333_reg.
DSP Report: operator zhang_cnn_mac_mulfYi_U230/zhang_cnn_mac_mulfYi_DSP48_2_U/m is absorbed into DSP tmp_87_reg_4333_reg.
DSP Report: Generating DSP out_value_0_1_i_i_reg_5020_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_0_1_i_i_reg_5020_reg is absorbed into DSP out_value_0_1_i_i_reg_5020_reg.
DSP Report: operator out_value_0_1_i_i_fu_2879_p2 is absorbed into DSP out_value_0_1_i_i_reg_5020_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_0_2_load_reg_5030_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_0_2_s_reg_5305_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_0_2_s_reg_5305_reg.
DSP Report: register out_value_tot_1_0_2_s_reg_5305_reg is absorbed into DSP out_value_tot_1_0_2_s_reg_5305_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U232/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_0_2_s_reg_5305_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U232/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_0_2_s_reg_5305_reg.
DSP Report: Generating DSP out_value_1_1_i_i_reg_5035_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_1_1_i_i_reg_5035_reg is absorbed into DSP out_value_1_1_i_i_reg_5035_reg.
DSP Report: operator out_value_1_1_i_i_fu_2889_p2 is absorbed into DSP out_value_1_1_i_i_reg_5035_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_1_2_load_reg_5040_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U235/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_1_2_s_reg_5315_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_1_2_s_reg_5315_reg.
DSP Report: register out_value_tot_1_1_2_s_reg_5315_reg is absorbed into DSP out_value_tot_1_1_2_s_reg_5315_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U234/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_1_2_s_reg_5315_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U234/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_1_2_s_reg_5315_reg.
DSP Report: Generating DSP out_value_2_1_i_i_reg_5045_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_2_1_i_i_reg_5045_reg is absorbed into DSP out_value_2_1_i_i_reg_5045_reg.
DSP Report: operator out_value_2_1_i_i_fu_2899_p2 is absorbed into DSP out_value_2_1_i_i_reg_5045_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_2_2_load_reg_5050_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U237/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_2_2_s_reg_5325_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_2_2_s_reg_5325_reg.
DSP Report: register out_value_tot_1_2_2_s_reg_5325_reg is absorbed into DSP out_value_tot_1_2_2_s_reg_5325_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U236/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_2_2_s_reg_5325_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U236/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_2_2_s_reg_5325_reg.
DSP Report: Generating DSP out_value_3_1_i_i_reg_5055_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_3_1_i_i_reg_5055_reg is absorbed into DSP out_value_3_1_i_i_reg_5055_reg.
DSP Report: operator out_value_3_1_i_i_fu_2909_p2 is absorbed into DSP out_value_3_1_i_i_reg_5055_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_3_2_load_reg_5060_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U239/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_3_2_s_reg_5335_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_3_2_s_reg_5335_reg.
DSP Report: register out_value_tot_1_3_2_s_reg_5335_reg is absorbed into DSP out_value_tot_1_3_2_s_reg_5335_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U238/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_3_2_s_reg_5335_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U238/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_3_2_s_reg_5335_reg.
DSP Report: Generating DSP out_value_4_1_i_i_reg_5065_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_4_1_i_i_reg_5065_reg is absorbed into DSP out_value_4_1_i_i_reg_5065_reg.
DSP Report: operator out_value_4_1_i_i_fu_2919_p2 is absorbed into DSP out_value_4_1_i_i_reg_5065_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_4_2_load_reg_5070_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U241/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_4_2_s_reg_5345_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_4_2_s_reg_5345_reg.
DSP Report: register out_value_tot_1_4_2_s_reg_5345_reg is absorbed into DSP out_value_tot_1_4_2_s_reg_5345_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U240/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_4_2_s_reg_5345_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U240/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_4_2_s_reg_5345_reg.
DSP Report: Generating DSP out_value_5_1_i_i_reg_5075_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_5_1_i_i_reg_5075_reg is absorbed into DSP out_value_5_1_i_i_reg_5075_reg.
DSP Report: operator out_value_5_1_i_i_fu_2929_p2 is absorbed into DSP out_value_5_1_i_i_reg_5075_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_5_2_load_reg_5080_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U243/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_5_2_s_reg_5355_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_5_2_s_reg_5355_reg.
DSP Report: register out_value_tot_1_5_2_s_reg_5355_reg is absorbed into DSP out_value_tot_1_5_2_s_reg_5355_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U242/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_5_2_s_reg_5355_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U242/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_5_2_s_reg_5355_reg.
DSP Report: Generating DSP out_value_6_1_i_i_reg_5085_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_6_1_i_i_reg_5085_reg is absorbed into DSP out_value_6_1_i_i_reg_5085_reg.
DSP Report: operator out_value_6_1_i_i_fu_2939_p2 is absorbed into DSP out_value_6_1_i_i_reg_5085_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_6_2_load_reg_5090_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U245/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_6_2_s_reg_5365_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_6_2_s_reg_5365_reg.
DSP Report: register out_value_tot_1_6_2_s_reg_5365_reg is absorbed into DSP out_value_tot_1_6_2_s_reg_5365_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U244/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_6_2_s_reg_5365_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U244/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_6_2_s_reg_5365_reg.
DSP Report: Generating DSP out_value_7_1_i_i_reg_5095_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_7_1_i_i_reg_5095_reg is absorbed into DSP out_value_7_1_i_i_reg_5095_reg.
DSP Report: operator out_value_7_1_i_i_fu_2949_p2 is absorbed into DSP out_value_7_1_i_i_reg_5095_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_7_2_load_reg_5100_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U247/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_7_2_s_reg_5375_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_7_2_s_reg_5375_reg.
DSP Report: register out_value_tot_1_7_2_s_reg_5375_reg is absorbed into DSP out_value_tot_1_7_2_s_reg_5375_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U246/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_7_2_s_reg_5375_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U246/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_7_2_s_reg_5375_reg.
DSP Report: Generating DSP out_value_8_1_i_i_reg_5105_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_8_1_i_i_reg_5105_reg is absorbed into DSP out_value_8_1_i_i_reg_5105_reg.
DSP Report: operator out_value_8_1_i_i_fu_2959_p2 is absorbed into DSP out_value_8_1_i_i_reg_5105_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_8_2_load_reg_5110_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U249/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_8_2_s_reg_5385_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_8_2_s_reg_5385_reg.
DSP Report: register out_value_tot_1_8_2_s_reg_5385_reg is absorbed into DSP out_value_tot_1_8_2_s_reg_5385_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U248/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_8_2_s_reg_5385_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U248/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_8_2_s_reg_5385_reg.
DSP Report: Generating DSP out_value_9_1_i_i_reg_5115_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_9_1_i_i_reg_5115_reg is absorbed into DSP out_value_9_1_i_i_reg_5115_reg.
DSP Report: operator out_value_9_1_i_i_fu_2969_p2 is absorbed into DSP out_value_9_1_i_i_reg_5115_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_9_2_load_reg_5120_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U251/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_9_2_s_reg_5395_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_9_2_s_reg_5395_reg.
DSP Report: register out_value_tot_1_9_2_s_reg_5395_reg is absorbed into DSP out_value_tot_1_9_2_s_reg_5395_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U250/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_9_2_s_reg_5395_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U250/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_9_2_s_reg_5395_reg.
DSP Report: Generating DSP out_value_10_1_i_i_reg_5125_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_10_1_i_i_reg_5125_reg is absorbed into DSP out_value_10_1_i_i_reg_5125_reg.
DSP Report: operator out_value_10_1_i_i_fu_2979_p2 is absorbed into DSP out_value_10_1_i_i_reg_5125_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_10_2_load_reg_5130_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U253/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_10_2_reg_5405_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_10_2_reg_5405_reg.
DSP Report: register out_value_tot_1_10_2_reg_5405_reg is absorbed into DSP out_value_tot_1_10_2_reg_5405_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U252/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_10_2_reg_5405_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U252/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_10_2_reg_5405_reg.
DSP Report: Generating DSP out_value_11_1_i_i_reg_5135_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_11_1_i_i_reg_5135_reg is absorbed into DSP out_value_11_1_i_i_reg_5135_reg.
DSP Report: operator out_value_11_1_i_i_fu_2989_p2 is absorbed into DSP out_value_11_1_i_i_reg_5135_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_11_2_load_reg_5140_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U255/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_11_2_reg_5415_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_11_2_reg_5415_reg.
DSP Report: register out_value_tot_1_11_2_reg_5415_reg is absorbed into DSP out_value_tot_1_11_2_reg_5415_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U254/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_11_2_reg_5415_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U254/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_11_2_reg_5415_reg.
DSP Report: Generating DSP out_value_12_1_i_i_reg_5145_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_12_1_i_i_reg_5145_reg is absorbed into DSP out_value_12_1_i_i_reg_5145_reg.
DSP Report: operator out_value_12_1_i_i_fu_2999_p2 is absorbed into DSP out_value_12_1_i_i_reg_5145_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_12_2_load_reg_5150_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U257/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_12_2_reg_5425_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_12_2_reg_5425_reg.
DSP Report: register out_value_tot_1_12_2_reg_5425_reg is absorbed into DSP out_value_tot_1_12_2_reg_5425_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U256/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_12_2_reg_5425_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U256/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_12_2_reg_5425_reg.
DSP Report: Generating DSP out_value_13_1_i_i_reg_5155_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_13_1_i_i_reg_5155_reg is absorbed into DSP out_value_13_1_i_i_reg_5155_reg.
DSP Report: operator out_value_13_1_i_i_fu_3009_p2 is absorbed into DSP out_value_13_1_i_i_reg_5155_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_13_2_load_reg_5160_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U259/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_13_2_reg_5435_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_13_2_reg_5435_reg.
DSP Report: register out_value_tot_1_13_2_reg_5435_reg is absorbed into DSP out_value_tot_1_13_2_reg_5435_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U258/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_13_2_reg_5435_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U258/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_13_2_reg_5435_reg.
DSP Report: Generating DSP out_value_14_1_i_i_reg_5165_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_14_1_i_i_reg_5165_reg is absorbed into DSP out_value_14_1_i_i_reg_5165_reg.
DSP Report: operator out_value_14_1_i_i_fu_3019_p2 is absorbed into DSP out_value_14_1_i_i_reg_5165_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_14_2_load_reg_5170_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U261/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_14_2_reg_5445_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_14_2_reg_5445_reg.
DSP Report: register out_value_tot_1_14_2_reg_5445_reg is absorbed into DSP out_value_tot_1_14_2_reg_5445_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U260/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_14_2_reg_5445_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U260/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_14_2_reg_5445_reg.
DSP Report: Generating DSP out_value_15_1_i_i_reg_5175_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_15_1_i_i_reg_5175_reg is absorbed into DSP out_value_15_1_i_i_reg_5175_reg.
DSP Report: operator out_value_15_1_i_i_fu_3029_p2 is absorbed into DSP out_value_15_1_i_i_reg_5175_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_15_2_load_reg_5180_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U263/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_15_2_reg_5455_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_15_2_reg_5455_reg.
DSP Report: register out_value_tot_1_15_2_reg_5455_reg is absorbed into DSP out_value_tot_1_15_2_reg_5455_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U262/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_15_2_reg_5455_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U262/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_15_2_reg_5455_reg.
DSP Report: Generating DSP out_value_16_1_i_i_reg_5185_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_16_1_i_i_reg_5185_reg is absorbed into DSP out_value_16_1_i_i_reg_5185_reg.
DSP Report: operator out_value_16_1_i_i_fu_3039_p2 is absorbed into DSP out_value_16_1_i_i_reg_5185_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_16_2_load_reg_5190_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U265/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_16_2_reg_5465_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_16_2_reg_5465_reg.
DSP Report: register out_value_tot_1_16_2_reg_5465_reg is absorbed into DSP out_value_tot_1_16_2_reg_5465_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U264/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_16_2_reg_5465_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U264/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_16_2_reg_5465_reg.
DSP Report: Generating DSP out_value_17_1_i_i_reg_5195_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_17_1_i_i_reg_5195_reg is absorbed into DSP out_value_17_1_i_i_reg_5195_reg.
DSP Report: operator out_value_17_1_i_i_fu_3049_p2 is absorbed into DSP out_value_17_1_i_i_reg_5195_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_17_2_load_reg_5200_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U267/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_17_2_reg_5475_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_17_2_reg_5475_reg.
DSP Report: register out_value_tot_1_17_2_reg_5475_reg is absorbed into DSP out_value_tot_1_17_2_reg_5475_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U266/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_17_2_reg_5475_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U266/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_17_2_reg_5475_reg.
DSP Report: Generating DSP out_value_18_1_i_i_reg_5205_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_18_1_i_i_reg_5205_reg is absorbed into DSP out_value_18_1_i_i_reg_5205_reg.
DSP Report: operator out_value_18_1_i_i_fu_3059_p2 is absorbed into DSP out_value_18_1_i_i_reg_5205_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_18_2_load_reg_5210_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U269/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_18_2_reg_5485_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_18_2_reg_5485_reg.
DSP Report: register out_value_tot_1_18_2_reg_5485_reg is absorbed into DSP out_value_tot_1_18_2_reg_5485_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U268/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_18_2_reg_5485_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U268/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_18_2_reg_5485_reg.
DSP Report: Generating DSP out_value_19_1_i_i_reg_5215_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_19_1_i_i_reg_5215_reg is absorbed into DSP out_value_19_1_i_i_reg_5215_reg.
DSP Report: operator out_value_19_1_i_i_fu_3069_p2 is absorbed into DSP out_value_19_1_i_i_reg_5215_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_19_2_load_reg_5220_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U271/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_19_2_reg_5495_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_19_2_reg_5495_reg.
DSP Report: register out_value_tot_1_19_2_reg_5495_reg is absorbed into DSP out_value_tot_1_19_2_reg_5495_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U270/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_19_2_reg_5495_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U270/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_19_2_reg_5495_reg.
DSP Report: Generating DSP out_value_20_1_i_i_reg_5225_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_20_1_i_i_reg_5225_reg is absorbed into DSP out_value_20_1_i_i_reg_5225_reg.
DSP Report: operator out_value_20_1_i_i_fu_3079_p2 is absorbed into DSP out_value_20_1_i_i_reg_5225_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_20_2_load_reg_5230_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U273/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_20_2_reg_5505_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_20_2_reg_5505_reg.
DSP Report: register out_value_tot_1_20_2_reg_5505_reg is absorbed into DSP out_value_tot_1_20_2_reg_5505_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U272/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_20_2_reg_5505_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U272/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_20_2_reg_5505_reg.
DSP Report: Generating DSP out_value_21_1_i_i_reg_5235_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_21_1_i_i_reg_5235_reg is absorbed into DSP out_value_21_1_i_i_reg_5235_reg.
DSP Report: operator out_value_21_1_i_i_fu_3089_p2 is absorbed into DSP out_value_21_1_i_i_reg_5235_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_21_2_load_reg_5240_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U275/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_21_2_reg_5515_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_21_2_reg_5515_reg.
DSP Report: register out_value_tot_1_21_2_reg_5515_reg is absorbed into DSP out_value_tot_1_21_2_reg_5515_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U274/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_21_2_reg_5515_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U274/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_21_2_reg_5515_reg.
DSP Report: Generating DSP out_value_22_1_i_i_reg_5245_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_22_1_i_i_reg_5245_reg is absorbed into DSP out_value_22_1_i_i_reg_5245_reg.
DSP Report: operator out_value_22_1_i_i_fu_3099_p2 is absorbed into DSP out_value_22_1_i_i_reg_5245_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_22_2_load_reg_5250_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U277/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_22_2_reg_5525_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_22_2_reg_5525_reg.
DSP Report: register out_value_tot_1_22_2_reg_5525_reg is absorbed into DSP out_value_tot_1_22_2_reg_5525_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U276/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_22_2_reg_5525_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U276/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_22_2_reg_5525_reg.
DSP Report: Generating DSP out_value_23_1_i_i_reg_5255_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_23_1_i_i_reg_5255_reg is absorbed into DSP out_value_23_1_i_i_reg_5255_reg.
DSP Report: operator out_value_23_1_i_i_fu_3109_p2 is absorbed into DSP out_value_23_1_i_i_reg_5255_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_23_2_load_reg_5260_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U279/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_23_2_reg_5535_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_23_2_reg_5535_reg.
DSP Report: register out_value_tot_1_23_2_reg_5535_reg is absorbed into DSP out_value_tot_1_23_2_reg_5535_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U278/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_23_2_reg_5535_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U278/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_23_2_reg_5535_reg.
DSP Report: Generating DSP out_value_24_1_i_i_reg_5265_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_24_1_i_i_reg_5265_reg is absorbed into DSP out_value_24_1_i_i_reg_5265_reg.
DSP Report: operator out_value_24_1_i_i_fu_3119_p2 is absorbed into DSP out_value_24_1_i_i_reg_5265_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_24_2_load_reg_5270_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U281/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_24_2_reg_5545_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_24_2_reg_5545_reg.
DSP Report: register out_value_tot_1_24_2_reg_5545_reg is absorbed into DSP out_value_tot_1_24_2_reg_5545_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U280/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_24_2_reg_5545_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U280/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_24_2_reg_5545_reg.
DSP Report: Generating DSP out_value_25_1_i_i_reg_5275_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_25_1_i_i_reg_5275_reg is absorbed into DSP out_value_25_1_i_i_reg_5275_reg.
DSP Report: operator out_value_25_1_i_i_fu_3129_p2 is absorbed into DSP out_value_25_1_i_i_reg_5275_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_25_2_load_reg_5280_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U283/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_25_2_reg_5555_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_25_2_reg_5555_reg.
DSP Report: register out_value_tot_1_25_2_reg_5555_reg is absorbed into DSP out_value_tot_1_25_2_reg_5555_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U282/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_25_2_reg_5555_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U282/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_25_2_reg_5555_reg.
DSP Report: Generating DSP out_value_26_1_i_i_reg_5285_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_26_1_i_i_reg_5285_reg is absorbed into DSP out_value_26_1_i_i_reg_5285_reg.
DSP Report: operator out_value_26_1_i_i_fu_3139_p2 is absorbed into DSP out_value_26_1_i_i_reg_5285_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_26_2_load_reg_5290_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U285/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_26_2_reg_5565_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_26_2_reg_5565_reg.
DSP Report: register out_value_tot_1_26_2_reg_5565_reg is absorbed into DSP out_value_tot_1_26_2_reg_5565_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U284/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_26_2_reg_5565_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U284/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_26_2_reg_5565_reg.
DSP Report: Generating DSP out_value_27_1_i_i_reg_5295_reg, operation Mode is: (A*B)'.
DSP Report: register out_value_27_1_i_i_reg_5295_reg is absorbed into DSP out_value_27_1_i_i_reg_5295_reg.
DSP Report: operator out_value_27_1_i_i_fu_3149_p2 is absorbed into DSP out_value_27_1_i_i_reg_5295_reg.
DSP Report: Generating DSP zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register weightsbuf_27_2_load_reg_5300_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: register inputfm_2_load_reg_5025_reg is absorbed into DSP zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p is absorbed into DSP zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: operator zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/m is absorbed into DSP zhang_cnn_mac_mulhbi_U287/zhang_cnn_mac_mulhbi_DSP48_4_U/p.
DSP Report: Generating DSP out_value_tot_1_27_2_reg_5575_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register inputfm_0_load_reg_5015_reg is absorbed into DSP out_value_tot_1_27_2_reg_5575_reg.
DSP Report: register out_value_tot_1_27_2_reg_5575_reg is absorbed into DSP out_value_tot_1_27_2_reg_5575_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U286/zhang_cnn_mac_mulg8j_DSP48_3_U/p is absorbed into DSP out_value_tot_1_27_2_reg_5575_reg.
DSP Report: operator zhang_cnn_mac_mulg8j_U286/zhang_cnn_mac_mulg8j_DSP48_3_U/m is absorbed into DSP out_value_tot_1_27_2_reg_5575_reg.
DSP Report: Generating DSP bound_fu_2406_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP bound_fu_2406_p2.
DSP Report: register A is absorbed into DSP bound_fu_2406_p2.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_fu_2406_p2.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_fu_2406_p2.
DSP Report: Generating DSP bound_reg_4154_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP bound_reg_4154_reg.
DSP Report: register A is absorbed into DSP bound_reg_4154_reg.
DSP Report: register bound_reg_4154_reg is absorbed into DSP bound_reg_4154_reg.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_reg_4154_reg.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_reg_4154_reg.
DSP Report: Generating DSP bound_fu_2406_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP bound_fu_2406_p2.
DSP Report: register A is absorbed into DSP bound_fu_2406_p2.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_fu_2406_p2.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_fu_2406_p2.
DSP Report: Generating DSP bound_reg_4154_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP bound_reg_4154_reg.
DSP Report: register A is absorbed into DSP bound_reg_4154_reg.
DSP Report: register bound_reg_4154_reg is absorbed into DSP bound_reg_4154_reg.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_reg_4154_reg.
DSP Report: operator bound_fu_2406_p2 is absorbed into DSP bound_reg_4154_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32bHp.v:46]
INFO: [Synth 8-4471] merging register 'curr_layer_out_w_rea_reg_836_reg[31:0]' into 'curr_layer_out_w_rea_reg_836_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1102]
INFO: [Synth 8-4471] merging register 'out_size_reg_913_reg[31:0]' into 'out_size_reg_913_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1153]
WARNING: [Synth 8-3936] Found unconnected internal register 'ii_reg_996_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1132]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_991_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1864]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1886]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1732]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1958]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1956]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/write_output.v:1552]
DSP Report: Generating DSP tmp1_i_fu_488_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: register A is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: Generating DSP tmp1_i_reg_951_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: register A is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: register tmp1_i_reg_951_reg is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: Generating DSP tmp1_i_fu_488_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: register A is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_fu_488_p2.
DSP Report: Generating DSP tmp1_i_reg_951_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: register A is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: register tmp1_i_reg_951_reg is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: operator tmp1_i_fu_488_p2 is absorbed into DSP tmp1_i_reg_951_reg.
DSP Report: Generating DSP tmp_14_i_i_i_fu_492_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: Generating DSP tmp_14_i_i_i_reg_956_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: register tmp_14_i_i_i_reg_956_reg is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: Generating DSP tmp_14_i_i_i_fu_492_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_fu_492_p2.
DSP Report: Generating DSP tmp_14_i_i_i_reg_956_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: register tmp_14_i_i_i_reg_956_reg is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: operator tmp_14_i_i_i_fu_492_p2 is absorbed into DSP tmp_14_i_i_i_reg_956_reg.
DSP Report: Generating DSP tmp_17_i_i_i_reg_1034_reg, operation Mode is: (0 or (A2*B2)').
DSP Report: register curr_layer_out_w_rea_reg_836_reg is absorbed into DSP tmp_17_i_i_i_reg_1034_reg.
DSP Report: register i_reg_991_reg is absorbed into DSP tmp_17_i_i_i_reg_1034_reg.
DSP Report: register tmp_17_i_i_i_reg_1034_reg is absorbed into DSP tmp_17_i_i_i_reg_1034_reg.
DSP Report: operator tmp_17_i_i_i_fu_604_p2 is absorbed into DSP tmp_17_i_i_i_reg_1034_reg.
DSP Report: Generating DSP out_size_fu_387_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP out_size_fu_387_p2.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_fu_387_p2.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_fu_387_p2.
DSP Report: Generating DSP out_size_reg_913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_size_reg_913_reg is absorbed into DSP out_size_reg_913_reg.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_reg_913_reg.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_reg_913_reg.
DSP Report: Generating DSP out_size_fu_387_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP out_size_fu_387_p2.
DSP Report: register A is absorbed into DSP out_size_fu_387_p2.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_fu_387_p2.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_fu_387_p2.
DSP Report: Generating DSP out_size_reg_913_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP out_size_reg_913_reg.
DSP Report: register out_size_reg_913_reg is absorbed into DSP out_size_reg_913_reg.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_reg_913_reg.
DSP Report: operator out_size_fu_387_p2 is absorbed into DSP out_size_reg_913_reg.
DSP Report: Generating DSP tmp_19_i_i_i_reg_1039_reg, operation Mode is: (0 or C)+((A*B2)' or 0).
DSP Report: register ii_reg_996_reg is absorbed into DSP tmp_19_i_i_i_reg_1039_reg.
DSP Report: register tmp_19_i_i_i_reg_1039_reg is absorbed into DSP tmp_19_i_i_i_reg_1039_reg.
DSP Report: operator tmp_19_i_i_i_fu_608_p2 is absorbed into DSP tmp_19_i_i_i_reg_1039_reg.
DSP Report: Generating DSP tmp_i_i_i_fu_452_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: Generating DSP tmp_i_i_i_reg_935_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_i_i_i_reg_935_reg is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: Generating DSP tmp_i_i_i_fu_452_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_fu_452_p2.
DSP Report: Generating DSP tmp_i_i_i_reg_935_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_i_i_i_reg_935_reg is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: operator tmp_i_i_i_fu_452_p2 is absorbed into DSP tmp_i_i_i_reg_935_reg.
DSP Report: Generating DSP tmp_i_i_i_17_fu_456_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: Generating DSP tmp_i_i_i_17_reg_940_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_i_i_i_17_reg_940_reg is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: Generating DSP tmp_i_i_i_17_fu_456_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: register A is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_fu_456_p2.
DSP Report: Generating DSP tmp_i_i_i_17_reg_940_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: register tmp_i_i_i_17_reg_940_reg is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: operator tmp_i_i_i_17_fu_456_p2 is absorbed into DSP tmp_i_i_i_17_reg_940_reg.
DSP Report: Generating DSP ab_64_fu_695_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP ab_64_fu_695_p2.
DSP Report: register A is absorbed into DSP ab_64_fu_695_p2.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_fu_695_p2.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_fu_695_p2.
DSP Report: Generating DSP ab_64_reg_1070_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: register ab_64_reg_1070_reg is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: Generating DSP ab_64_fu_695_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP ab_64_fu_695_p2.
DSP Report: register B is absorbed into DSP ab_64_fu_695_p2.
DSP Report: register A is absorbed into DSP ab_64_fu_695_p2.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_fu_695_p2.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_fu_695_p2.
DSP Report: Generating DSP ab_64_reg_1070_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: register A is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: register ab_64_reg_1070_reg is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_reg_1070_reg.
DSP Report: operator ab_64_fu_695_p2 is absorbed into DSP ab_64_reg_1070_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_583_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p, operation Mode is: C'+A2*(B:0x1b).
DSP Report: register A is absorbed into DSP zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: operator zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p is absorbed into DSP zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p.
DSP Report: operator zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/m is absorbed into DSP zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cCy.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/733d/hdl/verilog/zhang_cnn_srem_32cDy.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/gen_simple_r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_34_reg_2271_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_35_reg_2276_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_34_reg_2271_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_35_reg_2276_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_35_reg_2276_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp_34_reg_2271_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_input_fu_1863/sext_cast_reg_819_reg[32]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_input_fu_1863/sext_cast_reg_819_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/sext_cast_reg_2197_reg[32]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/sext_cast_reg_2197_reg[31]'
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[47]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[46]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[45]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[44]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[43]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[42]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[41]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[40]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[39]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[38]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[37]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[36]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[35]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[34]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[33]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[32]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[31]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[30]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[29]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[28]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[27]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[26]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[25]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[24]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[23]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[22]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[21]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[20]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[19]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[18]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[17]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[16]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[15]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[47]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[46]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[45]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[44]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[43]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[42]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[41]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[40]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[39]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[38]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[37]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[36]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[35]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[34]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[33]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[32]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[31]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[30]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[29]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[28]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[27]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[26]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[25]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[24]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[23]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[22]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[21]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[20]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[19]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[18]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (kernel_size_reg_2165_reg[17]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[47]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[46]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[45]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[44]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[43]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[42]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[41]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[40]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[39]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[38]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[37]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[36]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[35]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[34]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[33]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[32]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[31]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[30]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[29]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[28]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[27]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[26]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[25]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[24]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[23]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[22]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[21]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[20]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[19]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[18]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[17]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[16]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[15]) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[47]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[46]__0) is unused and will be removed from module read_weights.
WARNING: [Synth 8-3332] Sequential element (tmp7_reg_2172_reg[45]__0) is unused and will be removed from module read_weights.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[6]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[7]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[8]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/tmp_87_cast_reg_4815_reg[9]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/partial_outputfm_0_s_reg_4847_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[0]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[1]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[2]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[3]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[4]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[5]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[6]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[7]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[8]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_tmp_87_cast_reg_4815_reg[9]' (FD) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/divisor0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/\zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/\zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/divisor0_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/\zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_2/\zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/\grp_aesl_mux_load_28_37_s_fu_308/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[6]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp_reg_908_reg[7]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/output_offset_read_reg_883_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[6]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[7]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[8]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/grp_aesl_mux_load_28_37_s_fu_308/tmp_98_reg_613_reg[9]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/ap_reg_pp0_iter1_j_2_i_i_i_reg_1013_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/\zhang_cnn_srem_32cDy_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/\zhang_cnn_srem_32cDy_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/\zhang_cnn_srem_32cDy_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/\zhang_cnn_srem_32cDy_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/\zhang_cnn_srem_32cCy_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/\zhang_cnn_srem_32cCy_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/tmp_4_reg_1142_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/curr_layer_in_out_h_s_reg_1106_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/\zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U782/\zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/\zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cDy_U783/\zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/\zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_srem_32cCy_U781/\zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]' (FDRE) to 'design_1_i/i_4_0/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_input_fu_1863/\tmp_27_reg_706_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_4/zhang_cnn_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[33] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:40:52 ; elapsed = 00:42:14 . Memory (MB): peak = 1945.387 ; gain = 760.801 ; free physical = 946 ; free virtual = 7609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_gmem_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|zhang_cnn_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                 | RTL Object                                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 5               | RAM32M x 1     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 5               | RAM32M x 1     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A2*B2                   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A2*B2        | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|read_weights        | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A2*B2        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | (0 or (A*B2)')          | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|read_weights        | (0 or C)+((A*B2)' or 0) | 16     | 16     | 16     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|read_weights        | (0 or C)+((A2*B)' or 0) | 16     | 16     | 16     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|read_weights        | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_weights        | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_weights        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A2*B2                   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B2        | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|read_input          | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B2        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B2                    | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B         | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A2*B                    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | (0 or (A2*B)')          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|read_input          | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | (0 or C)+((A2*B)' or 0) | 16     | 16     | 16     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|read_input          | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A*B2                    | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B         | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | A2*B                    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|read_input          | (PCIN>>17)+A2*B         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|read_input          | C'+A2*(B:0x1d)          | 12     | 6      | 12     | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|read_in_wh45        | C'+A2*(B:0x1d)          | 7      | 6      | 6      | -      | 11     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|convolve4           | (A2*B)'                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+(A2*B2)'           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A*B2)'      | 16     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B2)'                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A2*B)'      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN+(A2*B2)')'        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B)'                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+(A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A2*B)'      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B2)'                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A2*B)'      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN+(A2*B2)')'        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B2)'                | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (A2*B2)'                | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A*B2)'      | 16     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B)'                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+(A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A2*B)'      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|convolve4           | (A2*B2)'                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN>>17)+(A2*B)'      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | (PCIN+(A2*B2)')'        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|convolve4           | C'+(A2*B2)'             | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|convolve4           | C+(A2*B2)'              | 12     | 12     | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|convolve4           | C'+A2*(B:0x1d)          | 11     | 6      | 11     | -      | 11     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|convolve4           | C'+A2*(B:0x1b)          | 11     | 6      | 11     | -      | 11     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | (A*B)'                  | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|convolve4           | PCIN+A2*B2              | 10     | 10     | -      | -      | 19     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN+A2*B)'            | 10     | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolve4           | A2*B2                   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN>>17)+A2*B2        | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|convolve4           | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolve4           | (PCIN>>17)+A2*B2        | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B2                   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B2        | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B2        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|write_output        | A*B2                    | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B         | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B                    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | (0 or (A2*B2)')         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|write_output        | A2*B                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | (0 or C)+((A*B2)' or 0) | 16     | 16     | 16     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|write_output        | A2*B                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A*B2                    | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B2                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A''*B                   | 18     | 10     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B         | 15     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|write_output        | A2*B''                  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|write_output        | (PCIN>>17)+A2*B2        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|set_out_buffer_to_0 | C'+A2*(B:0x1b)          | 7      | 6      | 6      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |dataflow_in_channels__GB0   |           1|     12514|
|2     |dataflow_in_channels__GB1   |           1|      8406|
|3     |dataflow_out_channel__GC0   |           1|      1001|
|4     |dataflow_out_channel_1__GC0 |           1|      7603|
|5     |zhang_cnn__GC0              |           1|     10874|
|6     |design_1__GC0               |           1|      5057|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:41:10 ; elapsed = 00:42:37 . Memory (MB): peak = 2295.738 ; gain = 1111.152 ; free physical = 557 ; free virtual = 7220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:41:28 ; elapsed = 00:42:55 . Memory (MB): peak = 2410.418 ; gain = 1225.832 ; free physical = 450 ; free virtual = 7116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_in_channbEo_memcore_ram:            | ram_reg    | 4 K x 10(WRITE_FIRST)  | W | R | 4 K x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|dataflow_out_chanbIp_memcore_ram:            | ram_reg    | 2 K x 27(WRITE_FIRST)  | W | R | 2 K x 27(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_partialcau_ram:                    | ram_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|zhang_cnn_gmem_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|zhang_cnn_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                 | RTL Object                                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_0_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_1_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_2_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_3_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_4_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_5_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_6_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_7_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_8_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_9_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg  | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_10_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_11_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_12_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_13_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_14_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_15_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_16_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_17_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_18_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_19_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_20_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_21_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_22_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_23_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_24_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_25_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_26_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_0_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_1_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/zhang_cnn_0                                                                                                                                                      | weightsbuf_27_2_U/dataflow_in_channibs_memcore_U/dataflow_in_channibs_memcore_ram_U/ram_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 5               | RAM32M x 1     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 5               | RAM32M x 1     | 
|design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |dataflow_in_channels__GB0   |           1|     12514|
|2     |dataflow_in_channels__GB1   |           1|      8406|
|3     |dataflow_out_channel__GC0   |           1|      1001|
|4     |dataflow_out_channel_1__GC0 |           1|      7661|
|5     |zhang_cnn__GC0              |           1|     10874|
|6     |design_1__GC0               |           1|      5057|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB0`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 4

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp7_fu_1564_p2__0(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_0/read_in_wh45_U0/grp_read_weights_fu_1681/tmp7_reg_2172_reg__0(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 4
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB0' done


INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB1`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 30

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/zhang_cnn_mac_mulhbi_U233/zhang_cnn_mac_mulhbi_DSP48_4_U/p(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_614i_4_1/convolve4_U0/out_value_tot_1_0_2_s_reg_5305_reg(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 30
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB1' done


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel__GC0`
	Effective logic levels is 7, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `dataflow_out_channel__GC0' done


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel_1__GC0`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 6

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp1_i_fu_488_p2__0(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_558i_4_3/write_output_U0/tmp1_i_reg_951_reg__0(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 6
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel_1__GC0' done


INFO: [Synth 8-5816] Retiming module `zhang_cnn__GC0`
	Effective logic levels on critical path before retiming is: 16
	Total number of crtical paths = 28

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/insti_4_4/grp_set_out_buffer_to_0_fu_876/zhang_cnn_mac_mulcud_U752/zhang_cnn_mac_mulcud_DSP48_1_U/p(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/insti_4_4/partial_outputfm_27_U/zhang_cnn_partialcau_ram_U/ram_reg(fixed:BRAM/DSP/SRL) is: 16
		Effective logic levels found across for latency (=1) is: 16
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 16
	Total number of crtical paths = 28
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `zhang_cnn__GC0' done


INFO: [Synth 8-5816] Retiming module `design_1_zhang_cnn_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_zhang_cnn_0_0' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__xdcDup__1`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__xdcDup__1' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__4`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__4' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__3`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__3' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__parameterized0`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__parameterized0' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0`
	Effective logic levels is 5, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `axi_dwidth_converter_v2_1_14_top`
	Effective logic levels is 6, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_dwidth_converter_v2_1_14_top' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_us_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_us_0' done


INFO: [Synth 8-5816] Retiming module `design_1_axi_mem_intercon_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_axi_mem_intercon_0' done


INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7' done


INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_1`
	Effective logic levels is 10, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_1' done


INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_axi_periph_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `proc_sys_reset`
	Effective logic levels is 8, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `proc_sys_reset' done


INFO: [Synth 8-5816] Retiming module `design_1_rst_processing_system7_0_100M_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_rst_processing_system7_0_100M_0' done


INFO: [Synth 8-5816] Retiming module `design_1__GC0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1__GC0' done


INFO: [Synth 8-5816] Retiming module `design_1`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1' done


INFO: [Synth 8-5816] Retiming module `design_1_wrapper`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_wrapper' done


INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_0_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_0_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_1_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_1_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_2_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/inputfm_2_U/dataflow_in_channbEo_memcore_U/dataflow_in_channbEo_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_0_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_0_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_1_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_1_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_2_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_2_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_3_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_3_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_4_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_4_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_5_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_5_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_6_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_6_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_7_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_7_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_8_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_8_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_9_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_9_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_10_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_10_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_11_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_11_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_12_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_12_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_13_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_13_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_14_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_14_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_15_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_15_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_16_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_16_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_17_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_17_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_18_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_18_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_19_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_19_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_20_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_20_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_21_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_21_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_22_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_22_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_23_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_23_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_24_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_24_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_25_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_25_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_26_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_26_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_27_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_558/outputfm_27_U/dataflow_out_chanbIp_memcore_U/dataflow_out_chanbIp_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:43:42 ; elapsed = 00:45:10 . Memory (MB): peak = 2560.051 ; gain = 1375.465 ; free physical = 498 ; free virtual = 7173
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_4_13051 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_13050 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_dataflow_out_channel_1_fu_558_partial_outputfm_0_we1  is driving 168 big block pins (URAM, BRAM and DSP loads). Created 17 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:43:54 ; elapsed = 00:45:22 . Memory (MB): peak = 2560.051 ; gain = 1375.465 ; free physical = 488 ; free virtual = 7161
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:43:54 ; elapsed = 00:45:22 . Memory (MB): peak = 2560.051 ; gain = 1375.465 ; free physical = 488 ; free virtual = 7161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:44:01 ; elapsed = 00:45:29 . Memory (MB): peak = 2560.051 ; gain = 1375.465 ; free physical = 488 ; free virtual = 7161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_weights_fu_1681/ap_reg_pp0_iter10_tmp_10_reg_2202_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_weights_fu_1681/ap_reg_pp0_iter11_tmp_22_reg_2309_reg[3] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_weights_fu_1681/ap_reg_pp0_iter11_tmp_37_reg_2285_reg[1] | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_weights_fu_1681/ap_reg_pp0_iter11_tmp_36_reg_2281_reg[4] | 10     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_input_fu_1863/ap_reg_pp0_iter10_tmp_40_reg_824_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_input_fu_1863/ap_reg_pp0_iter11_tmp_51_reg_899_reg[10]   | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_input_fu_1863/ap_reg_pp0_iter11_tmp_63_reg_880_reg[1]    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/write_output_U0/ap_reg_pp0_iter13_tmp_15_i_i_i_reg_976_reg[0]                                                                             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/write_output_U0/ap_reg_pp0_iter7_out_addr_reg_1064_reg[31]                                                                                | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|design_1_zhang_cnn_0_0 | inst/zhang_cnn_srem_32cCy_U781/zhang_cnn_srem_32cCy_div_U/zhang_cnn_srem_32cCy_div_u_0/r_stage_reg[32]                                                                           | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_zhang_cnn_0_0 | inst/zhang_cnn_srem_32cDy_U782/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/r_stage_reg[32]                                                                           | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_zhang_cnn_0_0 | inst/zhang_cnn_srem_32cDy_U783/zhang_cnn_srem_32cDy_div_U/zhang_cnn_srem_32cDy_div_u_0/r_stage_reg[32]                                                                           | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_weights_fu_1681/ap_enable_reg_pp0_iter11_reg             | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_614/read_in_wh45_U0/grp_read_input_fu_1863/ap_enable_reg_pp0_iter11_reg               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/dataflow_out_channel_U0/zhang_cnn_srem_32bHp_U529/zhang_cnn_srem_32bHp_div_U/zhang_cnn_srem_32bHp_div_u_0/r_stage_reg[32]                 | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/write_output_U0/ap_enable_reg_pp0_iter8_reg                                                                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_zhang_cnn_0_0 | inst/grp_dataflow_out_channel_1_fu_558/write_output_U0/ap_enable_reg_pp0_iter13_reg                                                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]                | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]                    | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]                    | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]                   | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]                    | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  1373|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_11 |    15|
|7     |DSP48E1_13 |     3|
|8     |DSP48E1_15 |     4|
|9     |DSP48E1_18 |     1|
|10    |DSP48E1_19 |     4|
|11    |DSP48E1_2  |    41|
|12    |DSP48E1_20 |     3|
|13    |DSP48E1_21 |     2|
|14    |DSP48E1_22 |     1|
|15    |DSP48E1_23 |     3|
|16    |DSP48E1_24 |     2|
|17    |DSP48E1_3  |    54|
|18    |DSP48E1_4  |    28|
|19    |DSP48E1_6  |     1|
|20    |DSP48E1_7  |     4|
|21    |DSP48E1_8  |     5|
|22    |DSP48E1_9  |     8|
|23    |LUT1       |   604|
|24    |LUT2       |  3794|
|25    |LUT3       |  2990|
|26    |LUT4       |  2295|
|27    |LUT5       |  1551|
|28    |LUT6       |  2293|
|29    |MUXF7      |   118|
|30    |MUXF8      |    32|
|31    |PS7        |     1|
|32    |RAM32M     |   170|
|33    |RAM32X1D   |     1|
|34    |RAMB18E1   |     3|
|35    |RAMB18E1_1 |    28|
|36    |RAMB18E1_2 |     1|
|37    |RAMB18E1_3 |     1|
|38    |RAMB36E1   |     3|
|39    |RAMB36E1_1 |    28|
|40    |RAMB36E1_3 |    28|
|41    |SRL16      |     1|
|42    |SRL16E     |   165|
|43    |SRLC32E    |    99|
|44    |FDCE       |    69|
|45    |FDPE       |    33|
|46    |FDR        |     8|
|47    |FDRE       | 11264|
|48    |FDSE       |   223|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                                                                   |Module                                     |Cells |
+------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                                                                        |                                           | 27489|
|2     |  design_1_i                                                                                                               |design_1                                   | 27489|
|3     |    zhang_cnn_0                                                                                                            |design_1_zhang_cnn_0_0                     | 24123|
|4     |    axi_mem_intercon                                                                                                       |design_1_axi_mem_intercon_0                |  1891|
|5     |      \s00_couplers/auto_pc                                                                                                |design_1_auto_pc_0                         |   821|
|6     |        \inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               |fifo_generator_v13_2_0__xdcDup__1          |    77|
|7     |          \inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst                          |     2|
|8     |        \inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          |fifo_generator_v13_2_0                     |    79|
|9     |          \inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__4                       |     2|
|10    |        \inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  |fifo_generator_v13_2_0__parameterized0     |    74|
|11    |          \inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__3                       |     2|
|12    |      \s00_couplers/auto_us                                                                                                |design_1_auto_us_0                         |  1070|
|13    |        inst                                                                                                               |axi_dwidth_converter_v2_1_14_top           |  1070|
|14    |    processing_system7_0                                                                                                   |design_1_processing_system7_0_0            |   244|
|15    |      inst                                                                                                                 |processing_system7_v5_5_processing_system7 |   244|
|16    |    processing_system7_0_axi_periph                                                                                        |design_1_processing_system7_0_axi_periph_0 |  1165|
|17    |      \s00_couplers/auto_pc                                                                                                |design_1_auto_pc_1                         |  1165|
|18    |    rst_processing_system7_0_100M                                                                                          |design_1_rst_processing_system7_0_100M_0   |    66|
|19    |      U0                                                                                                                   |proc_sys_reset                             |    66|
+------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:44:01 ; elapsed = 00:45:29 . Memory (MB): peak = 2560.051 ; gain = 1375.465 ; free physical = 488 ; free virtual = 7160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3344 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:43:31 ; elapsed = 00:44:33 . Memory (MB): peak = 2560.051 ; gain = 1068.441 ; free physical = 566 ; free virtual = 7239
Synthesis Optimization Complete : Time (s): cpu = 00:44:01 ; elapsed = 00:45:29 . Memory (MB): peak = 2560.059 ; gain = 1375.465 ; free physical = 574 ; free virtual = 7247
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1977 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_zhang_cnn_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 170 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
786 Infos, 539 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:44:14 ; elapsed = 00:45:41 . Memory (MB): peak = 2560.059 ; gain = 1400.301 ; free physical = 823 ; free virtual = 7497
INFO: [Common 17-1381] The checkpoint '/home/studio/VIVADO_2017/tiled_convolution_CASA/tiled_convolution.runs/synth_6/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2584.062 ; gain = 24.004 ; free physical = 828 ; free virtual = 7508
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2584.062 ; gain = 0.000 ; free physical = 828 ; free virtual = 7508
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 12:26:02 2017...
