// Seed: 675233720
module module_0 (
    output wor  id_0,
    output wire id_1,
    output wor  id_2,
    output tri0 id_3,
    input  tri  id_4
    , id_9,
    input  tri  id_5
    , id_10,
    input  wor  id_6,
    input  wor  id_7
);
  wire id_11;
  assign id_10[1==?1] = ~id_7 || 1 || id_4 || 1;
  always force id_11 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    output tri0 id_4,
    output tri id_5
);
  wire id_7;
  xor (id_5, id_2, id_0, id_1, id_8);
  wire id_8;
  initial id_3 = 1;
  assign id_3 = id_1;
  module_0(
      id_5, id_5, id_5, id_5, id_0, id_1, id_1, id_2
  );
endmodule
