<dec f='llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def' l='33' type='-1'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='105' u='r' c='_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='116' u='r' c='_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='234' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='234' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
