
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f22c  080201b0  080201b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002624  0802f3dc  0802f3dc  0001f3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031a00  08031a00  000300e4  2**0
                  CONTENTS
  4 .ARM          00000008  08031a00  08031a00  00021a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08031a08  08031a08  000300e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08031a08  08031a08  00021a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08031a0c  08031a0c  00021a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  08031a10  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300e4  2**0
                  CONTENTS
 10 .bss          00001120  200000e4  200000e4  000300e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001204  20001204  000300e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002c9a9  00000000  00000000  00030114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005f94  00000000  00000000  0005cabd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002348  00000000  00000000  00062a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002110  00000000  00000000  00064da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c83a  00000000  00000000  00066eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002dc8b  00000000  00000000  000936ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0d02  00000000  00000000  000c1375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001b2077  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009f2c  00000000  00000000  001b20c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080201b0 <__do_global_dtors_aux>:
 80201b0:	b510      	push	{r4, lr}
 80201b2:	4c05      	ldr	r4, [pc, #20]	; (80201c8 <__do_global_dtors_aux+0x18>)
 80201b4:	7823      	ldrb	r3, [r4, #0]
 80201b6:	b933      	cbnz	r3, 80201c6 <__do_global_dtors_aux+0x16>
 80201b8:	4b04      	ldr	r3, [pc, #16]	; (80201cc <__do_global_dtors_aux+0x1c>)
 80201ba:	b113      	cbz	r3, 80201c2 <__do_global_dtors_aux+0x12>
 80201bc:	4804      	ldr	r0, [pc, #16]	; (80201d0 <__do_global_dtors_aux+0x20>)
 80201be:	f3af 8000 	nop.w
 80201c2:	2301      	movs	r3, #1
 80201c4:	7023      	strb	r3, [r4, #0]
 80201c6:	bd10      	pop	{r4, pc}
 80201c8:	200000e4 	.word	0x200000e4
 80201cc:	00000000 	.word	0x00000000
 80201d0:	0802f3c4 	.word	0x0802f3c4

080201d4 <frame_dummy>:
 80201d4:	b508      	push	{r3, lr}
 80201d6:	4b03      	ldr	r3, [pc, #12]	; (80201e4 <frame_dummy+0x10>)
 80201d8:	b11b      	cbz	r3, 80201e2 <frame_dummy+0xe>
 80201da:	4903      	ldr	r1, [pc, #12]	; (80201e8 <frame_dummy+0x14>)
 80201dc:	4803      	ldr	r0, [pc, #12]	; (80201ec <frame_dummy+0x18>)
 80201de:	f3af 8000 	nop.w
 80201e2:	bd08      	pop	{r3, pc}
 80201e4:	00000000 	.word	0x00000000
 80201e8:	200000e8 	.word	0x200000e8
 80201ec:	0802f3c4 	.word	0x0802f3c4

080201f0 <memchr>:
 80201f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80201f4:	2a10      	cmp	r2, #16
 80201f6:	db2b      	blt.n	8020250 <memchr+0x60>
 80201f8:	f010 0f07 	tst.w	r0, #7
 80201fc:	d008      	beq.n	8020210 <memchr+0x20>
 80201fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020202:	3a01      	subs	r2, #1
 8020204:	428b      	cmp	r3, r1
 8020206:	d02d      	beq.n	8020264 <memchr+0x74>
 8020208:	f010 0f07 	tst.w	r0, #7
 802020c:	b342      	cbz	r2, 8020260 <memchr+0x70>
 802020e:	d1f6      	bne.n	80201fe <memchr+0xe>
 8020210:	b4f0      	push	{r4, r5, r6, r7}
 8020212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802021a:	f022 0407 	bic.w	r4, r2, #7
 802021e:	f07f 0700 	mvns.w	r7, #0
 8020222:	2300      	movs	r3, #0
 8020224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020228:	3c08      	subs	r4, #8
 802022a:	ea85 0501 	eor.w	r5, r5, r1
 802022e:	ea86 0601 	eor.w	r6, r6, r1
 8020232:	fa85 f547 	uadd8	r5, r5, r7
 8020236:	faa3 f587 	sel	r5, r3, r7
 802023a:	fa86 f647 	uadd8	r6, r6, r7
 802023e:	faa5 f687 	sel	r6, r5, r7
 8020242:	b98e      	cbnz	r6, 8020268 <memchr+0x78>
 8020244:	d1ee      	bne.n	8020224 <memchr+0x34>
 8020246:	bcf0      	pop	{r4, r5, r6, r7}
 8020248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 802024c:	f002 0207 	and.w	r2, r2, #7
 8020250:	b132      	cbz	r2, 8020260 <memchr+0x70>
 8020252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020256:	3a01      	subs	r2, #1
 8020258:	ea83 0301 	eor.w	r3, r3, r1
 802025c:	b113      	cbz	r3, 8020264 <memchr+0x74>
 802025e:	d1f8      	bne.n	8020252 <memchr+0x62>
 8020260:	2000      	movs	r0, #0
 8020262:	4770      	bx	lr
 8020264:	3801      	subs	r0, #1
 8020266:	4770      	bx	lr
 8020268:	2d00      	cmp	r5, #0
 802026a:	bf06      	itte	eq
 802026c:	4635      	moveq	r5, r6
 802026e:	3803      	subeq	r0, #3
 8020270:	3807      	subne	r0, #7
 8020272:	f015 0f01 	tst.w	r5, #1
 8020276:	d107      	bne.n	8020288 <memchr+0x98>
 8020278:	3001      	adds	r0, #1
 802027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 802027e:	bf02      	ittt	eq
 8020280:	3001      	addeq	r0, #1
 8020282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8020286:	3001      	addeq	r0, #1
 8020288:	bcf0      	pop	{r4, r5, r6, r7}
 802028a:	3801      	subs	r0, #1
 802028c:	4770      	bx	lr
 802028e:	bf00      	nop

08020290 <__aeabi_uldivmod>:
 8020290:	b953      	cbnz	r3, 80202a8 <__aeabi_uldivmod+0x18>
 8020292:	b94a      	cbnz	r2, 80202a8 <__aeabi_uldivmod+0x18>
 8020294:	2900      	cmp	r1, #0
 8020296:	bf08      	it	eq
 8020298:	2800      	cmpeq	r0, #0
 802029a:	bf1c      	itt	ne
 802029c:	f04f 31ff 	movne.w	r1, #4294967295
 80202a0:	f04f 30ff 	movne.w	r0, #4294967295
 80202a4:	f000 b974 	b.w	8020590 <__aeabi_idiv0>
 80202a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80202ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80202b0:	f000 f806 	bl	80202c0 <__udivmoddi4>
 80202b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80202b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80202bc:	b004      	add	sp, #16
 80202be:	4770      	bx	lr

080202c0 <__udivmoddi4>:
 80202c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80202c4:	9d08      	ldr	r5, [sp, #32]
 80202c6:	4604      	mov	r4, r0
 80202c8:	468e      	mov	lr, r1
 80202ca:	2b00      	cmp	r3, #0
 80202cc:	d14d      	bne.n	802036a <__udivmoddi4+0xaa>
 80202ce:	428a      	cmp	r2, r1
 80202d0:	4694      	mov	ip, r2
 80202d2:	d969      	bls.n	80203a8 <__udivmoddi4+0xe8>
 80202d4:	fab2 f282 	clz	r2, r2
 80202d8:	b152      	cbz	r2, 80202f0 <__udivmoddi4+0x30>
 80202da:	fa01 f302 	lsl.w	r3, r1, r2
 80202de:	f1c2 0120 	rsb	r1, r2, #32
 80202e2:	fa20 f101 	lsr.w	r1, r0, r1
 80202e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80202ea:	ea41 0e03 	orr.w	lr, r1, r3
 80202ee:	4094      	lsls	r4, r2
 80202f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80202f4:	0c21      	lsrs	r1, r4, #16
 80202f6:	fbbe f6f8 	udiv	r6, lr, r8
 80202fa:	fa1f f78c 	uxth.w	r7, ip
 80202fe:	fb08 e316 	mls	r3, r8, r6, lr
 8020302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8020306:	fb06 f107 	mul.w	r1, r6, r7
 802030a:	4299      	cmp	r1, r3
 802030c:	d90a      	bls.n	8020324 <__udivmoddi4+0x64>
 802030e:	eb1c 0303 	adds.w	r3, ip, r3
 8020312:	f106 30ff 	add.w	r0, r6, #4294967295
 8020316:	f080 811f 	bcs.w	8020558 <__udivmoddi4+0x298>
 802031a:	4299      	cmp	r1, r3
 802031c:	f240 811c 	bls.w	8020558 <__udivmoddi4+0x298>
 8020320:	3e02      	subs	r6, #2
 8020322:	4463      	add	r3, ip
 8020324:	1a5b      	subs	r3, r3, r1
 8020326:	b2a4      	uxth	r4, r4
 8020328:	fbb3 f0f8 	udiv	r0, r3, r8
 802032c:	fb08 3310 	mls	r3, r8, r0, r3
 8020330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020334:	fb00 f707 	mul.w	r7, r0, r7
 8020338:	42a7      	cmp	r7, r4
 802033a:	d90a      	bls.n	8020352 <__udivmoddi4+0x92>
 802033c:	eb1c 0404 	adds.w	r4, ip, r4
 8020340:	f100 33ff 	add.w	r3, r0, #4294967295
 8020344:	f080 810a 	bcs.w	802055c <__udivmoddi4+0x29c>
 8020348:	42a7      	cmp	r7, r4
 802034a:	f240 8107 	bls.w	802055c <__udivmoddi4+0x29c>
 802034e:	4464      	add	r4, ip
 8020350:	3802      	subs	r0, #2
 8020352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8020356:	1be4      	subs	r4, r4, r7
 8020358:	2600      	movs	r6, #0
 802035a:	b11d      	cbz	r5, 8020364 <__udivmoddi4+0xa4>
 802035c:	40d4      	lsrs	r4, r2
 802035e:	2300      	movs	r3, #0
 8020360:	e9c5 4300 	strd	r4, r3, [r5]
 8020364:	4631      	mov	r1, r6
 8020366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802036a:	428b      	cmp	r3, r1
 802036c:	d909      	bls.n	8020382 <__udivmoddi4+0xc2>
 802036e:	2d00      	cmp	r5, #0
 8020370:	f000 80ef 	beq.w	8020552 <__udivmoddi4+0x292>
 8020374:	2600      	movs	r6, #0
 8020376:	e9c5 0100 	strd	r0, r1, [r5]
 802037a:	4630      	mov	r0, r6
 802037c:	4631      	mov	r1, r6
 802037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020382:	fab3 f683 	clz	r6, r3
 8020386:	2e00      	cmp	r6, #0
 8020388:	d14a      	bne.n	8020420 <__udivmoddi4+0x160>
 802038a:	428b      	cmp	r3, r1
 802038c:	d302      	bcc.n	8020394 <__udivmoddi4+0xd4>
 802038e:	4282      	cmp	r2, r0
 8020390:	f200 80f9 	bhi.w	8020586 <__udivmoddi4+0x2c6>
 8020394:	1a84      	subs	r4, r0, r2
 8020396:	eb61 0303 	sbc.w	r3, r1, r3
 802039a:	2001      	movs	r0, #1
 802039c:	469e      	mov	lr, r3
 802039e:	2d00      	cmp	r5, #0
 80203a0:	d0e0      	beq.n	8020364 <__udivmoddi4+0xa4>
 80203a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80203a6:	e7dd      	b.n	8020364 <__udivmoddi4+0xa4>
 80203a8:	b902      	cbnz	r2, 80203ac <__udivmoddi4+0xec>
 80203aa:	deff      	udf	#255	; 0xff
 80203ac:	fab2 f282 	clz	r2, r2
 80203b0:	2a00      	cmp	r2, #0
 80203b2:	f040 8092 	bne.w	80204da <__udivmoddi4+0x21a>
 80203b6:	eba1 010c 	sub.w	r1, r1, ip
 80203ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80203be:	fa1f fe8c 	uxth.w	lr, ip
 80203c2:	2601      	movs	r6, #1
 80203c4:	0c20      	lsrs	r0, r4, #16
 80203c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80203ca:	fb07 1113 	mls	r1, r7, r3, r1
 80203ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80203d2:	fb0e f003 	mul.w	r0, lr, r3
 80203d6:	4288      	cmp	r0, r1
 80203d8:	d908      	bls.n	80203ec <__udivmoddi4+0x12c>
 80203da:	eb1c 0101 	adds.w	r1, ip, r1
 80203de:	f103 38ff 	add.w	r8, r3, #4294967295
 80203e2:	d202      	bcs.n	80203ea <__udivmoddi4+0x12a>
 80203e4:	4288      	cmp	r0, r1
 80203e6:	f200 80cb 	bhi.w	8020580 <__udivmoddi4+0x2c0>
 80203ea:	4643      	mov	r3, r8
 80203ec:	1a09      	subs	r1, r1, r0
 80203ee:	b2a4      	uxth	r4, r4
 80203f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80203f4:	fb07 1110 	mls	r1, r7, r0, r1
 80203f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80203fc:	fb0e fe00 	mul.w	lr, lr, r0
 8020400:	45a6      	cmp	lr, r4
 8020402:	d908      	bls.n	8020416 <__udivmoddi4+0x156>
 8020404:	eb1c 0404 	adds.w	r4, ip, r4
 8020408:	f100 31ff 	add.w	r1, r0, #4294967295
 802040c:	d202      	bcs.n	8020414 <__udivmoddi4+0x154>
 802040e:	45a6      	cmp	lr, r4
 8020410:	f200 80bb 	bhi.w	802058a <__udivmoddi4+0x2ca>
 8020414:	4608      	mov	r0, r1
 8020416:	eba4 040e 	sub.w	r4, r4, lr
 802041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 802041e:	e79c      	b.n	802035a <__udivmoddi4+0x9a>
 8020420:	f1c6 0720 	rsb	r7, r6, #32
 8020424:	40b3      	lsls	r3, r6
 8020426:	fa22 fc07 	lsr.w	ip, r2, r7
 802042a:	ea4c 0c03 	orr.w	ip, ip, r3
 802042e:	fa20 f407 	lsr.w	r4, r0, r7
 8020432:	fa01 f306 	lsl.w	r3, r1, r6
 8020436:	431c      	orrs	r4, r3
 8020438:	40f9      	lsrs	r1, r7
 802043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 802043e:	fa00 f306 	lsl.w	r3, r0, r6
 8020442:	fbb1 f8f9 	udiv	r8, r1, r9
 8020446:	0c20      	lsrs	r0, r4, #16
 8020448:	fa1f fe8c 	uxth.w	lr, ip
 802044c:	fb09 1118 	mls	r1, r9, r8, r1
 8020450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8020454:	fb08 f00e 	mul.w	r0, r8, lr
 8020458:	4288      	cmp	r0, r1
 802045a:	fa02 f206 	lsl.w	r2, r2, r6
 802045e:	d90b      	bls.n	8020478 <__udivmoddi4+0x1b8>
 8020460:	eb1c 0101 	adds.w	r1, ip, r1
 8020464:	f108 3aff 	add.w	sl, r8, #4294967295
 8020468:	f080 8088 	bcs.w	802057c <__udivmoddi4+0x2bc>
 802046c:	4288      	cmp	r0, r1
 802046e:	f240 8085 	bls.w	802057c <__udivmoddi4+0x2bc>
 8020472:	f1a8 0802 	sub.w	r8, r8, #2
 8020476:	4461      	add	r1, ip
 8020478:	1a09      	subs	r1, r1, r0
 802047a:	b2a4      	uxth	r4, r4
 802047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8020480:	fb09 1110 	mls	r1, r9, r0, r1
 8020484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8020488:	fb00 fe0e 	mul.w	lr, r0, lr
 802048c:	458e      	cmp	lr, r1
 802048e:	d908      	bls.n	80204a2 <__udivmoddi4+0x1e2>
 8020490:	eb1c 0101 	adds.w	r1, ip, r1
 8020494:	f100 34ff 	add.w	r4, r0, #4294967295
 8020498:	d26c      	bcs.n	8020574 <__udivmoddi4+0x2b4>
 802049a:	458e      	cmp	lr, r1
 802049c:	d96a      	bls.n	8020574 <__udivmoddi4+0x2b4>
 802049e:	3802      	subs	r0, #2
 80204a0:	4461      	add	r1, ip
 80204a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80204a6:	fba0 9402 	umull	r9, r4, r0, r2
 80204aa:	eba1 010e 	sub.w	r1, r1, lr
 80204ae:	42a1      	cmp	r1, r4
 80204b0:	46c8      	mov	r8, r9
 80204b2:	46a6      	mov	lr, r4
 80204b4:	d356      	bcc.n	8020564 <__udivmoddi4+0x2a4>
 80204b6:	d053      	beq.n	8020560 <__udivmoddi4+0x2a0>
 80204b8:	b15d      	cbz	r5, 80204d2 <__udivmoddi4+0x212>
 80204ba:	ebb3 0208 	subs.w	r2, r3, r8
 80204be:	eb61 010e 	sbc.w	r1, r1, lr
 80204c2:	fa01 f707 	lsl.w	r7, r1, r7
 80204c6:	fa22 f306 	lsr.w	r3, r2, r6
 80204ca:	40f1      	lsrs	r1, r6
 80204cc:	431f      	orrs	r7, r3
 80204ce:	e9c5 7100 	strd	r7, r1, [r5]
 80204d2:	2600      	movs	r6, #0
 80204d4:	4631      	mov	r1, r6
 80204d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80204da:	f1c2 0320 	rsb	r3, r2, #32
 80204de:	40d8      	lsrs	r0, r3
 80204e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80204e4:	fa21 f303 	lsr.w	r3, r1, r3
 80204e8:	4091      	lsls	r1, r2
 80204ea:	4301      	orrs	r1, r0
 80204ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80204f0:	fa1f fe8c 	uxth.w	lr, ip
 80204f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80204f8:	fb07 3610 	mls	r6, r7, r0, r3
 80204fc:	0c0b      	lsrs	r3, r1, #16
 80204fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8020502:	fb00 f60e 	mul.w	r6, r0, lr
 8020506:	429e      	cmp	r6, r3
 8020508:	fa04 f402 	lsl.w	r4, r4, r2
 802050c:	d908      	bls.n	8020520 <__udivmoddi4+0x260>
 802050e:	eb1c 0303 	adds.w	r3, ip, r3
 8020512:	f100 38ff 	add.w	r8, r0, #4294967295
 8020516:	d22f      	bcs.n	8020578 <__udivmoddi4+0x2b8>
 8020518:	429e      	cmp	r6, r3
 802051a:	d92d      	bls.n	8020578 <__udivmoddi4+0x2b8>
 802051c:	3802      	subs	r0, #2
 802051e:	4463      	add	r3, ip
 8020520:	1b9b      	subs	r3, r3, r6
 8020522:	b289      	uxth	r1, r1
 8020524:	fbb3 f6f7 	udiv	r6, r3, r7
 8020528:	fb07 3316 	mls	r3, r7, r6, r3
 802052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020530:	fb06 f30e 	mul.w	r3, r6, lr
 8020534:	428b      	cmp	r3, r1
 8020536:	d908      	bls.n	802054a <__udivmoddi4+0x28a>
 8020538:	eb1c 0101 	adds.w	r1, ip, r1
 802053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8020540:	d216      	bcs.n	8020570 <__udivmoddi4+0x2b0>
 8020542:	428b      	cmp	r3, r1
 8020544:	d914      	bls.n	8020570 <__udivmoddi4+0x2b0>
 8020546:	3e02      	subs	r6, #2
 8020548:	4461      	add	r1, ip
 802054a:	1ac9      	subs	r1, r1, r3
 802054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8020550:	e738      	b.n	80203c4 <__udivmoddi4+0x104>
 8020552:	462e      	mov	r6, r5
 8020554:	4628      	mov	r0, r5
 8020556:	e705      	b.n	8020364 <__udivmoddi4+0xa4>
 8020558:	4606      	mov	r6, r0
 802055a:	e6e3      	b.n	8020324 <__udivmoddi4+0x64>
 802055c:	4618      	mov	r0, r3
 802055e:	e6f8      	b.n	8020352 <__udivmoddi4+0x92>
 8020560:	454b      	cmp	r3, r9
 8020562:	d2a9      	bcs.n	80204b8 <__udivmoddi4+0x1f8>
 8020564:	ebb9 0802 	subs.w	r8, r9, r2
 8020568:	eb64 0e0c 	sbc.w	lr, r4, ip
 802056c:	3801      	subs	r0, #1
 802056e:	e7a3      	b.n	80204b8 <__udivmoddi4+0x1f8>
 8020570:	4646      	mov	r6, r8
 8020572:	e7ea      	b.n	802054a <__udivmoddi4+0x28a>
 8020574:	4620      	mov	r0, r4
 8020576:	e794      	b.n	80204a2 <__udivmoddi4+0x1e2>
 8020578:	4640      	mov	r0, r8
 802057a:	e7d1      	b.n	8020520 <__udivmoddi4+0x260>
 802057c:	46d0      	mov	r8, sl
 802057e:	e77b      	b.n	8020478 <__udivmoddi4+0x1b8>
 8020580:	3b02      	subs	r3, #2
 8020582:	4461      	add	r1, ip
 8020584:	e732      	b.n	80203ec <__udivmoddi4+0x12c>
 8020586:	4630      	mov	r0, r6
 8020588:	e709      	b.n	802039e <__udivmoddi4+0xde>
 802058a:	4464      	add	r4, ip
 802058c:	3802      	subs	r0, #2
 802058e:	e742      	b.n	8020416 <__udivmoddi4+0x156>

08020590 <__aeabi_idiv0>:
 8020590:	4770      	bx	lr
 8020592:	bf00      	nop

08020594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020594:	b580      	push	{r7, lr}
 8020596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020598:	f002 ffcc 	bl	8023534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 802059c:	f000 f88c 	bl	80206b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80205a0:	f000 fb26 	bl	8020bf0 <MX_GPIO_Init>
  MX_CRC_Init();
 80205a4:	f000 f8f4 	bl	8020790 <MX_CRC_Init>
  MX_DMA2D_Init();
 80205a8:	f000 f906 	bl	80207b8 <MX_DMA2D_Init>
  MX_FMC_Init();
 80205ac:	f000 fad0 	bl	8020b50 <MX_FMC_Init>
  MX_I2C3_Init();
 80205b0:	f000 f934 	bl	802081c <MX_I2C3_Init>
  MX_LTDC_Init();
 80205b4:	f000 f972 	bl	802089c <MX_LTDC_Init>
  MX_SPI5_Init();
 80205b8:	f000 f9f0 	bl	802099c <MX_SPI5_Init>
  MX_TIM1_Init();
 80205bc:	f000 fa24 	bl	8020a08 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80205c0:	f000 fa9c 	bl	8020afc <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80205c4:	f00d f9ce 	bl	802d964 <MX_USB_HOST_Init>
  MX_UART5_Init();
 80205c8:	f000 fa6e 	bl	8020aa8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  // Start Receiving data from modem
  HAL_UART_Receive_IT(&huart5, Rx_Byte, 1);
 80205cc:	2201      	movs	r2, #1
 80205ce:	4930      	ldr	r1, [pc, #192]	; (8020690 <main+0xfc>)
 80205d0:	4830      	ldr	r0, [pc, #192]	; (8020694 <main+0x100>)
 80205d2:	f009 f940 	bl	8029856 <HAL_UART_Receive_IT>


  sprintf(buffch,"Starting Application (%d.%d)", BL_Version[0], BL_Version[1]);
 80205d6:	2300      	movs	r3, #0
 80205d8:	461a      	mov	r2, r3
 80205da:	2303      	movs	r3, #3
 80205dc:	492e      	ldr	r1, [pc, #184]	; (8020698 <main+0x104>)
 80205de:	482f      	ldr	r0, [pc, #188]	; (802069c <main+0x108>)
 80205e0:	f00d fe8e 	bl	802e300 <siprintf>
  printf("Starting Application (%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 80205e4:	2300      	movs	r3, #0
 80205e6:	2203      	movs	r2, #3
 80205e8:	4619      	mov	r1, r3
 80205ea:	482d      	ldr	r0, [pc, #180]	; (80206a0 <main+0x10c>)
 80205ec:	f00d fdea 	bl	802e1c4 <iprintf>


  /*##-1- LCD Initialization #################################################*/
  /* Initialize the LCD */
  BSP_LCD_Init();
 80205f0:	f002 f91a 	bl	8022828 <BSP_LCD_Init>

  /* Layer2 Init */
  BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 80205f4:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80205f8:	2001      	movs	r0, #1
 80205fa:	f002 f997 	bl	802292c <BSP_LCD_LayerDefaultInit>
  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(1);
 80205fe:	2001      	movs	r0, #1
 8020600:	f002 f9f8 	bl	80229f4 <BSP_LCD_SelectLayer>
  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8020604:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8020608:	f002 faa2 	bl	8022b50 <BSP_LCD_Clear>
  BSP_LCD_SetColorKeying(1, LCD_COLOR_BLACK);
 802060c:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
 8020610:	2001      	movs	r0, #1
 8020612:	f002 fa3d 	bl	8022a90 <BSP_LCD_SetColorKeying>
  BSP_LCD_SetLayerVisible(1, DISABLE);
 8020616:	2100      	movs	r1, #0
 8020618:	2001      	movs	r0, #1
 802061a:	f002 f9fb 	bl	8022a14 <BSP_LCD_SetLayerVisible>

  /* Layer1 Init */
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 802061e:	4921      	ldr	r1, [pc, #132]	; (80206a4 <main+0x110>)
 8020620:	2000      	movs	r0, #0
 8020622:	f002 f983 	bl	802292c <BSP_LCD_LayerDefaultInit>

  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(0);
 8020626:	2000      	movs	r0, #0
 8020628:	f002 f9e4 	bl	80229f4 <BSP_LCD_SelectLayer>

  /* Enable The LCD */
  BSP_LCD_DisplayOn();
 802062c:	f002 fbba 	bl	8022da4 <BSP_LCD_DisplayOn>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8020630:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8020634:	f002 fa8c 	bl	8022b50 <BSP_LCD_Clear>


  /* Set Touchscreen Demo description */

  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8020638:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 802063c:	f002 fa54 	bl	8022ae8 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8020640:	4819      	ldr	r0, [pc, #100]	; (80206a8 <main+0x114>)
 8020642:	f002 fa39 	bl	8022ab8 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font12);
 8020646:	4819      	ldr	r0, [pc, #100]	; (80206ac <main+0x118>)
 8020648:	f002 fa68 	bl	8022b1c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 0, (uint8_t*)buffch, CENTER_MODE);
 802064c:	2301      	movs	r3, #1
 802064e:	4a13      	ldr	r2, [pc, #76]	; (802069c <main+0x108>)
 8020650:	2100      	movs	r1, #0
 8020652:	2000      	movs	r0, #0
 8020654:	f002 fae8 	bl	8022c28 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8020658:	f04f 30ff 	mov.w	r0, #4294967295
 802065c:	f002 fa2c 	bl	8022ab8 <BSP_LCD_SetTextColor>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 12, (uint8_t*)"APPLICATION", CENTER_MODE);
 8020660:	f002 f958 	bl	8022914 <BSP_LCD_GetYSize>
 8020664:	4603      	mov	r3, r0
 8020666:	085b      	lsrs	r3, r3, #1
 8020668:	b29b      	uxth	r3, r3
 802066a:	3b0c      	subs	r3, #12
 802066c:	b299      	uxth	r1, r3
 802066e:	2301      	movs	r3, #1
 8020670:	4a0f      	ldr	r2, [pc, #60]	; (80206b0 <main+0x11c>)
 8020672:	2000      	movs	r0, #0
 8020674:	f002 fad8 	bl	8022c28 <BSP_LCD_DisplayStringAt>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8020678:	f00d f99a 	bl	802d9b0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 802067c:	2201      	movs	r2, #1
 802067e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020682:	480c      	ldr	r0, [pc, #48]	; (80206b4 <main+0x120>)
 8020684:	f004 fc80 	bl	8024f88 <HAL_GPIO_WritePin>

    /* check serial communication process */
    serial_app();
 8020688:	f000 fc00 	bl	8020e8c <serial_app>
    MX_USB_HOST_Process();
 802068c:	e7f4      	b.n	8020678 <main+0xe4>
 802068e:	bf00      	nop
 8020690:	20000404 	.word	0x20000404
 8020694:	200002e4 	.word	0x200002e4
 8020698:	0802f3dc 	.word	0x0802f3dc
 802069c:	200003a0 	.word	0x200003a0
 80206a0:	0802f3fc 	.word	0x0802f3fc
 80206a4:	d0130000 	.word	0xd0130000
 80206a8:	ffff0000 	.word	0xffff0000
 80206ac:	2000004c 	.word	0x2000004c
 80206b0:	0802f41c 	.word	0x0802f41c
 80206b4:	40021800 	.word	0x40021800

080206b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80206b8:	b580      	push	{r7, lr}
 80206ba:	b094      	sub	sp, #80	; 0x50
 80206bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80206be:	f107 0320 	add.w	r3, r7, #32
 80206c2:	2230      	movs	r2, #48	; 0x30
 80206c4:	2100      	movs	r1, #0
 80206c6:	4618      	mov	r0, r3
 80206c8:	f00d fc94 	bl	802dff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80206cc:	f107 030c 	add.w	r3, r7, #12
 80206d0:	2200      	movs	r2, #0
 80206d2:	601a      	str	r2, [r3, #0]
 80206d4:	605a      	str	r2, [r3, #4]
 80206d6:	609a      	str	r2, [r3, #8]
 80206d8:	60da      	str	r2, [r3, #12]
 80206da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80206dc:	2300      	movs	r3, #0
 80206de:	60bb      	str	r3, [r7, #8]
 80206e0:	4b29      	ldr	r3, [pc, #164]	; (8020788 <SystemClock_Config+0xd0>)
 80206e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80206e4:	4a28      	ldr	r2, [pc, #160]	; (8020788 <SystemClock_Config+0xd0>)
 80206e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80206ea:	6413      	str	r3, [r2, #64]	; 0x40
 80206ec:	4b26      	ldr	r3, [pc, #152]	; (8020788 <SystemClock_Config+0xd0>)
 80206ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80206f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80206f4:	60bb      	str	r3, [r7, #8]
 80206f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80206f8:	2300      	movs	r3, #0
 80206fa:	607b      	str	r3, [r7, #4]
 80206fc:	4b23      	ldr	r3, [pc, #140]	; (802078c <SystemClock_Config+0xd4>)
 80206fe:	681b      	ldr	r3, [r3, #0]
 8020700:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8020704:	4a21      	ldr	r2, [pc, #132]	; (802078c <SystemClock_Config+0xd4>)
 8020706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802070a:	6013      	str	r3, [r2, #0]
 802070c:	4b1f      	ldr	r3, [pc, #124]	; (802078c <SystemClock_Config+0xd4>)
 802070e:	681b      	ldr	r3, [r3, #0]
 8020710:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8020714:	607b      	str	r3, [r7, #4]
 8020716:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8020718:	2301      	movs	r3, #1
 802071a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802071c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8020720:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020722:	2302      	movs	r3, #2
 8020724:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802072a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 802072c:	2310      	movs	r3, #16
 802072e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8020730:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8020734:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020736:	2302      	movs	r3, #2
 8020738:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 802073a:	2303      	movs	r3, #3
 802073c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802073e:	f107 0320 	add.w	r3, r7, #32
 8020742:	4618      	mov	r0, r3
 8020744:	f006 fe2c 	bl	80273a0 <HAL_RCC_OscConfig>
 8020748:	4603      	mov	r3, r0
 802074a:	2b00      	cmp	r3, #0
 802074c:	d001      	beq.n	8020752 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 802074e:	f000 fb97 	bl	8020e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020752:	230f      	movs	r3, #15
 8020754:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020756:	2302      	movs	r3, #2
 8020758:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802075a:	2300      	movs	r3, #0
 802075c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 802075e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020762:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8020764:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020768:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 802076a:	f107 030c 	add.w	r3, r7, #12
 802076e:	2102      	movs	r1, #2
 8020770:	4618      	mov	r0, r3
 8020772:	f007 f88d 	bl	8027890 <HAL_RCC_ClockConfig>
 8020776:	4603      	mov	r3, r0
 8020778:	2b00      	cmp	r3, #0
 802077a:	d001      	beq.n	8020780 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 802077c:	f000 fb80 	bl	8020e80 <Error_Handler>
  }
}
 8020780:	bf00      	nop
 8020782:	3750      	adds	r7, #80	; 0x50
 8020784:	46bd      	mov	sp, r7
 8020786:	bd80      	pop	{r7, pc}
 8020788:	40023800 	.word	0x40023800
 802078c:	40007000 	.word	0x40007000

08020790 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8020790:	b580      	push	{r7, lr}
 8020792:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8020794:	4b06      	ldr	r3, [pc, #24]	; (80207b0 <MX_CRC_Init+0x20>)
 8020796:	4a07      	ldr	r2, [pc, #28]	; (80207b4 <MX_CRC_Init+0x24>)
 8020798:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 802079a:	4805      	ldr	r0, [pc, #20]	; (80207b0 <MX_CRC_Init+0x20>)
 802079c:	f003 f82d 	bl	80237fa <HAL_CRC_Init>
 80207a0:	4603      	mov	r3, r0
 80207a2:	2b00      	cmp	r3, #0
 80207a4:	d001      	beq.n	80207aa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80207a6:	f000 fb6b 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80207aa:	bf00      	nop
 80207ac:	bd80      	pop	{r7, pc}
 80207ae:	bf00      	nop
 80207b0:	20000100 	.word	0x20000100
 80207b4:	40023000 	.word	0x40023000

080207b8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80207b8:	b580      	push	{r7, lr}
 80207ba:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80207bc:	4b15      	ldr	r3, [pc, #84]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207be:	4a16      	ldr	r2, [pc, #88]	; (8020818 <MX_DMA2D_Init+0x60>)
 80207c0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80207c2:	4b14      	ldr	r3, [pc, #80]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207c4:	2200      	movs	r2, #0
 80207c6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80207c8:	4b12      	ldr	r3, [pc, #72]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207ca:	2200      	movs	r2, #0
 80207cc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80207ce:	4b11      	ldr	r3, [pc, #68]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207d0:	2200      	movs	r2, #0
 80207d2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80207d4:	4b0f      	ldr	r3, [pc, #60]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207d6:	2200      	movs	r2, #0
 80207d8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80207da:	4b0e      	ldr	r3, [pc, #56]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207dc:	2200      	movs	r2, #0
 80207de:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80207e0:	4b0c      	ldr	r3, [pc, #48]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207e2:	2200      	movs	r2, #0
 80207e4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80207e6:	4b0b      	ldr	r3, [pc, #44]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207e8:	2200      	movs	r2, #0
 80207ea:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80207ec:	4809      	ldr	r0, [pc, #36]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207ee:	f003 fa71 	bl	8023cd4 <HAL_DMA2D_Init>
 80207f2:	4603      	mov	r3, r0
 80207f4:	2b00      	cmp	r3, #0
 80207f6:	d001      	beq.n	80207fc <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80207f8:	f000 fb42 	bl	8020e80 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80207fc:	2101      	movs	r1, #1
 80207fe:	4805      	ldr	r0, [pc, #20]	; (8020814 <MX_DMA2D_Init+0x5c>)
 8020800:	f003 fcd6 	bl	80241b0 <HAL_DMA2D_ConfigLayer>
 8020804:	4603      	mov	r3, r0
 8020806:	2b00      	cmp	r3, #0
 8020808:	d001      	beq.n	802080e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 802080a:	f000 fb39 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 802080e:	bf00      	nop
 8020810:	bd80      	pop	{r7, pc}
 8020812:	bf00      	nop
 8020814:	20000108 	.word	0x20000108
 8020818:	4002b000 	.word	0x4002b000

0802081c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 802081c:	b580      	push	{r7, lr}
 802081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8020820:	4b1b      	ldr	r3, [pc, #108]	; (8020890 <MX_I2C3_Init+0x74>)
 8020822:	4a1c      	ldr	r2, [pc, #112]	; (8020894 <MX_I2C3_Init+0x78>)
 8020824:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8020826:	4b1a      	ldr	r3, [pc, #104]	; (8020890 <MX_I2C3_Init+0x74>)
 8020828:	4a1b      	ldr	r2, [pc, #108]	; (8020898 <MX_I2C3_Init+0x7c>)
 802082a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 802082c:	4b18      	ldr	r3, [pc, #96]	; (8020890 <MX_I2C3_Init+0x74>)
 802082e:	2200      	movs	r2, #0
 8020830:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8020832:	4b17      	ldr	r3, [pc, #92]	; (8020890 <MX_I2C3_Init+0x74>)
 8020834:	2200      	movs	r2, #0
 8020836:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8020838:	4b15      	ldr	r3, [pc, #84]	; (8020890 <MX_I2C3_Init+0x74>)
 802083a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 802083e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8020840:	4b13      	ldr	r3, [pc, #76]	; (8020890 <MX_I2C3_Init+0x74>)
 8020842:	2200      	movs	r2, #0
 8020844:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8020846:	4b12      	ldr	r3, [pc, #72]	; (8020890 <MX_I2C3_Init+0x74>)
 8020848:	2200      	movs	r2, #0
 802084a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 802084c:	4b10      	ldr	r3, [pc, #64]	; (8020890 <MX_I2C3_Init+0x74>)
 802084e:	2200      	movs	r2, #0
 8020850:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8020852:	4b0f      	ldr	r3, [pc, #60]	; (8020890 <MX_I2C3_Init+0x74>)
 8020854:	2200      	movs	r2, #0
 8020856:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8020858:	480d      	ldr	r0, [pc, #52]	; (8020890 <MX_I2C3_Init+0x74>)
 802085a:	f005 ffd1 	bl	8026800 <HAL_I2C_Init>
 802085e:	4603      	mov	r3, r0
 8020860:	2b00      	cmp	r3, #0
 8020862:	d001      	beq.n	8020868 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8020864:	f000 fb0c 	bl	8020e80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8020868:	2100      	movs	r1, #0
 802086a:	4809      	ldr	r0, [pc, #36]	; (8020890 <MX_I2C3_Init+0x74>)
 802086c:	f006 f90c 	bl	8026a88 <HAL_I2CEx_ConfigAnalogFilter>
 8020870:	4603      	mov	r3, r0
 8020872:	2b00      	cmp	r3, #0
 8020874:	d001      	beq.n	802087a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8020876:	f000 fb03 	bl	8020e80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 802087a:	2100      	movs	r1, #0
 802087c:	4804      	ldr	r0, [pc, #16]	; (8020890 <MX_I2C3_Init+0x74>)
 802087e:	f006 f93f 	bl	8026b00 <HAL_I2CEx_ConfigDigitalFilter>
 8020882:	4603      	mov	r3, r0
 8020884:	2b00      	cmp	r3, #0
 8020886:	d001      	beq.n	802088c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8020888:	f000 fafa 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 802088c:	bf00      	nop
 802088e:	bd80      	pop	{r7, pc}
 8020890:	20000148 	.word	0x20000148
 8020894:	40005c00 	.word	0x40005c00
 8020898:	000186a0 	.word	0x000186a0

0802089c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 802089c:	b580      	push	{r7, lr}
 802089e:	b08e      	sub	sp, #56	; 0x38
 80208a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80208a2:	1d3b      	adds	r3, r7, #4
 80208a4:	2234      	movs	r2, #52	; 0x34
 80208a6:	2100      	movs	r1, #0
 80208a8:	4618      	mov	r0, r3
 80208aa:	f00d fba3 	bl	802dff4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80208ae:	4b39      	ldr	r3, [pc, #228]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208b0:	4a39      	ldr	r2, [pc, #228]	; (8020998 <MX_LTDC_Init+0xfc>)
 80208b2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80208b4:	4b37      	ldr	r3, [pc, #220]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208b6:	2200      	movs	r2, #0
 80208b8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80208ba:	4b36      	ldr	r3, [pc, #216]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208bc:	2200      	movs	r2, #0
 80208be:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80208c0:	4b34      	ldr	r3, [pc, #208]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208c2:	2200      	movs	r2, #0
 80208c4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80208c6:	4b33      	ldr	r3, [pc, #204]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208c8:	2200      	movs	r2, #0
 80208ca:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80208cc:	4b31      	ldr	r3, [pc, #196]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208ce:	2209      	movs	r2, #9
 80208d0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80208d2:	4b30      	ldr	r3, [pc, #192]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208d4:	2201      	movs	r2, #1
 80208d6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80208d8:	4b2e      	ldr	r3, [pc, #184]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208da:	221d      	movs	r2, #29
 80208dc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80208de:	4b2d      	ldr	r3, [pc, #180]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208e0:	2203      	movs	r2, #3
 80208e2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80208e4:	4b2b      	ldr	r3, [pc, #172]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208e6:	f240 120d 	movw	r2, #269	; 0x10d
 80208ea:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80208ec:	4b29      	ldr	r3, [pc, #164]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208ee:	f240 1243 	movw	r2, #323	; 0x143
 80208f2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80208f4:	4b27      	ldr	r3, [pc, #156]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208f6:	f240 1217 	movw	r2, #279	; 0x117
 80208fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80208fc:	4b25      	ldr	r3, [pc, #148]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208fe:	f240 1247 	movw	r2, #327	; 0x147
 8020902:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8020904:	4b23      	ldr	r3, [pc, #140]	; (8020994 <MX_LTDC_Init+0xf8>)
 8020906:	2200      	movs	r2, #0
 8020908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 802090c:	4b21      	ldr	r3, [pc, #132]	; (8020994 <MX_LTDC_Init+0xf8>)
 802090e:	2200      	movs	r2, #0
 8020910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8020914:	4b1f      	ldr	r3, [pc, #124]	; (8020994 <MX_LTDC_Init+0xf8>)
 8020916:	2200      	movs	r2, #0
 8020918:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 802091c:	481d      	ldr	r0, [pc, #116]	; (8020994 <MX_LTDC_Init+0xf8>)
 802091e:	f006 f92f 	bl	8026b80 <HAL_LTDC_Init>
 8020922:	4603      	mov	r3, r0
 8020924:	2b00      	cmp	r3, #0
 8020926:	d001      	beq.n	802092c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8020928:	f000 faaa 	bl	8020e80 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 802092c:	2300      	movs	r3, #0
 802092e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8020930:	23f0      	movs	r3, #240	; 0xf0
 8020932:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8020934:	2300      	movs	r3, #0
 8020936:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8020938:	f44f 73a0 	mov.w	r3, #320	; 0x140
 802093c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 802093e:	2302      	movs	r3, #2
 8020940:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8020942:	23ff      	movs	r3, #255	; 0xff
 8020944:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8020946:	2300      	movs	r3, #0
 8020948:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 802094a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 802094e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8020950:	2307      	movs	r3, #7
 8020952:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8020954:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8020958:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 802095a:	23f0      	movs	r3, #240	; 0xf0
 802095c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 802095e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8020962:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8020964:	2300      	movs	r3, #0
 8020966:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 802096a:	2300      	movs	r3, #0
 802096c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8020970:	2300      	movs	r3, #0
 8020972:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8020976:	1d3b      	adds	r3, r7, #4
 8020978:	2200      	movs	r2, #0
 802097a:	4619      	mov	r1, r3
 802097c:	4805      	ldr	r0, [pc, #20]	; (8020994 <MX_LTDC_Init+0xf8>)
 802097e:	f006 fa91 	bl	8026ea4 <HAL_LTDC_ConfigLayer>
 8020982:	4603      	mov	r3, r0
 8020984:	2b00      	cmp	r3, #0
 8020986:	d001      	beq.n	802098c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8020988:	f000 fa7a 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 802098c:	bf00      	nop
 802098e:	3738      	adds	r7, #56	; 0x38
 8020990:	46bd      	mov	sp, r7
 8020992:	bd80      	pop	{r7, pc}
 8020994:	2000019c 	.word	0x2000019c
 8020998:	40016800 	.word	0x40016800

0802099c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 802099c:	b580      	push	{r7, lr}
 802099e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80209a0:	4b17      	ldr	r3, [pc, #92]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209a2:	4a18      	ldr	r2, [pc, #96]	; (8020a04 <MX_SPI5_Init+0x68>)
 80209a4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80209a6:	4b16      	ldr	r3, [pc, #88]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80209ac:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80209ae:	4b14      	ldr	r3, [pc, #80]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209b0:	2200      	movs	r2, #0
 80209b2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80209b4:	4b12      	ldr	r3, [pc, #72]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209b6:	2200      	movs	r2, #0
 80209b8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80209ba:	4b11      	ldr	r3, [pc, #68]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209bc:	2200      	movs	r2, #0
 80209be:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80209c0:	4b0f      	ldr	r3, [pc, #60]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209c2:	2200      	movs	r2, #0
 80209c4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80209c6:	4b0e      	ldr	r3, [pc, #56]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80209cc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80209ce:	4b0c      	ldr	r3, [pc, #48]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209d0:	2218      	movs	r2, #24
 80209d2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80209d4:	4b0a      	ldr	r3, [pc, #40]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209d6:	2200      	movs	r2, #0
 80209d8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80209da:	4b09      	ldr	r3, [pc, #36]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209dc:	2200      	movs	r2, #0
 80209de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80209e0:	4b07      	ldr	r3, [pc, #28]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209e2:	2200      	movs	r2, #0
 80209e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80209e6:	4b06      	ldr	r3, [pc, #24]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209e8:	220a      	movs	r2, #10
 80209ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80209ec:	4804      	ldr	r0, [pc, #16]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209ee:	f007 fbf2 	bl	80281d6 <HAL_SPI_Init>
 80209f2:	4603      	mov	r3, r0
 80209f4:	2b00      	cmp	r3, #0
 80209f6:	d001      	beq.n	80209fc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80209f8:	f000 fa42 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80209fc:	bf00      	nop
 80209fe:	bd80      	pop	{r7, pc}
 8020a00:	20000244 	.word	0x20000244
 8020a04:	40015000 	.word	0x40015000

08020a08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8020a08:	b580      	push	{r7, lr}
 8020a0a:	b086      	sub	sp, #24
 8020a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8020a0e:	f107 0308 	add.w	r3, r7, #8
 8020a12:	2200      	movs	r2, #0
 8020a14:	601a      	str	r2, [r3, #0]
 8020a16:	605a      	str	r2, [r3, #4]
 8020a18:	609a      	str	r2, [r3, #8]
 8020a1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8020a1c:	463b      	mov	r3, r7
 8020a1e:	2200      	movs	r2, #0
 8020a20:	601a      	str	r2, [r3, #0]
 8020a22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8020a24:	4b1e      	ldr	r3, [pc, #120]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a26:	4a1f      	ldr	r2, [pc, #124]	; (8020aa4 <MX_TIM1_Init+0x9c>)
 8020a28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8020a2a:	4b1d      	ldr	r3, [pc, #116]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a2c:	2200      	movs	r2, #0
 8020a2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8020a30:	4b1b      	ldr	r3, [pc, #108]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a32:	2200      	movs	r2, #0
 8020a34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8020a36:	4b1a      	ldr	r3, [pc, #104]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020a3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8020a3e:	4b18      	ldr	r3, [pc, #96]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a40:	2200      	movs	r2, #0
 8020a42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8020a44:	4b16      	ldr	r3, [pc, #88]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a46:	2200      	movs	r2, #0
 8020a48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8020a4a:	4b15      	ldr	r3, [pc, #84]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a4c:	2200      	movs	r2, #0
 8020a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8020a50:	4813      	ldr	r0, [pc, #76]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a52:	f008 f99f 	bl	8028d94 <HAL_TIM_Base_Init>
 8020a56:	4603      	mov	r3, r0
 8020a58:	2b00      	cmp	r3, #0
 8020a5a:	d001      	beq.n	8020a60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8020a5c:	f000 fa10 	bl	8020e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8020a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8020a64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8020a66:	f107 0308 	add.w	r3, r7, #8
 8020a6a:	4619      	mov	r1, r3
 8020a6c:	480c      	ldr	r0, [pc, #48]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a6e:	f008 fb59 	bl	8029124 <HAL_TIM_ConfigClockSource>
 8020a72:	4603      	mov	r3, r0
 8020a74:	2b00      	cmp	r3, #0
 8020a76:	d001      	beq.n	8020a7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8020a78:	f000 fa02 	bl	8020e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8020a7c:	2300      	movs	r3, #0
 8020a7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8020a80:	2300      	movs	r3, #0
 8020a82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8020a84:	463b      	mov	r3, r7
 8020a86:	4619      	mov	r1, r3
 8020a88:	4805      	ldr	r0, [pc, #20]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a8a:	f008 fd75 	bl	8029578 <HAL_TIMEx_MasterConfigSynchronization>
 8020a8e:	4603      	mov	r3, r0
 8020a90:	2b00      	cmp	r3, #0
 8020a92:	d001      	beq.n	8020a98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8020a94:	f000 f9f4 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8020a98:	bf00      	nop
 8020a9a:	3718      	adds	r7, #24
 8020a9c:	46bd      	mov	sp, r7
 8020a9e:	bd80      	pop	{r7, pc}
 8020aa0:	2000029c 	.word	0x2000029c
 8020aa4:	40010000 	.word	0x40010000

08020aa8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8020aa8:	b580      	push	{r7, lr}
 8020aaa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8020aac:	4b11      	ldr	r3, [pc, #68]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020aae:	4a12      	ldr	r2, [pc, #72]	; (8020af8 <MX_UART5_Init+0x50>)
 8020ab0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8020ab2:	4b10      	ldr	r3, [pc, #64]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ab4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8020ab8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8020aba:	4b0e      	ldr	r3, [pc, #56]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020abc:	2200      	movs	r2, #0
 8020abe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8020ac0:	4b0c      	ldr	r3, [pc, #48]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ac2:	2200      	movs	r2, #0
 8020ac4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8020ac6:	4b0b      	ldr	r3, [pc, #44]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ac8:	2200      	movs	r2, #0
 8020aca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8020acc:	4b09      	ldr	r3, [pc, #36]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ace:	220c      	movs	r2, #12
 8020ad0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020ad2:	4b08      	ldr	r3, [pc, #32]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ad4:	2200      	movs	r2, #0
 8020ad6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8020ad8:	4b06      	ldr	r3, [pc, #24]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ada:	2200      	movs	r2, #0
 8020adc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8020ade:	4805      	ldr	r0, [pc, #20]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ae0:	f008 fdda 	bl	8029698 <HAL_UART_Init>
 8020ae4:	4603      	mov	r3, r0
 8020ae6:	2b00      	cmp	r3, #0
 8020ae8:	d001      	beq.n	8020aee <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8020aea:	f000 f9c9 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8020aee:	bf00      	nop
 8020af0:	bd80      	pop	{r7, pc}
 8020af2:	bf00      	nop
 8020af4:	200002e4 	.word	0x200002e4
 8020af8:	40005000 	.word	0x40005000

08020afc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8020afc:	b580      	push	{r7, lr}
 8020afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8020b00:	4b11      	ldr	r3, [pc, #68]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b02:	4a12      	ldr	r2, [pc, #72]	; (8020b4c <MX_USART1_UART_Init+0x50>)
 8020b04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8020b06:	4b10      	ldr	r3, [pc, #64]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8020b0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8020b0e:	4b0e      	ldr	r3, [pc, #56]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b10:	2200      	movs	r2, #0
 8020b12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8020b14:	4b0c      	ldr	r3, [pc, #48]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b16:	2200      	movs	r2, #0
 8020b18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8020b1a:	4b0b      	ldr	r3, [pc, #44]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b1c:	2200      	movs	r2, #0
 8020b1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8020b20:	4b09      	ldr	r3, [pc, #36]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b22:	220c      	movs	r2, #12
 8020b24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020b26:	4b08      	ldr	r3, [pc, #32]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b28:	2200      	movs	r2, #0
 8020b2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8020b2c:	4b06      	ldr	r3, [pc, #24]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b2e:	2200      	movs	r2, #0
 8020b30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8020b32:	4805      	ldr	r0, [pc, #20]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b34:	f008 fdb0 	bl	8029698 <HAL_UART_Init>
 8020b38:	4603      	mov	r3, r0
 8020b3a:	2b00      	cmp	r3, #0
 8020b3c:	d001      	beq.n	8020b42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8020b3e:	f000 f99f 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8020b42:	bf00      	nop
 8020b44:	bd80      	pop	{r7, pc}
 8020b46:	bf00      	nop
 8020b48:	20000328 	.word	0x20000328
 8020b4c:	40011000 	.word	0x40011000

08020b50 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8020b50:	b580      	push	{r7, lr}
 8020b52:	b088      	sub	sp, #32
 8020b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8020b56:	1d3b      	adds	r3, r7, #4
 8020b58:	2200      	movs	r2, #0
 8020b5a:	601a      	str	r2, [r3, #0]
 8020b5c:	605a      	str	r2, [r3, #4]
 8020b5e:	609a      	str	r2, [r3, #8]
 8020b60:	60da      	str	r2, [r3, #12]
 8020b62:	611a      	str	r2, [r3, #16]
 8020b64:	615a      	str	r2, [r3, #20]
 8020b66:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8020b68:	4b1f      	ldr	r3, [pc, #124]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b6a:	4a20      	ldr	r2, [pc, #128]	; (8020bec <MX_FMC_Init+0x9c>)
 8020b6c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8020b6e:	4b1e      	ldr	r3, [pc, #120]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b70:	2201      	movs	r2, #1
 8020b72:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8020b74:	4b1c      	ldr	r3, [pc, #112]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b76:	2200      	movs	r2, #0
 8020b78:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8020b7a:	4b1b      	ldr	r3, [pc, #108]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b7c:	2204      	movs	r2, #4
 8020b7e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8020b80:	4b19      	ldr	r3, [pc, #100]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b82:	2210      	movs	r2, #16
 8020b84:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8020b86:	4b18      	ldr	r3, [pc, #96]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b88:	2240      	movs	r2, #64	; 0x40
 8020b8a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8020b8c:	4b16      	ldr	r3, [pc, #88]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b8e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8020b92:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8020b94:	4b14      	ldr	r3, [pc, #80]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b96:	2200      	movs	r2, #0
 8020b98:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8020b9a:	4b13      	ldr	r3, [pc, #76]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8020ba0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8020ba2:	4b11      	ldr	r3, [pc, #68]	; (8020be8 <MX_FMC_Init+0x98>)
 8020ba4:	2200      	movs	r2, #0
 8020ba6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8020ba8:	4b0f      	ldr	r3, [pc, #60]	; (8020be8 <MX_FMC_Init+0x98>)
 8020baa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8020bae:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8020bb0:	2302      	movs	r3, #2
 8020bb2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8020bb4:	2307      	movs	r3, #7
 8020bb6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8020bb8:	2304      	movs	r3, #4
 8020bba:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8020bbc:	2307      	movs	r3, #7
 8020bbe:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8020bc0:	2303      	movs	r3, #3
 8020bc2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8020bc4:	2302      	movs	r3, #2
 8020bc6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8020bc8:	2302      	movs	r3, #2
 8020bca:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8020bcc:	1d3b      	adds	r3, r7, #4
 8020bce:	4619      	mov	r1, r3
 8020bd0:	4805      	ldr	r0, [pc, #20]	; (8020be8 <MX_FMC_Init+0x98>)
 8020bd2:	f007 fa6f 	bl	80280b4 <HAL_SDRAM_Init>
 8020bd6:	4603      	mov	r3, r0
 8020bd8:	2b00      	cmp	r3, #0
 8020bda:	d001      	beq.n	8020be0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8020bdc:	f000 f950 	bl	8020e80 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8020be0:	bf00      	nop
 8020be2:	3720      	adds	r7, #32
 8020be4:	46bd      	mov	sp, r7
 8020be6:	bd80      	pop	{r7, pc}
 8020be8:	2000036c 	.word	0x2000036c
 8020bec:	a0000140 	.word	0xa0000140

08020bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8020bf0:	b580      	push	{r7, lr}
 8020bf2:	b08e      	sub	sp, #56	; 0x38
 8020bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8020bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020bfa:	2200      	movs	r2, #0
 8020bfc:	601a      	str	r2, [r3, #0]
 8020bfe:	605a      	str	r2, [r3, #4]
 8020c00:	609a      	str	r2, [r3, #8]
 8020c02:	60da      	str	r2, [r3, #12]
 8020c04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8020c06:	2300      	movs	r3, #0
 8020c08:	623b      	str	r3, [r7, #32]
 8020c0a:	4b85      	ldr	r3, [pc, #532]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c0e:	4a84      	ldr	r2, [pc, #528]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c10:	f043 0304 	orr.w	r3, r3, #4
 8020c14:	6313      	str	r3, [r2, #48]	; 0x30
 8020c16:	4b82      	ldr	r3, [pc, #520]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c1a:	f003 0304 	and.w	r3, r3, #4
 8020c1e:	623b      	str	r3, [r7, #32]
 8020c20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8020c22:	2300      	movs	r3, #0
 8020c24:	61fb      	str	r3, [r7, #28]
 8020c26:	4b7e      	ldr	r3, [pc, #504]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c2a:	4a7d      	ldr	r2, [pc, #500]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c2c:	f043 0320 	orr.w	r3, r3, #32
 8020c30:	6313      	str	r3, [r2, #48]	; 0x30
 8020c32:	4b7b      	ldr	r3, [pc, #492]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c36:	f003 0320 	and.w	r3, r3, #32
 8020c3a:	61fb      	str	r3, [r7, #28]
 8020c3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8020c3e:	2300      	movs	r3, #0
 8020c40:	61bb      	str	r3, [r7, #24]
 8020c42:	4b77      	ldr	r3, [pc, #476]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c46:	4a76      	ldr	r2, [pc, #472]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8020c4e:	4b74      	ldr	r3, [pc, #464]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020c56:	61bb      	str	r3, [r7, #24]
 8020c58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8020c5a:	2300      	movs	r3, #0
 8020c5c:	617b      	str	r3, [r7, #20]
 8020c5e:	4b70      	ldr	r3, [pc, #448]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c62:	4a6f      	ldr	r2, [pc, #444]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c64:	f043 0301 	orr.w	r3, r3, #1
 8020c68:	6313      	str	r3, [r2, #48]	; 0x30
 8020c6a:	4b6d      	ldr	r3, [pc, #436]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c6e:	f003 0301 	and.w	r3, r3, #1
 8020c72:	617b      	str	r3, [r7, #20]
 8020c74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8020c76:	2300      	movs	r3, #0
 8020c78:	613b      	str	r3, [r7, #16]
 8020c7a:	4b69      	ldr	r3, [pc, #420]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c7e:	4a68      	ldr	r2, [pc, #416]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c80:	f043 0302 	orr.w	r3, r3, #2
 8020c84:	6313      	str	r3, [r2, #48]	; 0x30
 8020c86:	4b66      	ldr	r3, [pc, #408]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c8a:	f003 0302 	and.w	r3, r3, #2
 8020c8e:	613b      	str	r3, [r7, #16]
 8020c90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8020c92:	2300      	movs	r3, #0
 8020c94:	60fb      	str	r3, [r7, #12]
 8020c96:	4b62      	ldr	r3, [pc, #392]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c9a:	4a61      	ldr	r2, [pc, #388]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8020ca2:	4b5f      	ldr	r3, [pc, #380]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020caa:	60fb      	str	r3, [r7, #12]
 8020cac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8020cae:	2300      	movs	r3, #0
 8020cb0:	60bb      	str	r3, [r7, #8]
 8020cb2:	4b5b      	ldr	r3, [pc, #364]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cb6:	4a5a      	ldr	r2, [pc, #360]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cb8:	f043 0310 	orr.w	r3, r3, #16
 8020cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8020cbe:	4b58      	ldr	r3, [pc, #352]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cc2:	f003 0310 	and.w	r3, r3, #16
 8020cc6:	60bb      	str	r3, [r7, #8]
 8020cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8020cca:	2300      	movs	r3, #0
 8020ccc:	607b      	str	r3, [r7, #4]
 8020cce:	4b54      	ldr	r3, [pc, #336]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cd2:	4a53      	ldr	r2, [pc, #332]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cd4:	f043 0308 	orr.w	r3, r3, #8
 8020cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8020cda:	4b51      	ldr	r3, [pc, #324]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cde:	f003 0308 	and.w	r3, r3, #8
 8020ce2:	607b      	str	r3, [r7, #4]
 8020ce4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8020ce6:	2200      	movs	r2, #0
 8020ce8:	2116      	movs	r1, #22
 8020cea:	484e      	ldr	r0, [pc, #312]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020cec:	f004 f94c 	bl	8024f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8020cf0:	2200      	movs	r2, #0
 8020cf2:	2180      	movs	r1, #128	; 0x80
 8020cf4:	484c      	ldr	r0, [pc, #304]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020cf6:	f004 f947 	bl	8024f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8020cfa:	2200      	movs	r2, #0
 8020cfc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8020d00:	484a      	ldr	r0, [pc, #296]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020d02:	f004 f941 	bl	8024f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8020d06:	2200      	movs	r2, #0
 8020d08:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8020d0c:	4848      	ldr	r0, [pc, #288]	; (8020e30 <MX_GPIO_Init+0x240>)
 8020d0e:	f004 f93b 	bl	8024f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8020d12:	2316      	movs	r3, #22
 8020d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020d16:	2301      	movs	r3, #1
 8020d18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d1a:	2300      	movs	r3, #0
 8020d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020d1e:	2300      	movs	r3, #0
 8020d20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8020d22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d26:	4619      	mov	r1, r3
 8020d28:	483e      	ldr	r0, [pc, #248]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020d2a:	f003 fe75 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8020d2e:	2301      	movs	r3, #1
 8020d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8020d32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8020d36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d38:	2300      	movs	r3, #0
 8020d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8020d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d40:	4619      	mov	r1, r3
 8020d42:	4839      	ldr	r0, [pc, #228]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d44:	f003 fe68 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8020d48:	f248 0306 	movw	r3, #32774	; 0x8006
 8020d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8020d4e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8020d52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d54:	2300      	movs	r3, #0
 8020d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8020d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d5c:	4619      	mov	r1, r3
 8020d5e:	4832      	ldr	r0, [pc, #200]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d60:	f003 fe5a 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8020d64:	2380      	movs	r3, #128	; 0x80
 8020d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020d68:	2301      	movs	r3, #1
 8020d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d6c:	2300      	movs	r3, #0
 8020d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020d70:	2300      	movs	r3, #0
 8020d72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8020d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d78:	4619      	mov	r1, r3
 8020d7a:	482b      	ldr	r0, [pc, #172]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d7c:	f003 fe4c 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8020d80:	2320      	movs	r3, #32
 8020d82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8020d84:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8020d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d8a:	2300      	movs	r3, #0
 8020d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8020d8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d92:	4619      	mov	r1, r3
 8020d94:	4823      	ldr	r0, [pc, #140]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020d96:	f003 fe3f 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8020d9a:	2304      	movs	r3, #4
 8020d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8020d9e:	2300      	movs	r3, #0
 8020da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020da2:	2300      	movs	r3, #0
 8020da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8020da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020daa:	4619      	mov	r1, r3
 8020dac:	4821      	ldr	r0, [pc, #132]	; (8020e34 <MX_GPIO_Init+0x244>)
 8020dae:	f003 fe33 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8020db2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8020db6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8020db8:	2300      	movs	r3, #0
 8020dba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020dbc:	2300      	movs	r3, #0
 8020dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8020dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020dc4:	4619      	mov	r1, r3
 8020dc6:	4819      	ldr	r0, [pc, #100]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020dc8:	f003 fe26 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8020dcc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8020dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020dd2:	2301      	movs	r3, #1
 8020dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020dd6:	2300      	movs	r3, #0
 8020dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020dda:	2300      	movs	r3, #0
 8020ddc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8020dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020de2:	4619      	mov	r1, r3
 8020de4:	4811      	ldr	r0, [pc, #68]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020de6:	f003 fe17 	bl	8024a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8020dea:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8020dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020df0:	2301      	movs	r3, #1
 8020df2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020df4:	2300      	movs	r3, #0
 8020df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020df8:	2300      	movs	r3, #0
 8020dfa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8020dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020e00:	4619      	mov	r1, r3
 8020e02:	480b      	ldr	r0, [pc, #44]	; (8020e30 <MX_GPIO_Init+0x240>)
 8020e04:	f003 fe08 	bl	8024a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8020e08:	2200      	movs	r2, #0
 8020e0a:	2100      	movs	r1, #0
 8020e0c:	2006      	movs	r0, #6
 8020e0e:	f002 fcc6 	bl	802379e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8020e12:	2006      	movs	r0, #6
 8020e14:	f002 fcdf 	bl	80237d6 <HAL_NVIC_EnableIRQ>

}
 8020e18:	bf00      	nop
 8020e1a:	3738      	adds	r7, #56	; 0x38
 8020e1c:	46bd      	mov	sp, r7
 8020e1e:	bd80      	pop	{r7, pc}
 8020e20:	40023800 	.word	0x40023800
 8020e24:	40020800 	.word	0x40020800
 8020e28:	40020000 	.word	0x40020000
 8020e2c:	40020c00 	.word	0x40020c00
 8020e30:	40021800 	.word	0x40021800
 8020e34:	40020400 	.word	0x40020400

08020e38 <__io_putchar>:
int __io_putchar(int ch)

#else
int fputc(int ch, FILE *f)
#endif
{
 8020e38:	b580      	push	{r7, lr}
 8020e3a:	b082      	sub	sp, #8
 8020e3c:	af00      	add	r7, sp, #0
 8020e3e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8020e40:	1d39      	adds	r1, r7, #4
 8020e42:	f04f 33ff 	mov.w	r3, #4294967295
 8020e46:	2201      	movs	r2, #1
 8020e48:	4803      	ldr	r0, [pc, #12]	; (8020e58 <__io_putchar+0x20>)
 8020e4a:	f008 fc72 	bl	8029732 <HAL_UART_Transmit>
	return ch;
 8020e4e:	687b      	ldr	r3, [r7, #4]
}
 8020e50:	4618      	mov	r0, r3
 8020e52:	3708      	adds	r7, #8
 8020e54:	46bd      	mov	sp, r7
 8020e56:	bd80      	pop	{r7, pc}
 8020e58:	20000328 	.word	0x20000328

08020e5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8020e5c:	b580      	push	{r7, lr}
 8020e5e:	b082      	sub	sp, #8
 8020e60:	af00      	add	r7, sp, #0
 8020e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	681b      	ldr	r3, [r3, #0]
 8020e68:	4a04      	ldr	r2, [pc, #16]	; (8020e7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8020e6a:	4293      	cmp	r3, r2
 8020e6c:	d101      	bne.n	8020e72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8020e6e:	f002 fb83 	bl	8023578 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8020e72:	bf00      	nop
 8020e74:	3708      	adds	r7, #8
 8020e76:	46bd      	mov	sp, r7
 8020e78:	bd80      	pop	{r7, pc}
 8020e7a:	bf00      	nop
 8020e7c:	40001000 	.word	0x40001000

08020e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020e80:	b480      	push	{r7}
 8020e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8020e84:	b672      	cpsid	i
}
 8020e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020e88:	e7fe      	b.n	8020e88 <Error_Handler+0x8>
	...

08020e8c <serial_app>:
static HAL_StatusTypeDef write_cfg_to_flash( OTA_GNRL_CFG_ *cfg );
void ser_ota_requsted();
uint32_t ser_calcCRC(uint8_t * pData, uint32_t DataLength);


void serial_app(){
 8020e8c:	b580      	push	{r7, lr}
 8020e8e:	b082      	sub	sp, #8
 8020e90:	af00      	add	r7, sp, #0
	do{
		// no Byte received or chunk reception in progress
		if( (hchunk.chunk_ready == CUN_EMPTY) ||
 8020e92:	4b23      	ldr	r3, [pc, #140]	; (8020f20 <serial_app+0x94>)
 8020e94:	785b      	ldrb	r3, [r3, #1]
 8020e96:	2b00      	cmp	r3, #0
 8020e98:	d03d      	beq.n	8020f16 <serial_app+0x8a>
			(hchunk.chunk_ready == CUN_BUSY)){
 8020e9a:	4b21      	ldr	r3, [pc, #132]	; (8020f20 <serial_app+0x94>)
 8020e9c:	785b      	ldrb	r3, [r3, #1]
		if( (hchunk.chunk_ready == CUN_EMPTY) ||
 8020e9e:	2b02      	cmp	r3, #2
 8020ea0:	d039      	beq.n	8020f16 <serial_app+0x8a>
			break;
		}

		SER_EX_ ret = SER_EX_OK;
 8020ea2:	2300      	movs	r3, #0
 8020ea4:	71fb      	strb	r3, [r7, #7]

		// An Error occur in during receive chunk
		if(hchunk.chunk_ready == CUN_ERROR)
 8020ea6:	4b1e      	ldr	r3, [pc, #120]	; (8020f20 <serial_app+0x94>)
 8020ea8:	785b      	ldrb	r3, [r3, #1]
 8020eaa:	2b03      	cmp	r3, #3
 8020eac:	d105      	bne.n	8020eba <serial_app+0x2e>
		{
			printf("Receive Chunk Error\r\n");
 8020eae:	481d      	ldr	r0, [pc, #116]	; (8020f24 <serial_app+0x98>)
 8020eb0:	f00d fa0e 	bl	802e2d0 <puts>
			ret = SER_EX_ERROR;
 8020eb4:	2301      	movs	r3, #1
 8020eb6:	71fb      	strb	r3, [r7, #7]
 8020eb8:	e00a      	b.n	8020ed0 <serial_app+0x44>
		}
		else
		{
			printf("Chunk Received!!!\r\n");
 8020eba:	481b      	ldr	r0, [pc, #108]	; (8020f28 <serial_app+0x9c>)
 8020ebc:	f00d fa08 	bl	802e2d0 <puts>
			ret = ser_proccess_data(Rx_Buffer, hchunk.data_len);
 8020ec0:	4b17      	ldr	r3, [pc, #92]	; (8020f20 <serial_app+0x94>)
 8020ec2:	889b      	ldrh	r3, [r3, #4]
 8020ec4:	4619      	mov	r1, r3
 8020ec6:	4819      	ldr	r0, [pc, #100]	; (8020f2c <serial_app+0xa0>)
 8020ec8:	f000 f960 	bl	802118c <ser_proccess_data>
 8020ecc:	4603      	mov	r3, r0
 8020ece:	71fb      	strb	r3, [r7, #7]
		}

		// Send ACK or NACK
		if( ret != SER_EX_OK){
 8020ed0:	79fb      	ldrb	r3, [r7, #7]
 8020ed2:	2b00      	cmp	r3, #0
 8020ed4:	d00a      	beq.n	8020eec <serial_app+0x60>
			ser_state = SER_STATE_START;
 8020ed6:	4b16      	ldr	r3, [pc, #88]	; (8020f30 <serial_app+0xa4>)
 8020ed8:	2200      	movs	r2, #0
 8020eda:	701a      	strb	r2, [r3, #0]
			printf("Sending NACK\r\n");
 8020edc:	4815      	ldr	r0, [pc, #84]	; (8020f34 <serial_app+0xa8>)
 8020ede:	f00d f9f7 	bl	802e2d0 <puts>
			ser_send_resp(&huart5, SER_NACK);
 8020ee2:	2101      	movs	r1, #1
 8020ee4:	4814      	ldr	r0, [pc, #80]	; (8020f38 <serial_app+0xac>)
 8020ee6:	f000 fa91 	bl	802140c <ser_send_resp>
 8020eea:	e003      	b.n	8020ef4 <serial_app+0x68>
		}
		else
		{
			ser_send_resp(&huart5, SER_ACK);
 8020eec:	2100      	movs	r1, #0
 8020eee:	4812      	ldr	r0, [pc, #72]	; (8020f38 <serial_app+0xac>)
 8020ef0:	f000 fa8c 	bl	802140c <ser_send_resp>
		}

		/* check ota request */
		if(ota_data.ota_available & ota_data.ota_download & ota_data.ota_valid)
 8020ef4:	4b11      	ldr	r3, [pc, #68]	; (8020f3c <serial_app+0xb0>)
 8020ef6:	781a      	ldrb	r2, [r3, #0]
 8020ef8:	4b10      	ldr	r3, [pc, #64]	; (8020f3c <serial_app+0xb0>)
 8020efa:	785b      	ldrb	r3, [r3, #1]
 8020efc:	4013      	ands	r3, r2
 8020efe:	b2da      	uxtb	r2, r3
 8020f00:	4b0e      	ldr	r3, [pc, #56]	; (8020f3c <serial_app+0xb0>)
 8020f02:	7a1b      	ldrb	r3, [r3, #8]
 8020f04:	4013      	ands	r3, r2
 8020f06:	b2db      	uxtb	r3, r3
 8020f08:	2b00      	cmp	r3, #0
 8020f0a:	d001      	beq.n	8020f10 <serial_app+0x84>
		{
			ser_ota_requsted();
 8020f0c:	f000 faaa 	bl	8021464 <ser_ota_requsted>
		}

		hchunk.chunk_ready = CUN_EMPTY;
 8020f10:	4b03      	ldr	r3, [pc, #12]	; (8020f20 <serial_app+0x94>)
 8020f12:	2200      	movs	r2, #0
 8020f14:	705a      	strb	r2, [r3, #1]
	}while(false);
}
 8020f16:	bf00      	nop
 8020f18:	3708      	adds	r7, #8
 8020f1a:	46bd      	mov	sp, r7
 8020f1c:	bd80      	pop	{r7, pc}
 8020f1e:	bf00      	nop
 8020f20:	20000828 	.word	0x20000828
 8020f24:	0802f428 	.word	0x0802f428
 8020f28:	0802f440 	.word	0x0802f440
 8020f2c:	2000041c 	.word	0x2000041c
 8020f30:	20000419 	.word	0x20000419
 8020f34:	0802f454 	.word	0x0802f454
 8020f38:	200002e4 	.word	0x200002e4
 8020f3c:	20000408 	.word	0x20000408

08020f40 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8020f40:	b580      	push	{r7, lr}
 8020f42:	b082      	sub	sp, #8
 8020f44:	af00      	add	r7, sp, #0
 8020f46:	6078      	str	r0, [r7, #4]
	// check serial interruption
	if(huart==&huart5){
 8020f48:	687b      	ldr	r3, [r7, #4]
 8020f4a:	4a0f      	ldr	r2, [pc, #60]	; (8020f88 <HAL_UART_RxCpltCallback+0x48>)
 8020f4c:	4293      	cmp	r3, r2
 8020f4e:	d116      	bne.n	8020f7e <HAL_UART_RxCpltCallback+0x3e>
		if((hchunk.chunk_ready == CUN_EMPTY) || (hchunk.chunk_ready == CUN_BUSY))
 8020f50:	4b0e      	ldr	r3, [pc, #56]	; (8020f8c <HAL_UART_RxCpltCallback+0x4c>)
 8020f52:	785b      	ldrb	r3, [r3, #1]
 8020f54:	2b00      	cmp	r3, #0
 8020f56:	d003      	beq.n	8020f60 <HAL_UART_RxCpltCallback+0x20>
 8020f58:	4b0c      	ldr	r3, [pc, #48]	; (8020f8c <HAL_UART_RxCpltCallback+0x4c>)
 8020f5a:	785b      	ldrb	r3, [r3, #1]
 8020f5c:	2b02      	cmp	r3, #2
 8020f5e:	d104      	bne.n	8020f6a <HAL_UART_RxCpltCallback+0x2a>
		{
			ser_receive_chunk(Rx_Byte[0]);
 8020f60:	4b0b      	ldr	r3, [pc, #44]	; (8020f90 <HAL_UART_RxCpltCallback+0x50>)
 8020f62:	781b      	ldrb	r3, [r3, #0]
 8020f64:	4618      	mov	r0, r3
 8020f66:	f000 f815 	bl	8020f94 <ser_receive_chunk>
		}
		memset(Rx_Byte, 0, sizeof(Rx_Byte));
 8020f6a:	2202      	movs	r2, #2
 8020f6c:	2100      	movs	r1, #0
 8020f6e:	4808      	ldr	r0, [pc, #32]	; (8020f90 <HAL_UART_RxCpltCallback+0x50>)
 8020f70:	f00d f840 	bl	802dff4 <memset>
		HAL_UART_Receive_IT(&huart5, Rx_Byte, 1);
 8020f74:	2201      	movs	r2, #1
 8020f76:	4906      	ldr	r1, [pc, #24]	; (8020f90 <HAL_UART_RxCpltCallback+0x50>)
 8020f78:	4803      	ldr	r0, [pc, #12]	; (8020f88 <HAL_UART_RxCpltCallback+0x48>)
 8020f7a:	f008 fc6c 	bl	8029856 <HAL_UART_Receive_IT>
	}
}
 8020f7e:	bf00      	nop
 8020f80:	3708      	adds	r7, #8
 8020f82:	46bd      	mov	sp, r7
 8020f84:	bd80      	pop	{r7, pc}
 8020f86:	bf00      	nop
 8020f88:	200002e4 	.word	0x200002e4
 8020f8c:	20000828 	.word	0x20000828
 8020f90:	20000404 	.word	0x20000404

08020f94 <ser_receive_chunk>:

static void ser_receive_chunk(uint8_t rx_byte)
{
 8020f94:	b580      	push	{r7, lr}
 8020f96:	b084      	sub	sp, #16
 8020f98:	af00      	add	r7, sp, #0
 8020f9a:	4603      	mov	r3, r0
 8020f9c:	71fb      	strb	r3, [r7, #7]
	uint32_t	cal_data_crc = 0u;
 8020f9e:	2300      	movs	r3, #0
 8020fa0:	60fb      	str	r3, [r7, #12]

	switch(hchunk.chunk_state){
 8020fa2:	4b75      	ldr	r3, [pc, #468]	; (8021178 <ser_receive_chunk+0x1e4>)
 8020fa4:	781b      	ldrb	r3, [r3, #0]
 8020fa6:	2b05      	cmp	r3, #5
 8020fa8:	f200 80e1 	bhi.w	802116e <ser_receive_chunk+0x1da>
 8020fac:	a201      	add	r2, pc, #4	; (adr r2, 8020fb4 <ser_receive_chunk+0x20>)
 8020fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020fb2:	bf00      	nop
 8020fb4:	08020fcd 	.word	0x08020fcd
 8020fb8:	08021019 	.word	0x08021019
 8020fbc:	0802105f 	.word	0x0802105f
 8020fc0:	0802109d 	.word	0x0802109d
 8020fc4:	080210c7 	.word	0x080210c7
 8020fc8:	08021103 	.word	0x08021103

		// receive SOF byte (1byte)
		case CUN_STATE_SOF:
		{
			/* initial variable again */
			memset(Rx_Buffer, 0, sizeof(Rx_Buffer));
 8020fcc:	f240 4209 	movw	r2, #1033	; 0x409
 8020fd0:	2100      	movs	r1, #0
 8020fd2:	486a      	ldr	r0, [pc, #424]	; (802117c <ser_receive_chunk+0x1e8>)
 8020fd4:	f00d f80e 	bl	802dff4 <memset>
			hchunk.index 		 = 0u;
 8020fd8:	4b67      	ldr	r3, [pc, #412]	; (8021178 <ser_receive_chunk+0x1e4>)
 8020fda:	2200      	movs	r2, #0
 8020fdc:	805a      	strh	r2, [r3, #2]
			hchunk.data_len 	 = 0u;
 8020fde:	4b66      	ldr	r3, [pc, #408]	; (8021178 <ser_receive_chunk+0x1e4>)
 8020fe0:	2200      	movs	r2, #0
 8020fe2:	809a      	strh	r2, [r3, #4]
			hchunk.rec_data_crc  = 0u;
 8020fe4:	4b64      	ldr	r3, [pc, #400]	; (8021178 <ser_receive_chunk+0x1e4>)
 8020fe6:	2200      	movs	r2, #0
 8020fe8:	80da      	strh	r2, [r3, #6]
 8020fea:	2200      	movs	r2, #0
 8020fec:	811a      	strh	r2, [r3, #8]


			if(rx_byte == SER_SOF)
 8020fee:	79fb      	ldrb	r3, [r7, #7]
 8020ff0:	2baa      	cmp	r3, #170	; 0xaa
 8020ff2:	f040 80b5 	bne.w	8021160 <ser_receive_chunk+0x1cc>
			{
				Rx_Buffer[hchunk.index++] = rx_byte;
 8020ff6:	4b60      	ldr	r3, [pc, #384]	; (8021178 <ser_receive_chunk+0x1e4>)
 8020ff8:	885b      	ldrh	r3, [r3, #2]
 8020ffa:	1c5a      	adds	r2, r3, #1
 8020ffc:	b291      	uxth	r1, r2
 8020ffe:	4a5e      	ldr	r2, [pc, #376]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021000:	8051      	strh	r1, [r2, #2]
 8021002:	4619      	mov	r1, r3
 8021004:	4a5d      	ldr	r2, [pc, #372]	; (802117c <ser_receive_chunk+0x1e8>)
 8021006:	79fb      	ldrb	r3, [r7, #7]
 8021008:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_state = CUN_STATE_PKT_TYPE;
 802100a:	4b5b      	ldr	r3, [pc, #364]	; (8021178 <ser_receive_chunk+0x1e4>)
 802100c:	2201      	movs	r2, #1
 802100e:	701a      	strb	r2, [r3, #0]
				hchunk.chunk_ready = CUN_BUSY;
 8021010:	4b59      	ldr	r3, [pc, #356]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021012:	2202      	movs	r2, #2
 8021014:	705a      	strb	r2, [r3, #1]
			}
		}
		break;
 8021016:	e0a3      	b.n	8021160 <ser_receive_chunk+0x1cc>

		// receive the packet type (1byte)
		case CUN_STATE_PKT_TYPE:
		{
			if( rx_byte == SER_SOF ){
 8021018:	79fb      	ldrb	r3, [r7, #7]
 802101a:	2baa      	cmp	r3, #170	; 0xaa
 802101c:	d111      	bne.n	8021042 <ser_receive_chunk+0xae>
				/* initial variable again */
				memset(Rx_Buffer, 0, sizeof(Rx_Buffer));
 802101e:	f240 4209 	movw	r2, #1033	; 0x409
 8021022:	2100      	movs	r1, #0
 8021024:	4855      	ldr	r0, [pc, #340]	; (802117c <ser_receive_chunk+0x1e8>)
 8021026:	f00c ffe5 	bl	802dff4 <memset>
				hchunk.index 		 = 0u;
 802102a:	4b53      	ldr	r3, [pc, #332]	; (8021178 <ser_receive_chunk+0x1e4>)
 802102c:	2200      	movs	r2, #0
 802102e:	805a      	strh	r2, [r3, #2]
				hchunk.data_len 	 = 0u;
 8021030:	4b51      	ldr	r3, [pc, #324]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021032:	2200      	movs	r2, #0
 8021034:	809a      	strh	r2, [r3, #4]
				hchunk.rec_data_crc  = 0u;
 8021036:	4b50      	ldr	r3, [pc, #320]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021038:	2200      	movs	r2, #0
 802103a:	80da      	strh	r2, [r3, #6]
 802103c:	2200      	movs	r2, #0
 802103e:	811a      	strh	r2, [r3, #8]
			{
				Rx_Buffer[hchunk.index++] = rx_byte;
				hchunk.chunk_state = CUN_STATE_LENGTH;
			}
		}
		break;
 8021040:	e095      	b.n	802116e <ser_receive_chunk+0x1da>
				Rx_Buffer[hchunk.index++] = rx_byte;
 8021042:	4b4d      	ldr	r3, [pc, #308]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021044:	885b      	ldrh	r3, [r3, #2]
 8021046:	1c5a      	adds	r2, r3, #1
 8021048:	b291      	uxth	r1, r2
 802104a:	4a4b      	ldr	r2, [pc, #300]	; (8021178 <ser_receive_chunk+0x1e4>)
 802104c:	8051      	strh	r1, [r2, #2]
 802104e:	4619      	mov	r1, r3
 8021050:	4a4a      	ldr	r2, [pc, #296]	; (802117c <ser_receive_chunk+0x1e8>)
 8021052:	79fb      	ldrb	r3, [r7, #7]
 8021054:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_state = CUN_STATE_LENGTH;
 8021056:	4b48      	ldr	r3, [pc, #288]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021058:	2202      	movs	r2, #2
 802105a:	701a      	strb	r2, [r3, #0]
		break;
 802105c:	e087      	b.n	802116e <ser_receive_chunk+0x1da>

		// Get the data length
		case CUN_STATE_LENGTH:
		{
			Rx_Buffer[hchunk.index++] = rx_byte;
 802105e:	4b46      	ldr	r3, [pc, #280]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021060:	885b      	ldrh	r3, [r3, #2]
 8021062:	1c5a      	adds	r2, r3, #1
 8021064:	b291      	uxth	r1, r2
 8021066:	4a44      	ldr	r2, [pc, #272]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021068:	8051      	strh	r1, [r2, #2]
 802106a:	4619      	mov	r1, r3
 802106c:	4a43      	ldr	r2, [pc, #268]	; (802117c <ser_receive_chunk+0x1e8>)
 802106e:	79fb      	ldrb	r3, [r7, #7]
 8021070:	5453      	strb	r3, [r2, r1]

			if( hchunk.index >=4 ){
 8021072:	4b41      	ldr	r3, [pc, #260]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021074:	885b      	ldrh	r3, [r3, #2]
 8021076:	2b03      	cmp	r3, #3
 8021078:	d974      	bls.n	8021164 <ser_receive_chunk+0x1d0>
				hchunk.data_len = *(uint16_t *) &Rx_Buffer[2];
 802107a:	4b41      	ldr	r3, [pc, #260]	; (8021180 <ser_receive_chunk+0x1ec>)
 802107c:	881a      	ldrh	r2, [r3, #0]
 802107e:	4b3e      	ldr	r3, [pc, #248]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021080:	809a      	strh	r2, [r3, #4]
				if(hchunk.data_len <= MAX_SERIAL_DATA_LENGTH){
 8021082:	4b3d      	ldr	r3, [pc, #244]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021084:	889b      	ldrh	r3, [r3, #4]
 8021086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802108a:	d803      	bhi.n	8021094 <ser_receive_chunk+0x100>
					hchunk.chunk_state = CUN_STATE_DATA;
 802108c:	4b3a      	ldr	r3, [pc, #232]	; (8021178 <ser_receive_chunk+0x1e4>)
 802108e:	2203      	movs	r2, #3
 8021090:	701a      	strb	r2, [r3, #0]
				else {
					hchunk.chunk_state = CUN_STATE_SOF;
				}
			}
		}
		break;
 8021092:	e067      	b.n	8021164 <ser_receive_chunk+0x1d0>
					hchunk.chunk_state = CUN_STATE_SOF;
 8021094:	4b38      	ldr	r3, [pc, #224]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021096:	2200      	movs	r2, #0
 8021098:	701a      	strb	r2, [r3, #0]
		break;
 802109a:	e063      	b.n	8021164 <ser_receive_chunk+0x1d0>

		// Receive data
		case CUN_STATE_DATA:
		{
			Rx_Buffer[hchunk.index++] = rx_byte;
 802109c:	4b36      	ldr	r3, [pc, #216]	; (8021178 <ser_receive_chunk+0x1e4>)
 802109e:	885b      	ldrh	r3, [r3, #2]
 80210a0:	1c5a      	adds	r2, r3, #1
 80210a2:	b291      	uxth	r1, r2
 80210a4:	4a34      	ldr	r2, [pc, #208]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210a6:	8051      	strh	r1, [r2, #2]
 80210a8:	4619      	mov	r1, r3
 80210aa:	4a34      	ldr	r2, [pc, #208]	; (802117c <ser_receive_chunk+0x1e8>)
 80210ac:	79fb      	ldrb	r3, [r7, #7]
 80210ae:	5453      	strb	r3, [r2, r1]
			if( hchunk.index >= 4+hchunk.data_len )
 80210b0:	4b31      	ldr	r3, [pc, #196]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210b2:	889b      	ldrh	r3, [r3, #4]
 80210b4:	3303      	adds	r3, #3
 80210b6:	4a30      	ldr	r2, [pc, #192]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210b8:	8852      	ldrh	r2, [r2, #2]
 80210ba:	4293      	cmp	r3, r2
 80210bc:	da54      	bge.n	8021168 <ser_receive_chunk+0x1d4>
			{
				hchunk.chunk_state = CUN_STATE_CRC;
 80210be:	4b2e      	ldr	r3, [pc, #184]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210c0:	2204      	movs	r2, #4
 80210c2:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 80210c4:	e050      	b.n	8021168 <ser_receive_chunk+0x1d4>

		// Get the CRC
		case CUN_STATE_CRC:
			Rx_Buffer[hchunk.index++] = rx_byte;
 80210c6:	4b2c      	ldr	r3, [pc, #176]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210c8:	885b      	ldrh	r3, [r3, #2]
 80210ca:	1c5a      	adds	r2, r3, #1
 80210cc:	b291      	uxth	r1, r2
 80210ce:	4a2a      	ldr	r2, [pc, #168]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210d0:	8051      	strh	r1, [r2, #2]
 80210d2:	4619      	mov	r1, r3
 80210d4:	4a29      	ldr	r2, [pc, #164]	; (802117c <ser_receive_chunk+0x1e8>)
 80210d6:	79fb      	ldrb	r3, [r7, #7]
 80210d8:	5453      	strb	r3, [r2, r1]
			if( hchunk.index >= 8+hchunk.data_len)
 80210da:	4b27      	ldr	r3, [pc, #156]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210dc:	889b      	ldrh	r3, [r3, #4]
 80210de:	3307      	adds	r3, #7
 80210e0:	4a25      	ldr	r2, [pc, #148]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210e2:	8852      	ldrh	r2, [r2, #2]
 80210e4:	4293      	cmp	r3, r2
 80210e6:	da41      	bge.n	802116c <ser_receive_chunk+0x1d8>
			{
				hchunk.rec_data_crc = *(uint32_t *) &Rx_Buffer[4+hchunk.data_len];
 80210e8:	4b23      	ldr	r3, [pc, #140]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210ea:	889b      	ldrh	r3, [r3, #4]
 80210ec:	3304      	adds	r3, #4
 80210ee:	4a23      	ldr	r2, [pc, #140]	; (802117c <ser_receive_chunk+0x1e8>)
 80210f0:	4413      	add	r3, r2
 80210f2:	681b      	ldr	r3, [r3, #0]
 80210f4:	4a20      	ldr	r2, [pc, #128]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210f6:	f8c2 3006 	str.w	r3, [r2, #6]
				hchunk.chunk_state = CUN_STATE_EOF;
 80210fa:	4b1f      	ldr	r3, [pc, #124]	; (8021178 <ser_receive_chunk+0x1e4>)
 80210fc:	2205      	movs	r2, #5
 80210fe:	701a      	strb	r2, [r3, #0]
			}
		break;
 8021100:	e034      	b.n	802116c <ser_receive_chunk+0x1d8>

		case CUN_STATE_EOF:
		{
			do
			{
				Rx_Buffer[hchunk.index] = rx_byte;
 8021102:	4b1d      	ldr	r3, [pc, #116]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021104:	885b      	ldrh	r3, [r3, #2]
 8021106:	4619      	mov	r1, r3
 8021108:	4a1c      	ldr	r2, [pc, #112]	; (802117c <ser_receive_chunk+0x1e8>)
 802110a:	79fb      	ldrb	r3, [r7, #7]
 802110c:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_ready = CUN_ERROR;
 802110e:	4b1a      	ldr	r3, [pc, #104]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021110:	2203      	movs	r2, #3
 8021112:	705a      	strb	r2, [r3, #1]
				hchunk.chunk_state = CUN_STATE_SOF;
 8021114:	4b18      	ldr	r3, [pc, #96]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021116:	2200      	movs	r2, #0
 8021118:	701a      	strb	r2, [r3, #0]

				if(Rx_Buffer[hchunk.index] != SER_EOF)
 802111a:	4b17      	ldr	r3, [pc, #92]	; (8021178 <ser_receive_chunk+0x1e4>)
 802111c:	885b      	ldrh	r3, [r3, #2]
 802111e:	461a      	mov	r2, r3
 8021120:	4b16      	ldr	r3, [pc, #88]	; (802117c <ser_receive_chunk+0x1e8>)
 8021122:	5c9b      	ldrb	r3, [r3, r2]
 8021124:	2bbb      	cmp	r3, #187	; 0xbb
 8021126:	d119      	bne.n	802115c <ser_receive_chunk+0x1c8>
				{
					break;
				}

				cal_data_crc = ser_calcCRC(&Rx_Buffer[4], hchunk.data_len);
 8021128:	4b13      	ldr	r3, [pc, #76]	; (8021178 <ser_receive_chunk+0x1e4>)
 802112a:	889b      	ldrh	r3, [r3, #4]
 802112c:	4619      	mov	r1, r3
 802112e:	4815      	ldr	r0, [pc, #84]	; (8021184 <ser_receive_chunk+0x1f0>)
 8021130:	f000 fa4c 	bl	80215cc <ser_calcCRC>
 8021134:	60f8      	str	r0, [r7, #12]
				if(cal_data_crc != hchunk.rec_data_crc)
 8021136:	4b10      	ldr	r3, [pc, #64]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021138:	f8d3 3006 	ldr.w	r3, [r3, #6]
 802113c:	68fa      	ldr	r2, [r7, #12]
 802113e:	429a      	cmp	r2, r3
 8021140:	d008      	beq.n	8021154 <ser_receive_chunk+0x1c0>
				{
					printf("CHUNK CRC MISMATCH!!! [Calc CRC = 0x%08lX] [Rec CRC = 0x%08lX]\r\n",
 8021142:	4b0d      	ldr	r3, [pc, #52]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021144:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8021148:	461a      	mov	r2, r3
 802114a:	68f9      	ldr	r1, [r7, #12]
 802114c:	480e      	ldr	r0, [pc, #56]	; (8021188 <ser_receive_chunk+0x1f4>)
 802114e:	f00d f839 	bl	802e1c4 <iprintf>
												                   cal_data_crc,
																   hchunk.rec_data_crc );
					break;
 8021152:	e004      	b.n	802115e <ser_receive_chunk+0x1ca>
				}

				hchunk.chunk_ready = CUN_READY;
 8021154:	4b08      	ldr	r3, [pc, #32]	; (8021178 <ser_receive_chunk+0x1e4>)
 8021156:	2201      	movs	r2, #1
 8021158:	705a      	strb	r2, [r3, #1]

			}while(false);
		}
		break;
 802115a:	e008      	b.n	802116e <ser_receive_chunk+0x1da>
					break;
 802115c:	bf00      	nop
		break;
 802115e:	e006      	b.n	802116e <ser_receive_chunk+0x1da>
		break;
 8021160:	bf00      	nop
 8021162:	e004      	b.n	802116e <ser_receive_chunk+0x1da>
		break;
 8021164:	bf00      	nop
 8021166:	e002      	b.n	802116e <ser_receive_chunk+0x1da>
		break;
 8021168:	bf00      	nop
 802116a:	e000      	b.n	802116e <ser_receive_chunk+0x1da>
		break;
 802116c:	bf00      	nop
	}
}
 802116e:	bf00      	nop
 8021170:	3710      	adds	r7, #16
 8021172:	46bd      	mov	sp, r7
 8021174:	bd80      	pop	{r7, pc}
 8021176:	bf00      	nop
 8021178:	20000828 	.word	0x20000828
 802117c:	2000041c 	.word	0x2000041c
 8021180:	2000041e 	.word	0x2000041e
 8021184:	20000420 	.word	0x20000420
 8021188:	0802f464 	.word	0x0802f464

0802118c <ser_proccess_data>:


static SER_EX_ ser_proccess_data( uint8_t *buf, uint16_t len)
{
 802118c:	b5b0      	push	{r4, r5, r7, lr}
 802118e:	b08a      	sub	sp, #40	; 0x28
 8021190:	af00      	add	r7, sp, #0
 8021192:	6078      	str	r0, [r7, #4]
 8021194:	460b      	mov	r3, r1
 8021196:	807b      	strh	r3, [r7, #2]
	SER_EX_ ret = SER_EX_ERROR;
 8021198:	2301      	movs	r3, #1
 802119a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		if( (buf==NULL) || (len == 0u) )
 802119e:	687b      	ldr	r3, [r7, #4]
 80211a0:	2b00      	cmp	r3, #0
 80211a2:	f000 810e 	beq.w	80213c2 <ser_proccess_data+0x236>
 80211a6:	887b      	ldrh	r3, [r7, #2]
 80211a8:	2b00      	cmp	r3, #0
 80211aa:	f000 810a 	beq.w	80213c2 <ser_proccess_data+0x236>
		{
			break;
		}

		// Check Serial Abort Command
		SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 80211ae:	687b      	ldr	r3, [r7, #4]
 80211b0:	623b      	str	r3, [r7, #32]
		if(cmd->packet_type == SER_PACKET_TYPE_CMD)
 80211b2:	6a3b      	ldr	r3, [r7, #32]
 80211b4:	785b      	ldrb	r3, [r3, #1]
 80211b6:	2b00      	cmp	r3, #0
 80211b8:	d107      	bne.n	80211ca <ser_proccess_data+0x3e>
		{
			if(cmd->cmd == SER_CMD_ABORT)
 80211ba:	6a3b      	ldr	r3, [r7, #32]
 80211bc:	791b      	ldrb	r3, [r3, #4]
 80211be:	2b02      	cmp	r3, #2
 80211c0:	d103      	bne.n	80211ca <ser_proccess_data+0x3e>
			{
				// Receive Serial Abort Command. stop process;
				ser_state = SER_STATE_START;
 80211c2:	4b87      	ldr	r3, [pc, #540]	; (80213e0 <ser_proccess_data+0x254>)
 80211c4:	2200      	movs	r2, #0
 80211c6:	701a      	strb	r2, [r3, #0]
				break;
 80211c8:	e104      	b.n	80213d4 <ser_proccess_data+0x248>
			}
		}

		switch(ser_state)
 80211ca:	4b85      	ldr	r3, [pc, #532]	; (80213e0 <ser_proccess_data+0x254>)
 80211cc:	781b      	ldrb	r3, [r3, #0]
 80211ce:	2b03      	cmp	r3, #3
 80211d0:	f200 80f3 	bhi.w	80213ba <ser_proccess_data+0x22e>
 80211d4:	a201      	add	r2, pc, #4	; (adr r2, 80211dc <ser_proccess_data+0x50>)
 80211d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80211da:	bf00      	nop
 80211dc:	080211ed 	.word	0x080211ed
 80211e0:	08021247 	.word	0x08021247
 80211e4:	080212a1 	.word	0x080212a1
 80211e8:	08021339 	.word	0x08021339
		{

			case SER_STATE_START:
			{

				data_info.data_crc 	= 0u;
 80211ec:	4b7d      	ldr	r3, [pc, #500]	; (80213e4 <ser_proccess_data+0x258>)
 80211ee:	2200      	movs	r2, #0
 80211f0:	70da      	strb	r2, [r3, #3]
 80211f2:	2200      	movs	r2, #0
 80211f4:	711a      	strb	r2, [r3, #4]
 80211f6:	2200      	movs	r2, #0
 80211f8:	715a      	strb	r2, [r3, #5]
 80211fa:	2200      	movs	r2, #0
 80211fc:	719a      	strb	r2, [r3, #6]
				data_info.data_size	= 0u;
 80211fe:	4b79      	ldr	r3, [pc, #484]	; (80213e4 <ser_proccess_data+0x258>)
 8021200:	2200      	movs	r2, #0
 8021202:	705a      	strb	r2, [r3, #1]
 8021204:	2200      	movs	r2, #0
 8021206:	709a      	strb	r2, [r3, #2]
				data_info.data_type	= 0u;
 8021208:	4b76      	ldr	r3, [pc, #472]	; (80213e4 <ser_proccess_data+0x258>)
 802120a:	2200      	movs	r2, #0
 802120c:	701a      	strb	r2, [r3, #0]
				data_received_size	= 0u;
 802120e:	4b76      	ldr	r3, [pc, #472]	; (80213e8 <ser_proccess_data+0x25c>)
 8021210:	2200      	movs	r2, #0
 8021212:	801a      	strh	r2, [r3, #0]
				data_calc_crc				= 0u;
 8021214:	4b75      	ldr	r3, [pc, #468]	; (80213ec <ser_proccess_data+0x260>)
 8021216:	2200      	movs	r2, #0
 8021218:	601a      	str	r2, [r3, #0]

				SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 802121a:	687b      	ldr	r3, [r7, #4]
 802121c:	60fb      	str	r3, [r7, #12]
				if( cmd->packet_type == SER_PACKET_TYPE_CMD )
 802121e:	68fb      	ldr	r3, [r7, #12]
 8021220:	785b      	ldrb	r3, [r3, #1]
 8021222:	2b00      	cmp	r3, #0
 8021224:	f040 80cf 	bne.w	80213c6 <ser_proccess_data+0x23a>
				{
					if( cmd->cmd == SER_CMD_START )
 8021228:	68fb      	ldr	r3, [r7, #12]
 802122a:	791b      	ldrb	r3, [r3, #4]
 802122c:	2b00      	cmp	r3, #0
 802122e:	f040 80ca 	bne.w	80213c6 <ser_proccess_data+0x23a>
					{
						printf("Received Serial Start Command \r\n");
 8021232:	486f      	ldr	r0, [pc, #444]	; (80213f0 <ser_proccess_data+0x264>)
 8021234:	f00d f84c 	bl	802e2d0 <puts>
						ser_state = SER_STATE_HEADER;
 8021238:	4b69      	ldr	r3, [pc, #420]	; (80213e0 <ser_proccess_data+0x254>)
 802123a:	2201      	movs	r2, #1
 802123c:	701a      	strb	r2, [r3, #0]
						ret = SER_EX_OK;
 802123e:	2300      	movs	r3, #0
 8021240:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					}
				}
			}
			break;
 8021244:	e0bf      	b.n	80213c6 <ser_proccess_data+0x23a>


			case SER_STATE_HEADER:
			{
				SER_HEADER_ *header = (SER_HEADER_ *)buf;
 8021246:	687b      	ldr	r3, [r7, #4]
 8021248:	613b      	str	r3, [r7, #16]

				if( header->packet_type == SER_PACKET_TYPE_HEADER )
 802124a:	693b      	ldr	r3, [r7, #16]
 802124c:	785b      	ldrb	r3, [r3, #1]
 802124e:	2b02      	cmp	r3, #2
 8021250:	f040 80bb 	bne.w	80213ca <ser_proccess_data+0x23e>
				{
					data_info.data_type = header->meta_data.data_type;
 8021254:	693b      	ldr	r3, [r7, #16]
 8021256:	791a      	ldrb	r2, [r3, #4]
 8021258:	4b62      	ldr	r3, [pc, #392]	; (80213e4 <ser_proccess_data+0x258>)
 802125a:	701a      	strb	r2, [r3, #0]
					data_info.data_size = header->meta_data.data_size;
 802125c:	693b      	ldr	r3, [r7, #16]
 802125e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8021262:	b29a      	uxth	r2, r3
 8021264:	4b5f      	ldr	r3, [pc, #380]	; (80213e4 <ser_proccess_data+0x258>)
 8021266:	f8a3 2001 	strh.w	r2, [r3, #1]
					data_info.data_crc	 = header->meta_data.data_crc;
 802126a:	693b      	ldr	r3, [r7, #16]
 802126c:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8021270:	4a5c      	ldr	r2, [pc, #368]	; (80213e4 <ser_proccess_data+0x258>)
 8021272:	f8c2 3003 	str.w	r3, [r2, #3]

					printf("Received Data Header. type=[%d], size=[%d], crc=[0x%08lX]\r\n",
																									data_info.data_type,
 8021276:	4b5b      	ldr	r3, [pc, #364]	; (80213e4 <ser_proccess_data+0x258>)
 8021278:	781b      	ldrb	r3, [r3, #0]
					printf("Received Data Header. type=[%d], size=[%d], crc=[0x%08lX]\r\n",
 802127a:	4619      	mov	r1, r3
																									data_info.data_size,
 802127c:	4b59      	ldr	r3, [pc, #356]	; (80213e4 <ser_proccess_data+0x258>)
 802127e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8021282:	b29b      	uxth	r3, r3
					printf("Received Data Header. type=[%d], size=[%d], crc=[0x%08lX]\r\n",
 8021284:	461a      	mov	r2, r3
 8021286:	4b57      	ldr	r3, [pc, #348]	; (80213e4 <ser_proccess_data+0x258>)
 8021288:	f8d3 3003 	ldr.w	r3, [r3, #3]
 802128c:	4859      	ldr	r0, [pc, #356]	; (80213f4 <ser_proccess_data+0x268>)
 802128e:	f00c ff99 	bl	802e1c4 <iprintf>
																									data_info.data_crc);
					ser_state = SER_STATE_DATA;
 8021292:	4b53      	ldr	r3, [pc, #332]	; (80213e0 <ser_proccess_data+0x254>)
 8021294:	2202      	movs	r2, #2
 8021296:	701a      	strb	r2, [r3, #0]
					ret = SER_EX_OK;
 8021298:	2300      	movs	r3, #0
 802129a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
			}
			break;
 802129e:	e094      	b.n	80213ca <ser_proccess_data+0x23e>


			case SER_STATE_DATA:
			{
				SER_DATA_				*data			= (SER_DATA_ *)buf;
 80212a0:	687b      	ldr	r3, [r7, #4]
 80212a2:	61bb      	str	r3, [r7, #24]
				uint16_t				data_len	=	data->data_len;
 80212a4:	69bb      	ldr	r3, [r7, #24]
 80212a6:	789a      	ldrb	r2, [r3, #2]
 80212a8:	78db      	ldrb	r3, [r3, #3]
 80212aa:	021b      	lsls	r3, r3, #8
 80212ac:	4313      	orrs	r3, r2
 80212ae:	82fb      	strh	r3, [r7, #22]

				if( data->packet_type == SER_PACKET_TYPE_DATA )
 80212b0:	69bb      	ldr	r3, [r7, #24]
 80212b2:	785b      	ldrb	r3, [r3, #1]
 80212b4:	2b01      	cmp	r3, #1
 80212b6:	f040 808a 	bne.w	80213ce <ser_proccess_data+0x242>
				{
					switch(data_info.data_type)
 80212ba:	4b4a      	ldr	r3, [pc, #296]	; (80213e4 <ser_proccess_data+0x258>)
 80212bc:	781b      	ldrb	r3, [r3, #0]
 80212be:	2b02      	cmp	r3, #2
 80212c0:	d006      	beq.n	80212d0 <ser_proccess_data+0x144>
 80212c2:	2b02      	cmp	r3, #2
 80212c4:	dc25      	bgt.n	8021312 <ser_proccess_data+0x186>
 80212c6:	2b00      	cmp	r3, #0
 80212c8:	d027      	beq.n	802131a <ser_proccess_data+0x18e>
 80212ca:	2b01      	cmp	r3, #1
 80212cc:	d027      	beq.n	802131e <ser_proccess_data+0x192>
 80212ce:	e020      	b.n	8021312 <ser_proccess_data+0x186>
						}
						break;

						case OTA_INFO_DATA:
						{
								ota_data = *(ota_info *)&buf[4];
 80212d0:	4a49      	ldr	r2, [pc, #292]	; (80213f8 <ser_proccess_data+0x26c>)
 80212d2:	687b      	ldr	r3, [r7, #4]
 80212d4:	3304      	adds	r3, #4
 80212d6:	681d      	ldr	r5, [r3, #0]
 80212d8:	685c      	ldr	r4, [r3, #4]
 80212da:	6898      	ldr	r0, [r3, #8]
 80212dc:	68d9      	ldr	r1, [r3, #12]
 80212de:	6015      	str	r5, [r2, #0]
 80212e0:	6054      	str	r4, [r2, #4]
 80212e2:	6090      	str	r0, [r2, #8]
 80212e4:	60d1      	str	r1, [r2, #12]
 80212e6:	7c1b      	ldrb	r3, [r3, #16]
 80212e8:	7413      	strb	r3, [r2, #16]
								ota_data.ota_valid = 0;
 80212ea:	4b43      	ldr	r3, [pc, #268]	; (80213f8 <ser_proccess_data+0x26c>)
 80212ec:	2200      	movs	r2, #0
 80212ee:	721a      	strb	r2, [r3, #8]
								data_received_size 			= data_len;
 80212f0:	4a3d      	ldr	r2, [pc, #244]	; (80213e8 <ser_proccess_data+0x25c>)
 80212f2:	8afb      	ldrh	r3, [r7, #22]
 80212f4:	8013      	strh	r3, [r2, #0]
								data_calc_crc			 			= ser_calcCRC(data->data, data_len);
 80212f6:	69bb      	ldr	r3, [r7, #24]
 80212f8:	685b      	ldr	r3, [r3, #4]
 80212fa:	8afa      	ldrh	r2, [r7, #22]
 80212fc:	4611      	mov	r1, r2
 80212fe:	4618      	mov	r0, r3
 8021300:	f000 f964 	bl	80215cc <ser_calcCRC>
 8021304:	4603      	mov	r3, r0
 8021306:	4a39      	ldr	r2, [pc, #228]	; (80213ec <ser_proccess_data+0x260>)
 8021308:	6013      	str	r3, [r2, #0]
								ret = SER_EX_OK;
 802130a:	2300      	movs	r3, #0
 802130c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

						}
						break;
 8021310:	e006      	b.n	8021320 <ser_proccess_data+0x194>

						default:
						{
							// shouldn't be here
							ret = SER_EX_ERROR;
 8021312:	2301      	movs	r3, #1
 8021314:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						}
						break;
 8021318:	e002      	b.n	8021320 <ser_proccess_data+0x194>
						break;
 802131a:	bf00      	nop
 802131c:	e000      	b.n	8021320 <ser_proccess_data+0x194>
						break;
 802131e:	bf00      	nop
					}

					if( data_received_size >= data_info.data_size )
 8021320:	4b30      	ldr	r3, [pc, #192]	; (80213e4 <ser_proccess_data+0x258>)
 8021322:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8021326:	b29a      	uxth	r2, r3
 8021328:	4b2f      	ldr	r3, [pc, #188]	; (80213e8 <ser_proccess_data+0x25c>)
 802132a:	881b      	ldrh	r3, [r3, #0]
 802132c:	429a      	cmp	r2, r3
 802132e:	d84e      	bhi.n	80213ce <ser_proccess_data+0x242>
					{
						//Received All data, move to end
						ser_state = SER_STATE_END;
 8021330:	4b2b      	ldr	r3, [pc, #172]	; (80213e0 <ser_proccess_data+0x254>)
 8021332:	2203      	movs	r2, #3
 8021334:	701a      	strb	r2, [r3, #0]
					}
				}
			}
			break;
 8021336:	e04a      	b.n	80213ce <ser_proccess_data+0x242>


			case SER_STATE_END:
			{
				SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 8021338:	687b      	ldr	r3, [r7, #4]
 802133a:	61fb      	str	r3, [r7, #28]

				if( cmd->packet_type == SER_PACKET_TYPE_CMD)
 802133c:	69fb      	ldr	r3, [r7, #28]
 802133e:	785b      	ldrb	r3, [r3, #1]
 8021340:	2b00      	cmp	r3, #0
 8021342:	d146      	bne.n	80213d2 <ser_proccess_data+0x246>
				{
					if(cmd->cmd == SER_CMD_END)
 8021344:	69fb      	ldr	r3, [r7, #28]
 8021346:	791b      	ldrb	r3, [r3, #4]
 8021348:	2b01      	cmp	r3, #1
 802134a:	d142      	bne.n	80213d2 <ser_proccess_data+0x246>
					{
						printf("Receive SERIAL END COMMAND\r\nValidation...\r\n");
 802134c:	482b      	ldr	r0, [pc, #172]	; (80213fc <ser_proccess_data+0x270>)
 802134e:	f00c ffbf 	bl	802e2d0 <puts>

						//Validation the received packets
						//TODO: validation normal data

						// one packet data so:
						if( data_info.data_type == OTA_INFO_DATA ||  data_info.data_type == STATUS_DATA )
 8021352:	4b24      	ldr	r3, [pc, #144]	; (80213e4 <ser_proccess_data+0x258>)
 8021354:	781b      	ldrb	r3, [r3, #0]
 8021356:	2b02      	cmp	r3, #2
 8021358:	d003      	beq.n	8021362 <ser_proccess_data+0x1d6>
 802135a:	4b22      	ldr	r3, [pc, #136]	; (80213e4 <ser_proccess_data+0x258>)
 802135c:	781b      	ldrb	r3, [r3, #0]
 802135e:	2b01      	cmp	r3, #1
 8021360:	d121      	bne.n	80213a6 <ser_proccess_data+0x21a>
						{
							if(data_calc_crc != data_info.data_crc)
 8021362:	4b20      	ldr	r3, [pc, #128]	; (80213e4 <ser_proccess_data+0x258>)
 8021364:	f8d3 2003 	ldr.w	r2, [r3, #3]
 8021368:	4b20      	ldr	r3, [pc, #128]	; (80213ec <ser_proccess_data+0x260>)
 802136a:	681b      	ldr	r3, [r3, #0]
 802136c:	429a      	cmp	r2, r3
 802136e:	d009      	beq.n	8021384 <ser_proccess_data+0x1f8>
							{
								printf("ERROR: FW CRC Mismatch: calculated: [0x%08lx] received: [0x%08lx]\r\n",
 8021370:	4b1e      	ldr	r3, [pc, #120]	; (80213ec <ser_proccess_data+0x260>)
 8021372:	681b      	ldr	r3, [r3, #0]
 8021374:	4a1b      	ldr	r2, [pc, #108]	; (80213e4 <ser_proccess_data+0x258>)
 8021376:	f8d2 2003 	ldr.w	r2, [r2, #3]
 802137a:	4619      	mov	r1, r3
 802137c:	4820      	ldr	r0, [pc, #128]	; (8021400 <ser_proccess_data+0x274>)
 802137e:	f00c ff21 	bl	802e1c4 <iprintf>
												data_calc_crc, data_info.data_crc);
								break;
 8021382:	e027      	b.n	80213d4 <ser_proccess_data+0x248>
							}

							if(data_info.data_type == OTA_INFO_DATA)
 8021384:	4b17      	ldr	r3, [pc, #92]	; (80213e4 <ser_proccess_data+0x258>)
 8021386:	781b      	ldrb	r3, [r3, #0]
 8021388:	2b02      	cmp	r3, #2
 802138a:	d10c      	bne.n	80213a6 <ser_proccess_data+0x21a>
							{
								ota_data.ota_valid = 1u;
 802138c:	4b1a      	ldr	r3, [pc, #104]	; (80213f8 <ser_proccess_data+0x26c>)
 802138e:	2201      	movs	r2, #1
 8021390:	721a      	strb	r2, [r3, #8]
								printf("A NEW FIRMWARE FOUND!!! VERSION = [%d,%ld]\r\n", ota_data.ota_major,
 8021392:	4b19      	ldr	r3, [pc, #100]	; (80213f8 <ser_proccess_data+0x26c>)
 8021394:	885b      	ldrh	r3, [r3, #2]
 8021396:	b29b      	uxth	r3, r3
 8021398:	4619      	mov	r1, r3
 802139a:	4b17      	ldr	r3, [pc, #92]	; (80213f8 <ser_proccess_data+0x26c>)
 802139c:	685b      	ldr	r3, [r3, #4]
 802139e:	461a      	mov	r2, r3
 80213a0:	4818      	ldr	r0, [pc, #96]	; (8021404 <ser_proccess_data+0x278>)
 80213a2:	f00c ff0f 	bl	802e1c4 <iprintf>
																																				 ota_data.ota_minor);
							}
						}
						printf("Validated Successfully!\r\n");
 80213a6:	4818      	ldr	r0, [pc, #96]	; (8021408 <ser_proccess_data+0x27c>)
 80213a8:	f00c ff92 	bl	802e2d0 <puts>

						ser_state = SER_STATE_START;
 80213ac:	4b0c      	ldr	r3, [pc, #48]	; (80213e0 <ser_proccess_data+0x254>)
 80213ae:	2200      	movs	r2, #0
 80213b0:	701a      	strb	r2, [r3, #0]
						ret = SER_EX_OK;
 80213b2:	2300      	movs	r3, #0
 80213b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

					}
				}
			}
			break;
 80213b8:	e00b      	b.n	80213d2 <ser_proccess_data+0x246>

			default:
			{
				ret = SER_EX_ERROR;
 80213ba:	2301      	movs	r3, #1
 80213bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 80213c0:	e008      	b.n	80213d4 <ser_proccess_data+0x248>
			// state cases end
		};
 80213c2:	bf00      	nop
 80213c4:	e006      	b.n	80213d4 <ser_proccess_data+0x248>
			break;
 80213c6:	bf00      	nop
 80213c8:	e004      	b.n	80213d4 <ser_proccess_data+0x248>
			break;
 80213ca:	bf00      	nop
 80213cc:	e002      	b.n	80213d4 <ser_proccess_data+0x248>
			break;
 80213ce:	bf00      	nop
 80213d0:	e000      	b.n	80213d4 <ser_proccess_data+0x248>
			break;
 80213d2:	bf00      	nop

	}while(false);

	return ret;
 80213d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80213d8:	4618      	mov	r0, r3
 80213da:	3728      	adds	r7, #40	; 0x28
 80213dc:	46bd      	mov	sp, r7
 80213de:	bdb0      	pop	{r4, r5, r7, pc}
 80213e0:	20000419 	.word	0x20000419
 80213e4:	20000834 	.word	0x20000834
 80213e8:	20000844 	.word	0x20000844
 80213ec:	20000848 	.word	0x20000848
 80213f0:	0802f4a8 	.word	0x0802f4a8
 80213f4:	0802f4c8 	.word	0x0802f4c8
 80213f8:	20000408 	.word	0x20000408
 80213fc:	0802f504 	.word	0x0802f504
 8021400:	0802f530 	.word	0x0802f530
 8021404:	0802f574 	.word	0x0802f574
 8021408:	0802f5a4 	.word	0x0802f5a4

0802140c <ser_send_resp>:
 * @brief send response to host
 * @param huart uart handler
 * @param rsp ACK or NACK response
 * @retval none
 */
static void ser_send_resp(UART_HandleTypeDef *huart, uint8_t rsp){
 802140c:	b580      	push	{r7, lr}
 802140e:	b086      	sub	sp, #24
 8021410:	af00      	add	r7, sp, #0
 8021412:	6078      	str	r0, [r7, #4]
 8021414:	460b      	mov	r3, r1
 8021416:	70fb      	strb	r3, [r7, #3]
	SER_RESP_ pack =
 8021418:	f107 030c 	add.w	r3, r7, #12
 802141c:	2200      	movs	r2, #0
 802141e:	601a      	str	r2, [r3, #0]
 8021420:	605a      	str	r2, [r3, #4]
 8021422:	811a      	strh	r2, [r3, #8]
 8021424:	23aa      	movs	r3, #170	; 0xaa
 8021426:	733b      	strb	r3, [r7, #12]
 8021428:	2303      	movs	r3, #3
 802142a:	737b      	strb	r3, [r7, #13]
 802142c:	2301      	movs	r3, #1
 802142e:	81fb      	strh	r3, [r7, #14]
 8021430:	78fb      	ldrb	r3, [r7, #3]
 8021432:	743b      	strb	r3, [r7, #16]
 8021434:	23bb      	movs	r3, #187	; 0xbb
 8021436:	757b      	strb	r3, [r7, #21]
		.data_len		= 1u,
		.status			= rsp,
		.eof			= SER_EOF
	};

	pack.crc = ser_calcCRC(&pack.status, 1);
 8021438:	f107 030c 	add.w	r3, r7, #12
 802143c:	3304      	adds	r3, #4
 802143e:	2101      	movs	r1, #1
 8021440:	4618      	mov	r0, r3
 8021442:	f000 f8c3 	bl	80215cc <ser_calcCRC>
 8021446:	4603      	mov	r3, r0
 8021448:	f8c7 3011 	str.w	r3, [r7, #17]

	//send respond
	HAL_UART_Transmit(huart, (uint8_t *)&pack, sizeof(SER_RESP_),HAL_MAX_DELAY);
 802144c:	f107 010c 	add.w	r1, r7, #12
 8021450:	f04f 33ff 	mov.w	r3, #4294967295
 8021454:	220a      	movs	r2, #10
 8021456:	6878      	ldr	r0, [r7, #4]
 8021458:	f008 f96b 	bl	8029732 <HAL_UART_Transmit>

}
 802145c:	bf00      	nop
 802145e:	3718      	adds	r7, #24
 8021460:	46bd      	mov	sp, r7
 8021462:	bd80      	pop	{r7, pc}

08021464 <ser_ota_requsted>:
/*
 * @brief save boot reason to OTA update and save data in configuration
 * sector patr
 */
void ser_ota_requsted()
{
 8021464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021466:	b08f      	sub	sp, #60	; 0x3c
 8021468:	af00      	add	r7, sp, #0
	do
	{
		HAL_StatusTypeDef ret = HAL_ERROR;
 802146a:	2301      	movs	r3, #1
 802146c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		/* read configuration */
		OTA_GNRL_CFG_ cfg;
		memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 8021470:	4b15      	ldr	r3, [pc, #84]	; (80214c8 <ser_ota_requsted+0x64>)
 8021472:	681b      	ldr	r3, [r3, #0]
 8021474:	461c      	mov	r4, r3
 8021476:	1d3e      	adds	r6, r7, #4
 8021478:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 802147c:	4635      	mov	r5, r6
 802147e:	4623      	mov	r3, r4
 8021480:	6818      	ldr	r0, [r3, #0]
 8021482:	6859      	ldr	r1, [r3, #4]
 8021484:	689a      	ldr	r2, [r3, #8]
 8021486:	68db      	ldr	r3, [r3, #12]
 8021488:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802148a:	3410      	adds	r4, #16
 802148c:	3610      	adds	r6, #16
 802148e:	4564      	cmp	r4, ip
 8021490:	d1f4      	bne.n	802147c <ser_ota_requsted+0x18>

		/* set reboot cause to ota request */
		cfg.reboot_cause = OTA_UPDATE_APP;
 8021492:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
 8021496:	607b      	str	r3, [r7, #4]

		/* write back config */
		ret = write_cfg_to_flash(&cfg);
 8021498:	1d3b      	adds	r3, r7, #4
 802149a:	4618      	mov	r0, r3
 802149c:	f000 f81a 	bl	80214d4 <write_cfg_to_flash>
 80214a0:	4603      	mov	r3, r0
 80214a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		if( ret != HAL_OK )
 80214a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80214aa:	2b00      	cmp	r3, #0
 80214ac:	d003      	beq.n	80214b6 <ser_ota_requsted+0x52>
		{
			printf("Write configuratin Error!!!\r\n");
 80214ae:	4807      	ldr	r0, [pc, #28]	; (80214cc <ser_ota_requsted+0x68>)
 80214b0:	f00c ff0e 	bl	802e2d0 <puts>
		printf("Reboot for Update...\r\n");

		HAL_NVIC_SystemReset();

	}while(false);
}
 80214b4:	e004      	b.n	80214c0 <ser_ota_requsted+0x5c>
		printf("Reboot for Update...\r\n");
 80214b6:	4806      	ldr	r0, [pc, #24]	; (80214d0 <ser_ota_requsted+0x6c>)
 80214b8:	f00c ff0a 	bl	802e2d0 <puts>
		HAL_NVIC_SystemReset();
 80214bc:	f002 f999 	bl	80237f2 <HAL_NVIC_SystemReset>
}
 80214c0:	bf00      	nop
 80214c2:	373c      	adds	r7, #60	; 0x3c
 80214c4:	46bd      	mov	sp, r7
 80214c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80214c8:	20000000 	.word	0x20000000
 80214cc:	0802f5c0 	.word	0x0802f5c0
 80214d0:	0802f5e0 	.word	0x0802f5e0

080214d4 <write_cfg_to_flash>:
  * @brief Write the configuration to flash
  * @param cfg config structure
  * @retval none
  */
static HAL_StatusTypeDef write_cfg_to_flash( OTA_GNRL_CFG_ *cfg )
{
 80214d4:	b5b0      	push	{r4, r5, r7, lr}
 80214d6:	b08c      	sub	sp, #48	; 0x30
 80214d8:	af00      	add	r7, sp, #0
 80214da:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_ERROR;
 80214dc:	2301      	movs	r3, #1
 80214de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	do
	{
		if( cfg == NULL )
 80214e2:	687b      	ldr	r3, [r7, #4]
 80214e4:	2b00      	cmp	r3, #0
 80214e6:	d05f      	beq.n	80215a8 <write_cfg_to_flash+0xd4>
		{
			break;
		}

		ret = HAL_FLASH_Unlock();
 80214e8:	f002 ffe4 	bl	80244b4 <HAL_FLASH_Unlock>
 80214ec:	4603      	mov	r3, r0
 80214ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 80214f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80214f6:	2b00      	cmp	r3, #0
 80214f8:	d158      	bne.n	80215ac <write_cfg_to_flash+0xd8>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 80214fa:	f04f 30ff 	mov.w	r0, #4294967295
 80214fe:	f003 f80b 	bl	8024518 <FLASH_WaitForLastOperation>

		// Erase the flash configuration sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 8021502:	2300      	movs	r3, #0
 8021504:	613b      	str	r3, [r7, #16]
		EraseInitStruct.Sector			= OTA_CFG_SECTOR;
 8021506:	2304      	movs	r3, #4
 8021508:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.NbSectors		= 1u;
 802150a:	2301      	movs	r3, #1
 802150c:	61fb      	str	r3, [r7, #28]
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 802150e:	2302      	movs	r3, #2
 8021510:	623b      	str	r3, [r7, #32]

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8021512:	4b2c      	ldr	r3, [pc, #176]	; (80215c4 <write_cfg_to_flash+0xf0>)
 8021514:	2273      	movs	r2, #115	; 0x73
 8021516:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8021518:	f107 020c 	add.w	r2, r7, #12
 802151c:	f107 0310 	add.w	r3, r7, #16
 8021520:	4611      	mov	r1, r2
 8021522:	4618      	mov	r0, r3
 8021524:	f003 f938 	bl	8024798 <HAL_FLASHEx_Erase>
 8021528:	4603      	mov	r3, r0
 802152a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 802152e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8021532:	2b00      	cmp	r3, #0
 8021534:	d13c      	bne.n	80215b0 <write_cfg_to_flash+0xdc>
		{
			break;
		}

		// Write the configuration
		uint8_t *data = (uint8_t*) cfg;
 8021536:	687b      	ldr	r3, [r7, #4]
 8021538:	627b      	str	r3, [r7, #36]	; 0x24
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 802153a:	2300      	movs	r3, #0
 802153c:	62bb      	str	r3, [r7, #40]	; 0x28
 802153e:	e01f      	b.n	8021580 <write_cfg_to_flash+0xac>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8021540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021542:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 8021546:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
									OTA_CFG_FLASH_ADDR + i,
									data[i]);
 802154a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802154c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802154e:	4413      	add	r3, r2
 8021550:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8021552:	b2db      	uxtb	r3, r3
 8021554:	2200      	movs	r2, #0
 8021556:	461c      	mov	r4, r3
 8021558:	4615      	mov	r5, r2
 802155a:	4622      	mov	r2, r4
 802155c:	462b      	mov	r3, r5
 802155e:	2000      	movs	r0, #0
 8021560:	f002 ff54 	bl	802440c <HAL_FLASH_Program>
 8021564:	4603      	mov	r3, r0
 8021566:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if( ret != HAL_OK )
 802156a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802156e:	2b00      	cmp	r3, #0
 8021570:	d003      	beq.n	802157a <write_cfg_to_flash+0xa6>
			{
				printf("Slot table Flash Write Error\r\n");
 8021572:	4815      	ldr	r0, [pc, #84]	; (80215c8 <write_cfg_to_flash+0xf4>)
 8021574:	f00c feac 	bl	802e2d0 <puts>
				break;
 8021578:	e005      	b.n	8021586 <write_cfg_to_flash+0xb2>
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 802157a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802157c:	3301      	adds	r3, #1
 802157e:	62bb      	str	r3, [r7, #40]	; 0x28
 8021580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021582:	2b2f      	cmp	r3, #47	; 0x2f
 8021584:	d9dc      	bls.n	8021540 <write_cfg_to_flash+0x6c>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8021586:	f04f 30ff 	mov.w	r0, #4294967295
 802158a:	f002 ffc5 	bl	8024518 <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 802158e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8021592:	2b00      	cmp	r3, #0
 8021594:	d10e      	bne.n	80215b4 <write_cfg_to_flash+0xe0>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 8021596:	f002 ffaf 	bl	80244f8 <HAL_FLASH_Lock>
 802159a:	4603      	mov	r3, r0
 802159c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	    if( ret != HAL_OK )
 80215a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80215a4:	2b00      	cmp	r3, #0
 80215a6:	e006      	b.n	80215b6 <write_cfg_to_flash+0xe2>
			break;
 80215a8:	bf00      	nop
 80215aa:	e004      	b.n	80215b6 <write_cfg_to_flash+0xe2>
			break;
 80215ac:	bf00      	nop
 80215ae:	e002      	b.n	80215b6 <write_cfg_to_flash+0xe2>
			break;
 80215b0:	bf00      	nop
 80215b2:	e000      	b.n	80215b6 <write_cfg_to_flash+0xe2>
	      break;
 80215b4:	bf00      	nop
	    {
	      break;
	    }
	}while(false);

	return ret;
 80215b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80215ba:	4618      	mov	r0, r3
 80215bc:	3730      	adds	r7, #48	; 0x30
 80215be:	46bd      	mov	sp, r7
 80215c0:	bdb0      	pop	{r4, r5, r7, pc}
 80215c2:	bf00      	nop
 80215c4:	40023c00 	.word	0x40023c00
 80215c8:	0802f5f8 	.word	0x0802f5f8

080215cc <ser_calcCRC>:
 * @param DataLength length of data
 * @retval CRC32
 */

uint32_t ser_calcCRC(uint8_t * pData, uint32_t DataLength)
{
 80215cc:	b480      	push	{r7}
 80215ce:	b087      	sub	sp, #28
 80215d0:	af00      	add	r7, sp, #0
 80215d2:	6078      	str	r0, [r7, #4]
 80215d4:	6039      	str	r1, [r7, #0]
    uint32_t Checksum = 0xFFFFFFFF;
 80215d6:	f04f 33ff 	mov.w	r3, #4294967295
 80215da:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 80215dc:	2300      	movs	r3, #0
 80215de:	613b      	str	r3, [r7, #16]
 80215e0:	e014      	b.n	802160c <ser_calcCRC+0x40>
    {
        uint8_t top = (uint8_t)(Checksum >> 24);
 80215e2:	697b      	ldr	r3, [r7, #20]
 80215e4:	0e1b      	lsrs	r3, r3, #24
 80215e6:	73fb      	strb	r3, [r7, #15]
        top ^= pData[i];
 80215e8:	687a      	ldr	r2, [r7, #4]
 80215ea:	693b      	ldr	r3, [r7, #16]
 80215ec:	4413      	add	r3, r2
 80215ee:	781a      	ldrb	r2, [r3, #0]
 80215f0:	7bfb      	ldrb	r3, [r7, #15]
 80215f2:	4053      	eors	r3, r2
 80215f4:	73fb      	strb	r3, [r7, #15]
        Checksum = (Checksum << 8) ^ crc_table[top];
 80215f6:	697b      	ldr	r3, [r7, #20]
 80215f8:	021a      	lsls	r2, r3, #8
 80215fa:	7bfb      	ldrb	r3, [r7, #15]
 80215fc:	4909      	ldr	r1, [pc, #36]	; (8021624 <ser_calcCRC+0x58>)
 80215fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8021602:	4053      	eors	r3, r2
 8021604:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 8021606:	693b      	ldr	r3, [r7, #16]
 8021608:	3301      	adds	r3, #1
 802160a:	613b      	str	r3, [r7, #16]
 802160c:	693a      	ldr	r2, [r7, #16]
 802160e:	683b      	ldr	r3, [r7, #0]
 8021610:	429a      	cmp	r2, r3
 8021612:	d3e6      	bcc.n	80215e2 <ser_calcCRC+0x16>
    }
    return Checksum;
 8021614:	697b      	ldr	r3, [r7, #20]
}
 8021616:	4618      	mov	r0, r3
 8021618:	371c      	adds	r7, #28
 802161a:	46bd      	mov	sp, r7
 802161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021620:	4770      	bx	lr
 8021622:	bf00      	nop
 8021624:	0802f61c 	.word	0x0802f61c

08021628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8021628:	b480      	push	{r7}
 802162a:	b083      	sub	sp, #12
 802162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802162e:	2300      	movs	r3, #0
 8021630:	607b      	str	r3, [r7, #4]
 8021632:	4b10      	ldr	r3, [pc, #64]	; (8021674 <HAL_MspInit+0x4c>)
 8021634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021636:	4a0f      	ldr	r2, [pc, #60]	; (8021674 <HAL_MspInit+0x4c>)
 8021638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802163c:	6453      	str	r3, [r2, #68]	; 0x44
 802163e:	4b0d      	ldr	r3, [pc, #52]	; (8021674 <HAL_MspInit+0x4c>)
 8021640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8021646:	607b      	str	r3, [r7, #4]
 8021648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802164a:	2300      	movs	r3, #0
 802164c:	603b      	str	r3, [r7, #0]
 802164e:	4b09      	ldr	r3, [pc, #36]	; (8021674 <HAL_MspInit+0x4c>)
 8021650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021652:	4a08      	ldr	r2, [pc, #32]	; (8021674 <HAL_MspInit+0x4c>)
 8021654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8021658:	6413      	str	r3, [r2, #64]	; 0x40
 802165a:	4b06      	ldr	r3, [pc, #24]	; (8021674 <HAL_MspInit+0x4c>)
 802165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8021662:	603b      	str	r3, [r7, #0]
 8021664:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8021666:	bf00      	nop
 8021668:	370c      	adds	r7, #12
 802166a:	46bd      	mov	sp, r7
 802166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021670:	4770      	bx	lr
 8021672:	bf00      	nop
 8021674:	40023800 	.word	0x40023800

08021678 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8021678:	b480      	push	{r7}
 802167a:	b085      	sub	sp, #20
 802167c:	af00      	add	r7, sp, #0
 802167e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8021680:	687b      	ldr	r3, [r7, #4]
 8021682:	681b      	ldr	r3, [r3, #0]
 8021684:	4a0b      	ldr	r2, [pc, #44]	; (80216b4 <HAL_CRC_MspInit+0x3c>)
 8021686:	4293      	cmp	r3, r2
 8021688:	d10d      	bne.n	80216a6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 802168a:	2300      	movs	r3, #0
 802168c:	60fb      	str	r3, [r7, #12]
 802168e:	4b0a      	ldr	r3, [pc, #40]	; (80216b8 <HAL_CRC_MspInit+0x40>)
 8021690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021692:	4a09      	ldr	r2, [pc, #36]	; (80216b8 <HAL_CRC_MspInit+0x40>)
 8021694:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8021698:	6313      	str	r3, [r2, #48]	; 0x30
 802169a:	4b07      	ldr	r3, [pc, #28]	; (80216b8 <HAL_CRC_MspInit+0x40>)
 802169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802169e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80216a2:	60fb      	str	r3, [r7, #12]
 80216a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80216a6:	bf00      	nop
 80216a8:	3714      	adds	r7, #20
 80216aa:	46bd      	mov	sp, r7
 80216ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216b0:	4770      	bx	lr
 80216b2:	bf00      	nop
 80216b4:	40023000 	.word	0x40023000
 80216b8:	40023800 	.word	0x40023800

080216bc <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80216bc:	b580      	push	{r7, lr}
 80216be:	b084      	sub	sp, #16
 80216c0:	af00      	add	r7, sp, #0
 80216c2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80216c4:	687b      	ldr	r3, [r7, #4]
 80216c6:	681b      	ldr	r3, [r3, #0]
 80216c8:	4a0e      	ldr	r2, [pc, #56]	; (8021704 <HAL_DMA2D_MspInit+0x48>)
 80216ca:	4293      	cmp	r3, r2
 80216cc:	d115      	bne.n	80216fa <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80216ce:	2300      	movs	r3, #0
 80216d0:	60fb      	str	r3, [r7, #12]
 80216d2:	4b0d      	ldr	r3, [pc, #52]	; (8021708 <HAL_DMA2D_MspInit+0x4c>)
 80216d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216d6:	4a0c      	ldr	r2, [pc, #48]	; (8021708 <HAL_DMA2D_MspInit+0x4c>)
 80216d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80216dc:	6313      	str	r3, [r2, #48]	; 0x30
 80216de:	4b0a      	ldr	r3, [pc, #40]	; (8021708 <HAL_DMA2D_MspInit+0x4c>)
 80216e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80216e6:	60fb      	str	r3, [r7, #12]
 80216e8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80216ea:	2200      	movs	r2, #0
 80216ec:	2105      	movs	r1, #5
 80216ee:	205a      	movs	r0, #90	; 0x5a
 80216f0:	f002 f855 	bl	802379e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80216f4:	205a      	movs	r0, #90	; 0x5a
 80216f6:	f002 f86e 	bl	80237d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80216fa:	bf00      	nop
 80216fc:	3710      	adds	r7, #16
 80216fe:	46bd      	mov	sp, r7
 8021700:	bd80      	pop	{r7, pc}
 8021702:	bf00      	nop
 8021704:	4002b000 	.word	0x4002b000
 8021708:	40023800 	.word	0x40023800

0802170c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802170c:	b580      	push	{r7, lr}
 802170e:	b08a      	sub	sp, #40	; 0x28
 8021710:	af00      	add	r7, sp, #0
 8021712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021714:	f107 0314 	add.w	r3, r7, #20
 8021718:	2200      	movs	r2, #0
 802171a:	601a      	str	r2, [r3, #0]
 802171c:	605a      	str	r2, [r3, #4]
 802171e:	609a      	str	r2, [r3, #8]
 8021720:	60da      	str	r2, [r3, #12]
 8021722:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8021724:	687b      	ldr	r3, [r7, #4]
 8021726:	681b      	ldr	r3, [r3, #0]
 8021728:	4a29      	ldr	r2, [pc, #164]	; (80217d0 <HAL_I2C_MspInit+0xc4>)
 802172a:	4293      	cmp	r3, r2
 802172c:	d14b      	bne.n	80217c6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 802172e:	2300      	movs	r3, #0
 8021730:	613b      	str	r3, [r7, #16]
 8021732:	4b28      	ldr	r3, [pc, #160]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 8021734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021736:	4a27      	ldr	r2, [pc, #156]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 8021738:	f043 0304 	orr.w	r3, r3, #4
 802173c:	6313      	str	r3, [r2, #48]	; 0x30
 802173e:	4b25      	ldr	r3, [pc, #148]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 8021740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021742:	f003 0304 	and.w	r3, r3, #4
 8021746:	613b      	str	r3, [r7, #16]
 8021748:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802174a:	2300      	movs	r3, #0
 802174c:	60fb      	str	r3, [r7, #12]
 802174e:	4b21      	ldr	r3, [pc, #132]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 8021750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021752:	4a20      	ldr	r2, [pc, #128]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 8021754:	f043 0301 	orr.w	r3, r3, #1
 8021758:	6313      	str	r3, [r2, #48]	; 0x30
 802175a:	4b1e      	ldr	r3, [pc, #120]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 802175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802175e:	f003 0301 	and.w	r3, r3, #1
 8021762:	60fb      	str	r3, [r7, #12]
 8021764:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8021766:	f44f 7300 	mov.w	r3, #512	; 0x200
 802176a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802176c:	2312      	movs	r3, #18
 802176e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021770:	2301      	movs	r3, #1
 8021772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021774:	2300      	movs	r3, #0
 8021776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8021778:	2304      	movs	r3, #4
 802177a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 802177c:	f107 0314 	add.w	r3, r7, #20
 8021780:	4619      	mov	r1, r3
 8021782:	4815      	ldr	r0, [pc, #84]	; (80217d8 <HAL_I2C_MspInit+0xcc>)
 8021784:	f003 f948 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8021788:	f44f 7380 	mov.w	r3, #256	; 0x100
 802178c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802178e:	2312      	movs	r3, #18
 8021790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021792:	2301      	movs	r3, #1
 8021794:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021796:	2300      	movs	r3, #0
 8021798:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802179a:	2304      	movs	r3, #4
 802179c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 802179e:	f107 0314 	add.w	r3, r7, #20
 80217a2:	4619      	mov	r1, r3
 80217a4:	480d      	ldr	r0, [pc, #52]	; (80217dc <HAL_I2C_MspInit+0xd0>)
 80217a6:	f003 f937 	bl	8024a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80217aa:	2300      	movs	r3, #0
 80217ac:	60bb      	str	r3, [r7, #8]
 80217ae:	4b09      	ldr	r3, [pc, #36]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 80217b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217b2:	4a08      	ldr	r2, [pc, #32]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 80217b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80217b8:	6413      	str	r3, [r2, #64]	; 0x40
 80217ba:	4b06      	ldr	r3, [pc, #24]	; (80217d4 <HAL_I2C_MspInit+0xc8>)
 80217bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80217c2:	60bb      	str	r3, [r7, #8]
 80217c4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80217c6:	bf00      	nop
 80217c8:	3728      	adds	r7, #40	; 0x28
 80217ca:	46bd      	mov	sp, r7
 80217cc:	bd80      	pop	{r7, pc}
 80217ce:	bf00      	nop
 80217d0:	40005c00 	.word	0x40005c00
 80217d4:	40023800 	.word	0x40023800
 80217d8:	40020800 	.word	0x40020800
 80217dc:	40020000 	.word	0x40020000

080217e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80217e0:	b580      	push	{r7, lr}
 80217e2:	b09a      	sub	sp, #104	; 0x68
 80217e4:	af00      	add	r7, sp, #0
 80217e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80217e8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80217ec:	2200      	movs	r2, #0
 80217ee:	601a      	str	r2, [r3, #0]
 80217f0:	605a      	str	r2, [r3, #4]
 80217f2:	609a      	str	r2, [r3, #8]
 80217f4:	60da      	str	r2, [r3, #12]
 80217f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80217f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217fc:	2230      	movs	r2, #48	; 0x30
 80217fe:	2100      	movs	r1, #0
 8021800:	4618      	mov	r0, r3
 8021802:	f00c fbf7 	bl	802dff4 <memset>
  if(hltdc->Instance==LTDC)
 8021806:	687b      	ldr	r3, [r7, #4]
 8021808:	681b      	ldr	r3, [r3, #0]
 802180a:	4a85      	ldr	r2, [pc, #532]	; (8021a20 <HAL_LTDC_MspInit+0x240>)
 802180c:	4293      	cmp	r3, r2
 802180e:	f040 8102 	bne.w	8021a16 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8021812:	2308      	movs	r3, #8
 8021814:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 8021816:	2331      	movs	r3, #49	; 0x31
 8021818:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2.0;
 802181a:	2302      	movs	r3, #2
 802181c:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 802181e:	2300      	movs	r3, #0
 8021820:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8021826:	4618      	mov	r0, r3
 8021828:	f006 fa84 	bl	8027d34 <HAL_RCCEx_PeriphCLKConfig>
 802182c:	4603      	mov	r3, r0
 802182e:	2b00      	cmp	r3, #0
 8021830:	d001      	beq.n	8021836 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8021832:	f7ff fb25 	bl	8020e80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8021836:	2300      	movs	r3, #0
 8021838:	623b      	str	r3, [r7, #32]
 802183a:	4b7a      	ldr	r3, [pc, #488]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 802183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802183e:	4a79      	ldr	r2, [pc, #484]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021840:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8021844:	6453      	str	r3, [r2, #68]	; 0x44
 8021846:	4b77      	ldr	r3, [pc, #476]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802184a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802184e:	623b      	str	r3, [r7, #32]
 8021850:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8021852:	2300      	movs	r3, #0
 8021854:	61fb      	str	r3, [r7, #28]
 8021856:	4b73      	ldr	r3, [pc, #460]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802185a:	4a72      	ldr	r2, [pc, #456]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 802185c:	f043 0320 	orr.w	r3, r3, #32
 8021860:	6313      	str	r3, [r2, #48]	; 0x30
 8021862:	4b70      	ldr	r3, [pc, #448]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021866:	f003 0320 	and.w	r3, r3, #32
 802186a:	61fb      	str	r3, [r7, #28]
 802186c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802186e:	2300      	movs	r3, #0
 8021870:	61bb      	str	r3, [r7, #24]
 8021872:	4b6c      	ldr	r3, [pc, #432]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021876:	4a6b      	ldr	r2, [pc, #428]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021878:	f043 0301 	orr.w	r3, r3, #1
 802187c:	6313      	str	r3, [r2, #48]	; 0x30
 802187e:	4b69      	ldr	r3, [pc, #420]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021882:	f003 0301 	and.w	r3, r3, #1
 8021886:	61bb      	str	r3, [r7, #24]
 8021888:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802188a:	2300      	movs	r3, #0
 802188c:	617b      	str	r3, [r7, #20]
 802188e:	4b65      	ldr	r3, [pc, #404]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021892:	4a64      	ldr	r2, [pc, #400]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 8021894:	f043 0302 	orr.w	r3, r3, #2
 8021898:	6313      	str	r3, [r2, #48]	; 0x30
 802189a:	4b62      	ldr	r3, [pc, #392]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 802189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802189e:	f003 0302 	and.w	r3, r3, #2
 80218a2:	617b      	str	r3, [r7, #20]
 80218a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80218a6:	2300      	movs	r3, #0
 80218a8:	613b      	str	r3, [r7, #16]
 80218aa:	4b5e      	ldr	r3, [pc, #376]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218ae:	4a5d      	ldr	r2, [pc, #372]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80218b4:	6313      	str	r3, [r2, #48]	; 0x30
 80218b6:	4b5b      	ldr	r3, [pc, #364]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80218be:	613b      	str	r3, [r7, #16]
 80218c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80218c2:	2300      	movs	r3, #0
 80218c4:	60fb      	str	r3, [r7, #12]
 80218c6:	4b57      	ldr	r3, [pc, #348]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218ca:	4a56      	ldr	r2, [pc, #344]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218cc:	f043 0304 	orr.w	r3, r3, #4
 80218d0:	6313      	str	r3, [r2, #48]	; 0x30
 80218d2:	4b54      	ldr	r3, [pc, #336]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218d6:	f003 0304 	and.w	r3, r3, #4
 80218da:	60fb      	str	r3, [r7, #12]
 80218dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80218de:	2300      	movs	r3, #0
 80218e0:	60bb      	str	r3, [r7, #8]
 80218e2:	4b50      	ldr	r3, [pc, #320]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218e6:	4a4f      	ldr	r2, [pc, #316]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218e8:	f043 0308 	orr.w	r3, r3, #8
 80218ec:	6313      	str	r3, [r2, #48]	; 0x30
 80218ee:	4b4d      	ldr	r3, [pc, #308]	; (8021a24 <HAL_LTDC_MspInit+0x244>)
 80218f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218f2:	f003 0308 	and.w	r3, r3, #8
 80218f6:	60bb      	str	r3, [r7, #8]
 80218f8:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80218fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80218fe:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021900:	2302      	movs	r3, #2
 8021902:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021904:	2300      	movs	r3, #0
 8021906:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021908:	2300      	movs	r3, #0
 802190a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 802190c:	230e      	movs	r3, #14
 802190e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8021910:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021914:	4619      	mov	r1, r3
 8021916:	4844      	ldr	r0, [pc, #272]	; (8021a28 <HAL_LTDC_MspInit+0x248>)
 8021918:	f003 f87e 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 802191c:	f641 0358 	movw	r3, #6232	; 0x1858
 8021920:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021922:	2302      	movs	r3, #2
 8021924:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021926:	2300      	movs	r3, #0
 8021928:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802192a:	2300      	movs	r3, #0
 802192c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 802192e:	230e      	movs	r3, #14
 8021930:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021932:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021936:	4619      	mov	r1, r3
 8021938:	483c      	ldr	r0, [pc, #240]	; (8021a2c <HAL_LTDC_MspInit+0x24c>)
 802193a:	f003 f86d 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 802193e:	2303      	movs	r3, #3
 8021940:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021942:	2302      	movs	r3, #2
 8021944:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021946:	2300      	movs	r3, #0
 8021948:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802194a:	2300      	movs	r3, #0
 802194c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 802194e:	2309      	movs	r3, #9
 8021950:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021952:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021956:	4619      	mov	r1, r3
 8021958:	4835      	ldr	r0, [pc, #212]	; (8021a30 <HAL_LTDC_MspInit+0x250>)
 802195a:	f003 f85d 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 802195e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8021962:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021964:	2302      	movs	r3, #2
 8021966:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021968:	2300      	movs	r3, #0
 802196a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802196c:	2300      	movs	r3, #0
 802196e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8021970:	230e      	movs	r3, #14
 8021972:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021974:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021978:	4619      	mov	r1, r3
 802197a:	482d      	ldr	r0, [pc, #180]	; (8021a30 <HAL_LTDC_MspInit+0x250>)
 802197c:	f003 f84c 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8021980:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8021984:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021986:	2302      	movs	r3, #2
 8021988:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802198a:	2300      	movs	r3, #0
 802198c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802198e:	2300      	movs	r3, #0
 8021990:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8021992:	230e      	movs	r3, #14
 8021994:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8021996:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802199a:	4619      	mov	r1, r3
 802199c:	4825      	ldr	r0, [pc, #148]	; (8021a34 <HAL_LTDC_MspInit+0x254>)
 802199e:	f003 f83b 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80219a2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80219a6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80219a8:	2302      	movs	r3, #2
 80219aa:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80219ac:	2300      	movs	r3, #0
 80219ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80219b0:	2300      	movs	r3, #0
 80219b2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80219b4:	230e      	movs	r3, #14
 80219b6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80219b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80219bc:	4619      	mov	r1, r3
 80219be:	481e      	ldr	r0, [pc, #120]	; (8021a38 <HAL_LTDC_MspInit+0x258>)
 80219c0:	f003 f82a 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80219c4:	2348      	movs	r3, #72	; 0x48
 80219c6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80219c8:	2302      	movs	r3, #2
 80219ca:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80219cc:	2300      	movs	r3, #0
 80219ce:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80219d0:	2300      	movs	r3, #0
 80219d2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80219d4:	230e      	movs	r3, #14
 80219d6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80219d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80219dc:	4619      	mov	r1, r3
 80219de:	4817      	ldr	r0, [pc, #92]	; (8021a3c <HAL_LTDC_MspInit+0x25c>)
 80219e0:	f003 f81a 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80219e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80219e8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80219ea:	2302      	movs	r3, #2
 80219ec:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80219ee:	2300      	movs	r3, #0
 80219f0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80219f2:	2300      	movs	r3, #0
 80219f4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80219f6:	2309      	movs	r3, #9
 80219f8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80219fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80219fe:	4619      	mov	r1, r3
 8021a00:	480c      	ldr	r0, [pc, #48]	; (8021a34 <HAL_LTDC_MspInit+0x254>)
 8021a02:	f003 f809 	bl	8024a18 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8021a06:	2200      	movs	r2, #0
 8021a08:	2105      	movs	r1, #5
 8021a0a:	2058      	movs	r0, #88	; 0x58
 8021a0c:	f001 fec7 	bl	802379e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8021a10:	2058      	movs	r0, #88	; 0x58
 8021a12:	f001 fee0 	bl	80237d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8021a16:	bf00      	nop
 8021a18:	3768      	adds	r7, #104	; 0x68
 8021a1a:	46bd      	mov	sp, r7
 8021a1c:	bd80      	pop	{r7, pc}
 8021a1e:	bf00      	nop
 8021a20:	40016800 	.word	0x40016800
 8021a24:	40023800 	.word	0x40023800
 8021a28:	40021400 	.word	0x40021400
 8021a2c:	40020000 	.word	0x40020000
 8021a30:	40020400 	.word	0x40020400
 8021a34:	40021800 	.word	0x40021800
 8021a38:	40020800 	.word	0x40020800
 8021a3c:	40020c00 	.word	0x40020c00

08021a40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8021a40:	b580      	push	{r7, lr}
 8021a42:	b08a      	sub	sp, #40	; 0x28
 8021a44:	af00      	add	r7, sp, #0
 8021a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021a48:	f107 0314 	add.w	r3, r7, #20
 8021a4c:	2200      	movs	r2, #0
 8021a4e:	601a      	str	r2, [r3, #0]
 8021a50:	605a      	str	r2, [r3, #4]
 8021a52:	609a      	str	r2, [r3, #8]
 8021a54:	60da      	str	r2, [r3, #12]
 8021a56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8021a58:	687b      	ldr	r3, [r7, #4]
 8021a5a:	681b      	ldr	r3, [r3, #0]
 8021a5c:	4a19      	ldr	r2, [pc, #100]	; (8021ac4 <HAL_SPI_MspInit+0x84>)
 8021a5e:	4293      	cmp	r3, r2
 8021a60:	d12c      	bne.n	8021abc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8021a62:	2300      	movs	r3, #0
 8021a64:	613b      	str	r3, [r7, #16]
 8021a66:	4b18      	ldr	r3, [pc, #96]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021a6a:	4a17      	ldr	r2, [pc, #92]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8021a70:	6453      	str	r3, [r2, #68]	; 0x44
 8021a72:	4b15      	ldr	r3, [pc, #84]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8021a7a:	613b      	str	r3, [r7, #16]
 8021a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8021a7e:	2300      	movs	r3, #0
 8021a80:	60fb      	str	r3, [r7, #12]
 8021a82:	4b11      	ldr	r3, [pc, #68]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a86:	4a10      	ldr	r2, [pc, #64]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a88:	f043 0320 	orr.w	r3, r3, #32
 8021a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8021a8e:	4b0e      	ldr	r3, [pc, #56]	; (8021ac8 <HAL_SPI_MspInit+0x88>)
 8021a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a92:	f003 0320 	and.w	r3, r3, #32
 8021a96:	60fb      	str	r3, [r7, #12]
 8021a98:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8021a9a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8021a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021aa0:	2302      	movs	r3, #2
 8021aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021aa4:	2300      	movs	r3, #0
 8021aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021aa8:	2300      	movs	r3, #0
 8021aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8021aac:	2305      	movs	r3, #5
 8021aae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8021ab0:	f107 0314 	add.w	r3, r7, #20
 8021ab4:	4619      	mov	r1, r3
 8021ab6:	4805      	ldr	r0, [pc, #20]	; (8021acc <HAL_SPI_MspInit+0x8c>)
 8021ab8:	f002 ffae 	bl	8024a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8021abc:	bf00      	nop
 8021abe:	3728      	adds	r7, #40	; 0x28
 8021ac0:	46bd      	mov	sp, r7
 8021ac2:	bd80      	pop	{r7, pc}
 8021ac4:	40015000 	.word	0x40015000
 8021ac8:	40023800 	.word	0x40023800
 8021acc:	40021400 	.word	0x40021400

08021ad0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8021ad0:	b580      	push	{r7, lr}
 8021ad2:	b082      	sub	sp, #8
 8021ad4:	af00      	add	r7, sp, #0
 8021ad6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8021ad8:	687b      	ldr	r3, [r7, #4]
 8021ada:	681b      	ldr	r3, [r3, #0]
 8021adc:	4a08      	ldr	r2, [pc, #32]	; (8021b00 <HAL_SPI_MspDeInit+0x30>)
 8021ade:	4293      	cmp	r3, r2
 8021ae0:	d10a      	bne.n	8021af8 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8021ae2:	4b08      	ldr	r3, [pc, #32]	; (8021b04 <HAL_SPI_MspDeInit+0x34>)
 8021ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021ae6:	4a07      	ldr	r2, [pc, #28]	; (8021b04 <HAL_SPI_MspDeInit+0x34>)
 8021ae8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8021aec:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8021aee:	f44f 7160 	mov.w	r1, #896	; 0x380
 8021af2:	4805      	ldr	r0, [pc, #20]	; (8021b08 <HAL_SPI_MspDeInit+0x38>)
 8021af4:	f003 f93c 	bl	8024d70 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8021af8:	bf00      	nop
 8021afa:	3708      	adds	r7, #8
 8021afc:	46bd      	mov	sp, r7
 8021afe:	bd80      	pop	{r7, pc}
 8021b00:	40015000 	.word	0x40015000
 8021b04:	40023800 	.word	0x40023800
 8021b08:	40021400 	.word	0x40021400

08021b0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8021b0c:	b480      	push	{r7}
 8021b0e:	b085      	sub	sp, #20
 8021b10:	af00      	add	r7, sp, #0
 8021b12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8021b14:	687b      	ldr	r3, [r7, #4]
 8021b16:	681b      	ldr	r3, [r3, #0]
 8021b18:	4a0b      	ldr	r2, [pc, #44]	; (8021b48 <HAL_TIM_Base_MspInit+0x3c>)
 8021b1a:	4293      	cmp	r3, r2
 8021b1c:	d10d      	bne.n	8021b3a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8021b1e:	2300      	movs	r3, #0
 8021b20:	60fb      	str	r3, [r7, #12]
 8021b22:	4b0a      	ldr	r3, [pc, #40]	; (8021b4c <HAL_TIM_Base_MspInit+0x40>)
 8021b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021b26:	4a09      	ldr	r2, [pc, #36]	; (8021b4c <HAL_TIM_Base_MspInit+0x40>)
 8021b28:	f043 0301 	orr.w	r3, r3, #1
 8021b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8021b2e:	4b07      	ldr	r3, [pc, #28]	; (8021b4c <HAL_TIM_Base_MspInit+0x40>)
 8021b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021b32:	f003 0301 	and.w	r3, r3, #1
 8021b36:	60fb      	str	r3, [r7, #12]
 8021b38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8021b3a:	bf00      	nop
 8021b3c:	3714      	adds	r7, #20
 8021b3e:	46bd      	mov	sp, r7
 8021b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021b44:	4770      	bx	lr
 8021b46:	bf00      	nop
 8021b48:	40010000 	.word	0x40010000
 8021b4c:	40023800 	.word	0x40023800

08021b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8021b50:	b580      	push	{r7, lr}
 8021b52:	b08c      	sub	sp, #48	; 0x30
 8021b54:	af00      	add	r7, sp, #0
 8021b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021b58:	f107 031c 	add.w	r3, r7, #28
 8021b5c:	2200      	movs	r2, #0
 8021b5e:	601a      	str	r2, [r3, #0]
 8021b60:	605a      	str	r2, [r3, #4]
 8021b62:	609a      	str	r2, [r3, #8]
 8021b64:	60da      	str	r2, [r3, #12]
 8021b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8021b68:	687b      	ldr	r3, [r7, #4]
 8021b6a:	681b      	ldr	r3, [r3, #0]
 8021b6c:	4a46      	ldr	r2, [pc, #280]	; (8021c88 <HAL_UART_MspInit+0x138>)
 8021b6e:	4293      	cmp	r3, r2
 8021b70:	d153      	bne.n	8021c1a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8021b72:	2300      	movs	r3, #0
 8021b74:	61bb      	str	r3, [r7, #24]
 8021b76:	4b45      	ldr	r3, [pc, #276]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021b7a:	4a44      	ldr	r2, [pc, #272]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021b7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8021b80:	6413      	str	r3, [r2, #64]	; 0x40
 8021b82:	4b42      	ldr	r3, [pc, #264]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8021b8a:	61bb      	str	r3, [r7, #24]
 8021b8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021b8e:	2300      	movs	r3, #0
 8021b90:	617b      	str	r3, [r7, #20]
 8021b92:	4b3e      	ldr	r3, [pc, #248]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021b96:	4a3d      	ldr	r2, [pc, #244]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021b98:	f043 0304 	orr.w	r3, r3, #4
 8021b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8021b9e:	4b3b      	ldr	r3, [pc, #236]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021ba2:	f003 0304 	and.w	r3, r3, #4
 8021ba6:	617b      	str	r3, [r7, #20]
 8021ba8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8021baa:	2300      	movs	r3, #0
 8021bac:	613b      	str	r3, [r7, #16]
 8021bae:	4b37      	ldr	r3, [pc, #220]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021bb2:	4a36      	ldr	r2, [pc, #216]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021bb4:	f043 0308 	orr.w	r3, r3, #8
 8021bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8021bba:	4b34      	ldr	r3, [pc, #208]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021bbe:	f003 0308 	and.w	r3, r3, #8
 8021bc2:	613b      	str	r3, [r7, #16]
 8021bc4:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8021bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8021bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021bcc:	2302      	movs	r3, #2
 8021bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021bd0:	2300      	movs	r3, #0
 8021bd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021bd4:	2303      	movs	r3, #3
 8021bd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8021bd8:	2308      	movs	r3, #8
 8021bda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021bdc:	f107 031c 	add.w	r3, r7, #28
 8021be0:	4619      	mov	r1, r3
 8021be2:	482b      	ldr	r0, [pc, #172]	; (8021c90 <HAL_UART_MspInit+0x140>)
 8021be4:	f002 ff18 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8021be8:	2304      	movs	r3, #4
 8021bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021bec:	2302      	movs	r3, #2
 8021bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021bf0:	2300      	movs	r3, #0
 8021bf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021bf4:	2303      	movs	r3, #3
 8021bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8021bf8:	2308      	movs	r3, #8
 8021bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8021bfc:	f107 031c 	add.w	r3, r7, #28
 8021c00:	4619      	mov	r1, r3
 8021c02:	4824      	ldr	r0, [pc, #144]	; (8021c94 <HAL_UART_MspInit+0x144>)
 8021c04:	f002 ff08 	bl	8024a18 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8021c08:	2200      	movs	r2, #0
 8021c0a:	2100      	movs	r1, #0
 8021c0c:	2035      	movs	r0, #53	; 0x35
 8021c0e:	f001 fdc6 	bl	802379e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8021c12:	2035      	movs	r0, #53	; 0x35
 8021c14:	f001 fddf 	bl	80237d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8021c18:	e031      	b.n	8021c7e <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART1)
 8021c1a:	687b      	ldr	r3, [r7, #4]
 8021c1c:	681b      	ldr	r3, [r3, #0]
 8021c1e:	4a1e      	ldr	r2, [pc, #120]	; (8021c98 <HAL_UART_MspInit+0x148>)
 8021c20:	4293      	cmp	r3, r2
 8021c22:	d12c      	bne.n	8021c7e <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c24:	2300      	movs	r3, #0
 8021c26:	60fb      	str	r3, [r7, #12]
 8021c28:	4b18      	ldr	r3, [pc, #96]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021c2c:	4a17      	ldr	r2, [pc, #92]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c2e:	f043 0310 	orr.w	r3, r3, #16
 8021c32:	6453      	str	r3, [r2, #68]	; 0x44
 8021c34:	4b15      	ldr	r3, [pc, #84]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021c38:	f003 0310 	and.w	r3, r3, #16
 8021c3c:	60fb      	str	r3, [r7, #12]
 8021c3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c40:	2300      	movs	r3, #0
 8021c42:	60bb      	str	r3, [r7, #8]
 8021c44:	4b11      	ldr	r3, [pc, #68]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c48:	4a10      	ldr	r2, [pc, #64]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c4a:	f043 0301 	orr.w	r3, r3, #1
 8021c4e:	6313      	str	r3, [r2, #48]	; 0x30
 8021c50:	4b0e      	ldr	r3, [pc, #56]	; (8021c8c <HAL_UART_MspInit+0x13c>)
 8021c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c54:	f003 0301 	and.w	r3, r3, #1
 8021c58:	60bb      	str	r3, [r7, #8]
 8021c5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8021c5c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8021c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021c62:	2302      	movs	r3, #2
 8021c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021c66:	2300      	movs	r3, #0
 8021c68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021c6a:	2303      	movs	r3, #3
 8021c6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021c6e:	2307      	movs	r3, #7
 8021c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021c72:	f107 031c 	add.w	r3, r7, #28
 8021c76:	4619      	mov	r1, r3
 8021c78:	4808      	ldr	r0, [pc, #32]	; (8021c9c <HAL_UART_MspInit+0x14c>)
 8021c7a:	f002 fecd 	bl	8024a18 <HAL_GPIO_Init>
}
 8021c7e:	bf00      	nop
 8021c80:	3730      	adds	r7, #48	; 0x30
 8021c82:	46bd      	mov	sp, r7
 8021c84:	bd80      	pop	{r7, pc}
 8021c86:	bf00      	nop
 8021c88:	40005000 	.word	0x40005000
 8021c8c:	40023800 	.word	0x40023800
 8021c90:	40020800 	.word	0x40020800
 8021c94:	40020c00 	.word	0x40020c00
 8021c98:	40011000 	.word	0x40011000
 8021c9c:	40020000 	.word	0x40020000

08021ca0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8021ca0:	b580      	push	{r7, lr}
 8021ca2:	b086      	sub	sp, #24
 8021ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8021ca6:	1d3b      	adds	r3, r7, #4
 8021ca8:	2200      	movs	r2, #0
 8021caa:	601a      	str	r2, [r3, #0]
 8021cac:	605a      	str	r2, [r3, #4]
 8021cae:	609a      	str	r2, [r3, #8]
 8021cb0:	60da      	str	r2, [r3, #12]
 8021cb2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8021cb4:	4b3b      	ldr	r3, [pc, #236]	; (8021da4 <HAL_FMC_MspInit+0x104>)
 8021cb6:	681b      	ldr	r3, [r3, #0]
 8021cb8:	2b00      	cmp	r3, #0
 8021cba:	d16f      	bne.n	8021d9c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8021cbc:	4b39      	ldr	r3, [pc, #228]	; (8021da4 <HAL_FMC_MspInit+0x104>)
 8021cbe:	2201      	movs	r2, #1
 8021cc0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8021cc2:	2300      	movs	r3, #0
 8021cc4:	603b      	str	r3, [r7, #0]
 8021cc6:	4b38      	ldr	r3, [pc, #224]	; (8021da8 <HAL_FMC_MspInit+0x108>)
 8021cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021cca:	4a37      	ldr	r2, [pc, #220]	; (8021da8 <HAL_FMC_MspInit+0x108>)
 8021ccc:	f043 0301 	orr.w	r3, r3, #1
 8021cd0:	6393      	str	r3, [r2, #56]	; 0x38
 8021cd2:	4b35      	ldr	r3, [pc, #212]	; (8021da8 <HAL_FMC_MspInit+0x108>)
 8021cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021cd6:	f003 0301 	and.w	r3, r3, #1
 8021cda:	603b      	str	r3, [r7, #0]
 8021cdc:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8021cde:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8021ce2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021ce4:	2302      	movs	r3, #2
 8021ce6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021ce8:	2300      	movs	r3, #0
 8021cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021cec:	2303      	movs	r3, #3
 8021cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021cf0:	230c      	movs	r3, #12
 8021cf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8021cf4:	1d3b      	adds	r3, r7, #4
 8021cf6:	4619      	mov	r1, r3
 8021cf8:	482c      	ldr	r0, [pc, #176]	; (8021dac <HAL_FMC_MspInit+0x10c>)
 8021cfa:	f002 fe8d 	bl	8024a18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8021cfe:	2301      	movs	r3, #1
 8021d00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d02:	2302      	movs	r3, #2
 8021d04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d06:	2300      	movs	r3, #0
 8021d08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021d0a:	2303      	movs	r3, #3
 8021d0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021d0e:	230c      	movs	r3, #12
 8021d10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8021d12:	1d3b      	adds	r3, r7, #4
 8021d14:	4619      	mov	r1, r3
 8021d16:	4826      	ldr	r0, [pc, #152]	; (8021db0 <HAL_FMC_MspInit+0x110>)
 8021d18:	f002 fe7e 	bl	8024a18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8021d1c:	f248 1333 	movw	r3, #33075	; 0x8133
 8021d20:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d22:	2302      	movs	r3, #2
 8021d24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d26:	2300      	movs	r3, #0
 8021d28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021d2a:	2303      	movs	r3, #3
 8021d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021d2e:	230c      	movs	r3, #12
 8021d30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8021d32:	1d3b      	adds	r3, r7, #4
 8021d34:	4619      	mov	r1, r3
 8021d36:	481f      	ldr	r0, [pc, #124]	; (8021db4 <HAL_FMC_MspInit+0x114>)
 8021d38:	f002 fe6e 	bl	8024a18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8021d3c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8021d40:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d42:	2302      	movs	r3, #2
 8021d44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d46:	2300      	movs	r3, #0
 8021d48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021d4a:	2303      	movs	r3, #3
 8021d4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021d4e:	230c      	movs	r3, #12
 8021d50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8021d52:	1d3b      	adds	r3, r7, #4
 8021d54:	4619      	mov	r1, r3
 8021d56:	4818      	ldr	r0, [pc, #96]	; (8021db8 <HAL_FMC_MspInit+0x118>)
 8021d58:	f002 fe5e 	bl	8024a18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8021d5c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8021d60:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d62:	2302      	movs	r3, #2
 8021d64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d66:	2300      	movs	r3, #0
 8021d68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021d6a:	2303      	movs	r3, #3
 8021d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021d6e:	230c      	movs	r3, #12
 8021d70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8021d72:	1d3b      	adds	r3, r7, #4
 8021d74:	4619      	mov	r1, r3
 8021d76:	4811      	ldr	r0, [pc, #68]	; (8021dbc <HAL_FMC_MspInit+0x11c>)
 8021d78:	f002 fe4e 	bl	8024a18 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8021d7c:	2360      	movs	r3, #96	; 0x60
 8021d7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d80:	2302      	movs	r3, #2
 8021d82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d84:	2300      	movs	r3, #0
 8021d86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021d88:	2303      	movs	r3, #3
 8021d8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021d8c:	230c      	movs	r3, #12
 8021d8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021d90:	1d3b      	adds	r3, r7, #4
 8021d92:	4619      	mov	r1, r3
 8021d94:	480a      	ldr	r0, [pc, #40]	; (8021dc0 <HAL_FMC_MspInit+0x120>)
 8021d96:	f002 fe3f 	bl	8024a18 <HAL_GPIO_Init>
 8021d9a:	e000      	b.n	8021d9e <HAL_FMC_MspInit+0xfe>
    return;
 8021d9c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8021d9e:	3718      	adds	r7, #24
 8021da0:	46bd      	mov	sp, r7
 8021da2:	bd80      	pop	{r7, pc}
 8021da4:	2000084c 	.word	0x2000084c
 8021da8:	40023800 	.word	0x40023800
 8021dac:	40021400 	.word	0x40021400
 8021db0:	40020800 	.word	0x40020800
 8021db4:	40021800 	.word	0x40021800
 8021db8:	40021000 	.word	0x40021000
 8021dbc:	40020c00 	.word	0x40020c00
 8021dc0:	40020400 	.word	0x40020400

08021dc4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8021dc4:	b580      	push	{r7, lr}
 8021dc6:	b082      	sub	sp, #8
 8021dc8:	af00      	add	r7, sp, #0
 8021dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8021dcc:	f7ff ff68 	bl	8021ca0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8021dd0:	bf00      	nop
 8021dd2:	3708      	adds	r7, #8
 8021dd4:	46bd      	mov	sp, r7
 8021dd6:	bd80      	pop	{r7, pc}

08021dd8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021dd8:	b580      	push	{r7, lr}
 8021dda:	b08e      	sub	sp, #56	; 0x38
 8021ddc:	af00      	add	r7, sp, #0
 8021dde:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8021de0:	2300      	movs	r3, #0
 8021de2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8021de4:	2300      	movs	r3, #0
 8021de6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8021de8:	2300      	movs	r3, #0
 8021dea:	60fb      	str	r3, [r7, #12]
 8021dec:	4b33      	ldr	r3, [pc, #204]	; (8021ebc <HAL_InitTick+0xe4>)
 8021dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021df0:	4a32      	ldr	r2, [pc, #200]	; (8021ebc <HAL_InitTick+0xe4>)
 8021df2:	f043 0310 	orr.w	r3, r3, #16
 8021df6:	6413      	str	r3, [r2, #64]	; 0x40
 8021df8:	4b30      	ldr	r3, [pc, #192]	; (8021ebc <HAL_InitTick+0xe4>)
 8021dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021dfc:	f003 0310 	and.w	r3, r3, #16
 8021e00:	60fb      	str	r3, [r7, #12]
 8021e02:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8021e04:	f107 0210 	add.w	r2, r7, #16
 8021e08:	f107 0314 	add.w	r3, r7, #20
 8021e0c:	4611      	mov	r1, r2
 8021e0e:	4618      	mov	r0, r3
 8021e10:	f005 ff5e 	bl	8027cd0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8021e14:	6a3b      	ldr	r3, [r7, #32]
 8021e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8021e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e1a:	2b00      	cmp	r3, #0
 8021e1c:	d103      	bne.n	8021e26 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8021e1e:	f005 ff2f 	bl	8027c80 <HAL_RCC_GetPCLK1Freq>
 8021e22:	6378      	str	r0, [r7, #52]	; 0x34
 8021e24:	e004      	b.n	8021e30 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8021e26:	f005 ff2b 	bl	8027c80 <HAL_RCC_GetPCLK1Freq>
 8021e2a:	4603      	mov	r3, r0
 8021e2c:	005b      	lsls	r3, r3, #1
 8021e2e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8021e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021e32:	4a23      	ldr	r2, [pc, #140]	; (8021ec0 <HAL_InitTick+0xe8>)
 8021e34:	fba2 2303 	umull	r2, r3, r2, r3
 8021e38:	0c9b      	lsrs	r3, r3, #18
 8021e3a:	3b01      	subs	r3, #1
 8021e3c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8021e3e:	4b21      	ldr	r3, [pc, #132]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e40:	4a21      	ldr	r2, [pc, #132]	; (8021ec8 <HAL_InitTick+0xf0>)
 8021e42:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8021e44:	4b1f      	ldr	r3, [pc, #124]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e46:	f240 32e7 	movw	r2, #999	; 0x3e7
 8021e4a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8021e4c:	4a1d      	ldr	r2, [pc, #116]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021e50:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8021e52:	4b1c      	ldr	r3, [pc, #112]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e54:	2200      	movs	r2, #0
 8021e56:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021e58:	4b1a      	ldr	r3, [pc, #104]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e5a:	2200      	movs	r2, #0
 8021e5c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021e5e:	4b19      	ldr	r3, [pc, #100]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e60:	2200      	movs	r2, #0
 8021e62:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8021e64:	4817      	ldr	r0, [pc, #92]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e66:	f006 ff95 	bl	8028d94 <HAL_TIM_Base_Init>
 8021e6a:	4603      	mov	r3, r0
 8021e6c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8021e70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8021e74:	2b00      	cmp	r3, #0
 8021e76:	d11b      	bne.n	8021eb0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8021e78:	4812      	ldr	r0, [pc, #72]	; (8021ec4 <HAL_InitTick+0xec>)
 8021e7a:	f006 ffdb 	bl	8028e34 <HAL_TIM_Base_Start_IT>
 8021e7e:	4603      	mov	r3, r0
 8021e80:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8021e84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8021e88:	2b00      	cmp	r3, #0
 8021e8a:	d111      	bne.n	8021eb0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8021e8c:	2036      	movs	r0, #54	; 0x36
 8021e8e:	f001 fca2 	bl	80237d6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8021e92:	687b      	ldr	r3, [r7, #4]
 8021e94:	2b0f      	cmp	r3, #15
 8021e96:	d808      	bhi.n	8021eaa <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8021e98:	2200      	movs	r2, #0
 8021e9a:	6879      	ldr	r1, [r7, #4]
 8021e9c:	2036      	movs	r0, #54	; 0x36
 8021e9e:	f001 fc7e 	bl	802379e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8021ea2:	4a0a      	ldr	r2, [pc, #40]	; (8021ecc <HAL_InitTick+0xf4>)
 8021ea4:	687b      	ldr	r3, [r7, #4]
 8021ea6:	6013      	str	r3, [r2, #0]
 8021ea8:	e002      	b.n	8021eb0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8021eaa:	2301      	movs	r3, #1
 8021eac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8021eb0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8021eb4:	4618      	mov	r0, r3
 8021eb6:	3738      	adds	r7, #56	; 0x38
 8021eb8:	46bd      	mov	sp, r7
 8021eba:	bd80      	pop	{r7, pc}
 8021ebc:	40023800 	.word	0x40023800
 8021ec0:	431bde83 	.word	0x431bde83
 8021ec4:	20000850 	.word	0x20000850
 8021ec8:	40001000 	.word	0x40001000
 8021ecc:	20000058 	.word	0x20000058

08021ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8021ed0:	b480      	push	{r7}
 8021ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8021ed4:	e7fe      	b.n	8021ed4 <NMI_Handler+0x4>

08021ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8021ed6:	b480      	push	{r7}
 8021ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8021eda:	e7fe      	b.n	8021eda <HardFault_Handler+0x4>

08021edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8021edc:	b480      	push	{r7}
 8021ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8021ee0:	e7fe      	b.n	8021ee0 <MemManage_Handler+0x4>

08021ee2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8021ee2:	b480      	push	{r7}
 8021ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8021ee6:	e7fe      	b.n	8021ee6 <BusFault_Handler+0x4>

08021ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8021ee8:	b480      	push	{r7}
 8021eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021eec:	e7fe      	b.n	8021eec <UsageFault_Handler+0x4>

08021eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8021eee:	b480      	push	{r7}
 8021ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021ef2:	bf00      	nop
 8021ef4:	46bd      	mov	sp, r7
 8021ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021efa:	4770      	bx	lr

08021efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8021efc:	b480      	push	{r7}
 8021efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021f00:	bf00      	nop
 8021f02:	46bd      	mov	sp, r7
 8021f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f08:	4770      	bx	lr

08021f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8021f0a:	b480      	push	{r7}
 8021f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8021f0e:	bf00      	nop
 8021f10:	46bd      	mov	sp, r7
 8021f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f16:	4770      	bx	lr

08021f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8021f18:	b480      	push	{r7}
 8021f1a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8021f1c:	bf00      	nop
 8021f1e:	46bd      	mov	sp, r7
 8021f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f24:	4770      	bx	lr

08021f26 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8021f26:	b580      	push	{r7, lr}
 8021f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8021f2a:	2001      	movs	r0, #1
 8021f2c:	f003 f846 	bl	8024fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8021f30:	bf00      	nop
 8021f32:	bd80      	pop	{r7, pc}

08021f34 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8021f34:	b580      	push	{r7, lr}
 8021f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8021f38:	4802      	ldr	r0, [pc, #8]	; (8021f44 <UART5_IRQHandler+0x10>)
 8021f3a:	f007 fcbd 	bl	80298b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8021f3e:	bf00      	nop
 8021f40:	bd80      	pop	{r7, pc}
 8021f42:	bf00      	nop
 8021f44:	200002e4 	.word	0x200002e4

08021f48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8021f48:	b580      	push	{r7, lr}
 8021f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8021f4c:	4802      	ldr	r0, [pc, #8]	; (8021f58 <TIM6_DAC_IRQHandler+0x10>)
 8021f4e:	f006 ffe1 	bl	8028f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8021f52:	bf00      	nop
 8021f54:	bd80      	pop	{r7, pc}
 8021f56:	bf00      	nop
 8021f58:	20000850 	.word	0x20000850

08021f5c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8021f5c:	b580      	push	{r7, lr}
 8021f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8021f60:	4802      	ldr	r0, [pc, #8]	; (8021f6c <OTG_HS_IRQHandler+0x10>)
 8021f62:	f003 faad 	bl	80254c0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8021f66:	bf00      	nop
 8021f68:	bd80      	pop	{r7, pc}
 8021f6a:	bf00      	nop
 8021f6c:	20000ef0 	.word	0x20000ef0

08021f70 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8021f70:	b580      	push	{r7, lr}
 8021f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8021f74:	4802      	ldr	r0, [pc, #8]	; (8021f80 <LTDC_IRQHandler+0x10>)
 8021f76:	f004 fed3 	bl	8026d20 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8021f7a:	bf00      	nop
 8021f7c:	bd80      	pop	{r7, pc}
 8021f7e:	bf00      	nop
 8021f80:	2000019c 	.word	0x2000019c

08021f84 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8021f84:	b580      	push	{r7, lr}
 8021f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8021f88:	4802      	ldr	r0, [pc, #8]	; (8021f94 <DMA2D_IRQHandler+0x10>)
 8021f8a:	f002 f800 	bl	8023f8e <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8021f8e:	bf00      	nop
 8021f90:	bd80      	pop	{r7, pc}
 8021f92:	bf00      	nop
 8021f94:	20000108 	.word	0x20000108

08021f98 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8021f98:	b480      	push	{r7}
 8021f9a:	b083      	sub	sp, #12
 8021f9c:	af00      	add	r7, sp, #0
 8021f9e:	4603      	mov	r3, r0
 8021fa0:	80fb      	strh	r3, [r7, #6]
//
//	case B1_Pin: //Blue Button Interrupt
//		ota_update_request = true;
//
//	}
}
 8021fa2:	bf00      	nop
 8021fa4:	370c      	adds	r7, #12
 8021fa6:	46bd      	mov	sp, r7
 8021fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fac:	4770      	bx	lr

08021fae <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8021fae:	b580      	push	{r7, lr}
 8021fb0:	b086      	sub	sp, #24
 8021fb2:	af00      	add	r7, sp, #0
 8021fb4:	60f8      	str	r0, [r7, #12]
 8021fb6:	60b9      	str	r1, [r7, #8]
 8021fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021fba:	2300      	movs	r3, #0
 8021fbc:	617b      	str	r3, [r7, #20]
 8021fbe:	e00a      	b.n	8021fd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8021fc0:	f3af 8000 	nop.w
 8021fc4:	4601      	mov	r1, r0
 8021fc6:	68bb      	ldr	r3, [r7, #8]
 8021fc8:	1c5a      	adds	r2, r3, #1
 8021fca:	60ba      	str	r2, [r7, #8]
 8021fcc:	b2ca      	uxtb	r2, r1
 8021fce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021fd0:	697b      	ldr	r3, [r7, #20]
 8021fd2:	3301      	adds	r3, #1
 8021fd4:	617b      	str	r3, [r7, #20]
 8021fd6:	697a      	ldr	r2, [r7, #20]
 8021fd8:	687b      	ldr	r3, [r7, #4]
 8021fda:	429a      	cmp	r2, r3
 8021fdc:	dbf0      	blt.n	8021fc0 <_read+0x12>
  }

  return len;
 8021fde:	687b      	ldr	r3, [r7, #4]
}
 8021fe0:	4618      	mov	r0, r3
 8021fe2:	3718      	adds	r7, #24
 8021fe4:	46bd      	mov	sp, r7
 8021fe6:	bd80      	pop	{r7, pc}

08021fe8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8021fe8:	b580      	push	{r7, lr}
 8021fea:	b086      	sub	sp, #24
 8021fec:	af00      	add	r7, sp, #0
 8021fee:	60f8      	str	r0, [r7, #12]
 8021ff0:	60b9      	str	r1, [r7, #8]
 8021ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021ff4:	2300      	movs	r3, #0
 8021ff6:	617b      	str	r3, [r7, #20]
 8021ff8:	e009      	b.n	802200e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8021ffa:	68bb      	ldr	r3, [r7, #8]
 8021ffc:	1c5a      	adds	r2, r3, #1
 8021ffe:	60ba      	str	r2, [r7, #8]
 8022000:	781b      	ldrb	r3, [r3, #0]
 8022002:	4618      	mov	r0, r3
 8022004:	f7fe ff18 	bl	8020e38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8022008:	697b      	ldr	r3, [r7, #20]
 802200a:	3301      	adds	r3, #1
 802200c:	617b      	str	r3, [r7, #20]
 802200e:	697a      	ldr	r2, [r7, #20]
 8022010:	687b      	ldr	r3, [r7, #4]
 8022012:	429a      	cmp	r2, r3
 8022014:	dbf1      	blt.n	8021ffa <_write+0x12>
  }
  return len;
 8022016:	687b      	ldr	r3, [r7, #4]
}
 8022018:	4618      	mov	r0, r3
 802201a:	3718      	adds	r7, #24
 802201c:	46bd      	mov	sp, r7
 802201e:	bd80      	pop	{r7, pc}

08022020 <_close>:

int _close(int file)
{
 8022020:	b480      	push	{r7}
 8022022:	b083      	sub	sp, #12
 8022024:	af00      	add	r7, sp, #0
 8022026:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8022028:	f04f 33ff 	mov.w	r3, #4294967295
}
 802202c:	4618      	mov	r0, r3
 802202e:	370c      	adds	r7, #12
 8022030:	46bd      	mov	sp, r7
 8022032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022036:	4770      	bx	lr

08022038 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8022038:	b480      	push	{r7}
 802203a:	b083      	sub	sp, #12
 802203c:	af00      	add	r7, sp, #0
 802203e:	6078      	str	r0, [r7, #4]
 8022040:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8022042:	683b      	ldr	r3, [r7, #0]
 8022044:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8022048:	605a      	str	r2, [r3, #4]
  return 0;
 802204a:	2300      	movs	r3, #0
}
 802204c:	4618      	mov	r0, r3
 802204e:	370c      	adds	r7, #12
 8022050:	46bd      	mov	sp, r7
 8022052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022056:	4770      	bx	lr

08022058 <_isatty>:

int _isatty(int file)
{
 8022058:	b480      	push	{r7}
 802205a:	b083      	sub	sp, #12
 802205c:	af00      	add	r7, sp, #0
 802205e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8022060:	2301      	movs	r3, #1
}
 8022062:	4618      	mov	r0, r3
 8022064:	370c      	adds	r7, #12
 8022066:	46bd      	mov	sp, r7
 8022068:	f85d 7b04 	ldr.w	r7, [sp], #4
 802206c:	4770      	bx	lr

0802206e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 802206e:	b480      	push	{r7}
 8022070:	b085      	sub	sp, #20
 8022072:	af00      	add	r7, sp, #0
 8022074:	60f8      	str	r0, [r7, #12]
 8022076:	60b9      	str	r1, [r7, #8]
 8022078:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 802207a:	2300      	movs	r3, #0
}
 802207c:	4618      	mov	r0, r3
 802207e:	3714      	adds	r7, #20
 8022080:	46bd      	mov	sp, r7
 8022082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022086:	4770      	bx	lr

08022088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8022088:	b580      	push	{r7, lr}
 802208a:	b086      	sub	sp, #24
 802208c:	af00      	add	r7, sp, #0
 802208e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8022090:	4a14      	ldr	r2, [pc, #80]	; (80220e4 <_sbrk+0x5c>)
 8022092:	4b15      	ldr	r3, [pc, #84]	; (80220e8 <_sbrk+0x60>)
 8022094:	1ad3      	subs	r3, r2, r3
 8022096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8022098:	697b      	ldr	r3, [r7, #20]
 802209a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 802209c:	4b13      	ldr	r3, [pc, #76]	; (80220ec <_sbrk+0x64>)
 802209e:	681b      	ldr	r3, [r3, #0]
 80220a0:	2b00      	cmp	r3, #0
 80220a2:	d102      	bne.n	80220aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80220a4:	4b11      	ldr	r3, [pc, #68]	; (80220ec <_sbrk+0x64>)
 80220a6:	4a12      	ldr	r2, [pc, #72]	; (80220f0 <_sbrk+0x68>)
 80220a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80220aa:	4b10      	ldr	r3, [pc, #64]	; (80220ec <_sbrk+0x64>)
 80220ac:	681a      	ldr	r2, [r3, #0]
 80220ae:	687b      	ldr	r3, [r7, #4]
 80220b0:	4413      	add	r3, r2
 80220b2:	693a      	ldr	r2, [r7, #16]
 80220b4:	429a      	cmp	r2, r3
 80220b6:	d207      	bcs.n	80220c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80220b8:	f00b ff62 	bl	802df80 <__errno>
 80220bc:	4603      	mov	r3, r0
 80220be:	220c      	movs	r2, #12
 80220c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80220c2:	f04f 33ff 	mov.w	r3, #4294967295
 80220c6:	e009      	b.n	80220dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80220c8:	4b08      	ldr	r3, [pc, #32]	; (80220ec <_sbrk+0x64>)
 80220ca:	681b      	ldr	r3, [r3, #0]
 80220cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80220ce:	4b07      	ldr	r3, [pc, #28]	; (80220ec <_sbrk+0x64>)
 80220d0:	681a      	ldr	r2, [r3, #0]
 80220d2:	687b      	ldr	r3, [r7, #4]
 80220d4:	4413      	add	r3, r2
 80220d6:	4a05      	ldr	r2, [pc, #20]	; (80220ec <_sbrk+0x64>)
 80220d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80220da:	68fb      	ldr	r3, [r7, #12]
}
 80220dc:	4618      	mov	r0, r3
 80220de:	3718      	adds	r7, #24
 80220e0:	46bd      	mov	sp, r7
 80220e2:	bd80      	pop	{r7, pc}
 80220e4:	20030000 	.word	0x20030000
 80220e8:	00000400 	.word	0x00000400
 80220ec:	20000898 	.word	0x20000898
 80220f0:	20001208 	.word	0x20001208

080220f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80220f4:	b480      	push	{r7}
 80220f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80220f8:	4b07      	ldr	r3, [pc, #28]	; (8022118 <SystemInit+0x24>)
 80220fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80220fe:	4a06      	ldr	r2, [pc, #24]	; (8022118 <SystemInit+0x24>)
 8022100:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8022104:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8022108:	4b03      	ldr	r3, [pc, #12]	; (8022118 <SystemInit+0x24>)
 802210a:	4a04      	ldr	r2, [pc, #16]	; (802211c <SystemInit+0x28>)
 802210c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 802210e:	bf00      	nop
 8022110:	46bd      	mov	sp, r7
 8022112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022116:	4770      	bx	lr
 8022118:	e000ed00 	.word	0xe000ed00
 802211c:	08020000 	.word	0x08020000

08022120 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8022120:	f8df d034 	ldr.w	sp, [pc, #52]	; 8022158 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8022124:	480d      	ldr	r0, [pc, #52]	; (802215c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8022126:	490e      	ldr	r1, [pc, #56]	; (8022160 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8022128:	4a0e      	ldr	r2, [pc, #56]	; (8022164 <LoopFillZerobss+0x1e>)
  movs r3, #0
 802212a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 802212c:	e002      	b.n	8022134 <LoopCopyDataInit>

0802212e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 802212e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8022130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8022132:	3304      	adds	r3, #4

08022134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8022134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8022136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8022138:	d3f9      	bcc.n	802212e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 802213a:	4a0b      	ldr	r2, [pc, #44]	; (8022168 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 802213c:	4c0b      	ldr	r4, [pc, #44]	; (802216c <LoopFillZerobss+0x26>)
  movs r3, #0
 802213e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8022140:	e001      	b.n	8022146 <LoopFillZerobss>

08022142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8022142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8022144:	3204      	adds	r2, #4

08022146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8022146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8022148:	d3fb      	bcc.n	8022142 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 802214a:	f7ff ffd3 	bl	80220f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802214e:	f00b ff1d 	bl	802df8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8022152:	f7fe fa1f 	bl	8020594 <main>
  bx  lr    
 8022156:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8022158:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 802215c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8022160:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 8022164:	08031a10 	.word	0x08031a10
  ldr r2, =_sbss
 8022168:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 802216c:	20001204 	.word	0x20001204

08022170 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8022170:	e7fe      	b.n	8022170 <ADC_IRQHandler>

08022172 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8022172:	b580      	push	{r7, lr}
 8022174:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8022176:	f000 fa5d 	bl	8022634 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 802217a:	20ca      	movs	r0, #202	; 0xca
 802217c:	f000 f95d 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8022180:	20c3      	movs	r0, #195	; 0xc3
 8022182:	f000 f967 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8022186:	2008      	movs	r0, #8
 8022188:	f000 f964 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 802218c:	2050      	movs	r0, #80	; 0x50
 802218e:	f000 f961 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8022192:	20cf      	movs	r0, #207	; 0xcf
 8022194:	f000 f951 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022198:	2000      	movs	r0, #0
 802219a:	f000 f95b 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 802219e:	20c1      	movs	r0, #193	; 0xc1
 80221a0:	f000 f958 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80221a4:	2030      	movs	r0, #48	; 0x30
 80221a6:	f000 f955 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80221aa:	20ed      	movs	r0, #237	; 0xed
 80221ac:	f000 f945 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80221b0:	2064      	movs	r0, #100	; 0x64
 80221b2:	f000 f94f 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80221b6:	2003      	movs	r0, #3
 80221b8:	f000 f94c 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80221bc:	2012      	movs	r0, #18
 80221be:	f000 f949 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80221c2:	2081      	movs	r0, #129	; 0x81
 80221c4:	f000 f946 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80221c8:	20e8      	movs	r0, #232	; 0xe8
 80221ca:	f000 f936 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80221ce:	2085      	movs	r0, #133	; 0x85
 80221d0:	f000 f940 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80221d4:	2000      	movs	r0, #0
 80221d6:	f000 f93d 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80221da:	2078      	movs	r0, #120	; 0x78
 80221dc:	f000 f93a 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80221e0:	20cb      	movs	r0, #203	; 0xcb
 80221e2:	f000 f92a 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80221e6:	2039      	movs	r0, #57	; 0x39
 80221e8:	f000 f934 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80221ec:	202c      	movs	r0, #44	; 0x2c
 80221ee:	f000 f931 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80221f2:	2000      	movs	r0, #0
 80221f4:	f000 f92e 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80221f8:	2034      	movs	r0, #52	; 0x34
 80221fa:	f000 f92b 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80221fe:	2002      	movs	r0, #2
 8022200:	f000 f928 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8022204:	20f7      	movs	r0, #247	; 0xf7
 8022206:	f000 f918 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 802220a:	2020      	movs	r0, #32
 802220c:	f000 f922 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8022210:	20ea      	movs	r0, #234	; 0xea
 8022212:	f000 f912 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022216:	2000      	movs	r0, #0
 8022218:	f000 f91c 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 802221c:	2000      	movs	r0, #0
 802221e:	f000 f919 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8022222:	20b1      	movs	r0, #177	; 0xb1
 8022224:	f000 f909 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022228:	2000      	movs	r0, #0
 802222a:	f000 f913 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 802222e:	201b      	movs	r0, #27
 8022230:	f000 f910 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8022234:	20b6      	movs	r0, #182	; 0xb6
 8022236:	f000 f900 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 802223a:	200a      	movs	r0, #10
 802223c:	f000 f90a 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8022240:	20a2      	movs	r0, #162	; 0xa2
 8022242:	f000 f907 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8022246:	20c0      	movs	r0, #192	; 0xc0
 8022248:	f000 f8f7 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 802224c:	2010      	movs	r0, #16
 802224e:	f000 f901 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8022252:	20c1      	movs	r0, #193	; 0xc1
 8022254:	f000 f8f1 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8022258:	2010      	movs	r0, #16
 802225a:	f000 f8fb 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 802225e:	20c5      	movs	r0, #197	; 0xc5
 8022260:	f000 f8eb 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8022264:	2045      	movs	r0, #69	; 0x45
 8022266:	f000 f8f5 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 802226a:	2015      	movs	r0, #21
 802226c:	f000 f8f2 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8022270:	20c7      	movs	r0, #199	; 0xc7
 8022272:	f000 f8e2 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8022276:	2090      	movs	r0, #144	; 0x90
 8022278:	f000 f8ec 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 802227c:	2036      	movs	r0, #54	; 0x36
 802227e:	f000 f8dc 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8022282:	20c8      	movs	r0, #200	; 0xc8
 8022284:	f000 f8e6 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8022288:	20f2      	movs	r0, #242	; 0xf2
 802228a:	f000 f8d6 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 802228e:	2000      	movs	r0, #0
 8022290:	f000 f8e0 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8022294:	20b0      	movs	r0, #176	; 0xb0
 8022296:	f000 f8d0 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 802229a:	20c2      	movs	r0, #194	; 0xc2
 802229c:	f000 f8da 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80222a0:	20b6      	movs	r0, #182	; 0xb6
 80222a2:	f000 f8ca 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80222a6:	200a      	movs	r0, #10
 80222a8:	f000 f8d4 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80222ac:	20a7      	movs	r0, #167	; 0xa7
 80222ae:	f000 f8d1 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80222b2:	2027      	movs	r0, #39	; 0x27
 80222b4:	f000 f8ce 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80222b8:	2004      	movs	r0, #4
 80222ba:	f000 f8cb 	bl	8022454 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80222be:	202a      	movs	r0, #42	; 0x2a
 80222c0:	f000 f8bb 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80222c4:	2000      	movs	r0, #0
 80222c6:	f000 f8c5 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80222ca:	2000      	movs	r0, #0
 80222cc:	f000 f8c2 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80222d0:	2000      	movs	r0, #0
 80222d2:	f000 f8bf 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80222d6:	20ef      	movs	r0, #239	; 0xef
 80222d8:	f000 f8bc 	bl	8022454 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80222dc:	202b      	movs	r0, #43	; 0x2b
 80222de:	f000 f8ac 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80222e2:	2000      	movs	r0, #0
 80222e4:	f000 f8b6 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80222e8:	2000      	movs	r0, #0
 80222ea:	f000 f8b3 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80222ee:	2001      	movs	r0, #1
 80222f0:	f000 f8b0 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80222f4:	203f      	movs	r0, #63	; 0x3f
 80222f6:	f000 f8ad 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80222fa:	20f6      	movs	r0, #246	; 0xf6
 80222fc:	f000 f89d 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8022300:	2001      	movs	r0, #1
 8022302:	f000 f8a7 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022306:	2000      	movs	r0, #0
 8022308:	f000 f8a4 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 802230c:	2006      	movs	r0, #6
 802230e:	f000 f8a1 	bl	8022454 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8022312:	202c      	movs	r0, #44	; 0x2c
 8022314:	f000 f891 	bl	802243a <ili9341_WriteReg>
  LCD_Delay(200);
 8022318:	20c8      	movs	r0, #200	; 0xc8
 802231a:	f000 fa79 	bl	8022810 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 802231e:	2026      	movs	r0, #38	; 0x26
 8022320:	f000 f88b 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8022324:	2001      	movs	r0, #1
 8022326:	f000 f895 	bl	8022454 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 802232a:	20e0      	movs	r0, #224	; 0xe0
 802232c:	f000 f885 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8022330:	200f      	movs	r0, #15
 8022332:	f000 f88f 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8022336:	2029      	movs	r0, #41	; 0x29
 8022338:	f000 f88c 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 802233c:	2024      	movs	r0, #36	; 0x24
 802233e:	f000 f889 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8022342:	200c      	movs	r0, #12
 8022344:	f000 f886 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8022348:	200e      	movs	r0, #14
 802234a:	f000 f883 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 802234e:	2009      	movs	r0, #9
 8022350:	f000 f880 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8022354:	204e      	movs	r0, #78	; 0x4e
 8022356:	f000 f87d 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 802235a:	2078      	movs	r0, #120	; 0x78
 802235c:	f000 f87a 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8022360:	203c      	movs	r0, #60	; 0x3c
 8022362:	f000 f877 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8022366:	2009      	movs	r0, #9
 8022368:	f000 f874 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 802236c:	2013      	movs	r0, #19
 802236e:	f000 f871 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8022372:	2005      	movs	r0, #5
 8022374:	f000 f86e 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8022378:	2017      	movs	r0, #23
 802237a:	f000 f86b 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 802237e:	2011      	movs	r0, #17
 8022380:	f000 f868 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022384:	2000      	movs	r0, #0
 8022386:	f000 f865 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 802238a:	20e1      	movs	r0, #225	; 0xe1
 802238c:	f000 f855 	bl	802243a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022390:	2000      	movs	r0, #0
 8022392:	f000 f85f 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8022396:	2016      	movs	r0, #22
 8022398:	f000 f85c 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 802239c:	201b      	movs	r0, #27
 802239e:	f000 f859 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80223a2:	2004      	movs	r0, #4
 80223a4:	f000 f856 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80223a8:	2011      	movs	r0, #17
 80223aa:	f000 f853 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80223ae:	2007      	movs	r0, #7
 80223b0:	f000 f850 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80223b4:	2031      	movs	r0, #49	; 0x31
 80223b6:	f000 f84d 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80223ba:	2033      	movs	r0, #51	; 0x33
 80223bc:	f000 f84a 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80223c0:	2042      	movs	r0, #66	; 0x42
 80223c2:	f000 f847 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80223c6:	2005      	movs	r0, #5
 80223c8:	f000 f844 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80223cc:	200c      	movs	r0, #12
 80223ce:	f000 f841 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80223d2:	200a      	movs	r0, #10
 80223d4:	f000 f83e 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80223d8:	2028      	movs	r0, #40	; 0x28
 80223da:	f000 f83b 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80223de:	202f      	movs	r0, #47	; 0x2f
 80223e0:	f000 f838 	bl	8022454 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80223e4:	200f      	movs	r0, #15
 80223e6:	f000 f835 	bl	8022454 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80223ea:	2011      	movs	r0, #17
 80223ec:	f000 f825 	bl	802243a <ili9341_WriteReg>
  LCD_Delay(200);
 80223f0:	20c8      	movs	r0, #200	; 0xc8
 80223f2:	f000 fa0d 	bl	8022810 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80223f6:	2029      	movs	r0, #41	; 0x29
 80223f8:	f000 f81f 	bl	802243a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80223fc:	202c      	movs	r0, #44	; 0x2c
 80223fe:	f000 f81c 	bl	802243a <ili9341_WriteReg>
}
 8022402:	bf00      	nop
 8022404:	bd80      	pop	{r7, pc}

08022406 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8022406:	b580      	push	{r7, lr}
 8022408:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 802240a:	f000 f913 	bl	8022634 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 802240e:	2103      	movs	r1, #3
 8022410:	20d3      	movs	r0, #211	; 0xd3
 8022412:	f000 f82c 	bl	802246e <ili9341_ReadData>
 8022416:	4603      	mov	r3, r0
 8022418:	b29b      	uxth	r3, r3
}
 802241a:	4618      	mov	r0, r3
 802241c:	bd80      	pop	{r7, pc}

0802241e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 802241e:	b580      	push	{r7, lr}
 8022420:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8022422:	2029      	movs	r0, #41	; 0x29
 8022424:	f000 f809 	bl	802243a <ili9341_WriteReg>
}
 8022428:	bf00      	nop
 802242a:	bd80      	pop	{r7, pc}

0802242c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 802242c:	b580      	push	{r7, lr}
 802242e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8022430:	2028      	movs	r0, #40	; 0x28
 8022432:	f000 f802 	bl	802243a <ili9341_WriteReg>
}
 8022436:	bf00      	nop
 8022438:	bd80      	pop	{r7, pc}

0802243a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 802243a:	b580      	push	{r7, lr}
 802243c:	b082      	sub	sp, #8
 802243e:	af00      	add	r7, sp, #0
 8022440:	4603      	mov	r3, r0
 8022442:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8022444:	79fb      	ldrb	r3, [r7, #7]
 8022446:	4618      	mov	r0, r3
 8022448:	f000 f98e 	bl	8022768 <LCD_IO_WriteReg>
}
 802244c:	bf00      	nop
 802244e:	3708      	adds	r7, #8
 8022450:	46bd      	mov	sp, r7
 8022452:	bd80      	pop	{r7, pc}

08022454 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8022454:	b580      	push	{r7, lr}
 8022456:	b082      	sub	sp, #8
 8022458:	af00      	add	r7, sp, #0
 802245a:	4603      	mov	r3, r0
 802245c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 802245e:	88fb      	ldrh	r3, [r7, #6]
 8022460:	4618      	mov	r0, r3
 8022462:	f000 f95f 	bl	8022724 <LCD_IO_WriteData>
}
 8022466:	bf00      	nop
 8022468:	3708      	adds	r7, #8
 802246a:	46bd      	mov	sp, r7
 802246c:	bd80      	pop	{r7, pc}

0802246e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 802246e:	b580      	push	{r7, lr}
 8022470:	b082      	sub	sp, #8
 8022472:	af00      	add	r7, sp, #0
 8022474:	4603      	mov	r3, r0
 8022476:	460a      	mov	r2, r1
 8022478:	80fb      	strh	r3, [r7, #6]
 802247a:	4613      	mov	r3, r2
 802247c:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 802247e:	797a      	ldrb	r2, [r7, #5]
 8022480:	88fb      	ldrh	r3, [r7, #6]
 8022482:	4611      	mov	r1, r2
 8022484:	4618      	mov	r0, r3
 8022486:	f000 f991 	bl	80227ac <LCD_IO_ReadData>
 802248a:	4603      	mov	r3, r0
}
 802248c:	4618      	mov	r0, r3
 802248e:	3708      	adds	r7, #8
 8022490:	46bd      	mov	sp, r7
 8022492:	bd80      	pop	{r7, pc}

08022494 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8022494:	b480      	push	{r7}
 8022496:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8022498:	23f0      	movs	r3, #240	; 0xf0
}
 802249a:	4618      	mov	r0, r3
 802249c:	46bd      	mov	sp, r7
 802249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224a2:	4770      	bx	lr

080224a4 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80224a4:	b480      	push	{r7}
 80224a6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80224a8:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80224ac:	4618      	mov	r0, r3
 80224ae:	46bd      	mov	sp, r7
 80224b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224b4:	4770      	bx	lr
	...

080224b8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80224b8:	b580      	push	{r7, lr}
 80224ba:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80224bc:	4819      	ldr	r0, [pc, #100]	; (8022524 <SPIx_Init+0x6c>)
 80224be:	f006 fb2a 	bl	8028b16 <HAL_SPI_GetState>
 80224c2:	4603      	mov	r3, r0
 80224c4:	2b00      	cmp	r3, #0
 80224c6:	d12b      	bne.n	8022520 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80224c8:	4b16      	ldr	r3, [pc, #88]	; (8022524 <SPIx_Init+0x6c>)
 80224ca:	4a17      	ldr	r2, [pc, #92]	; (8022528 <SPIx_Init+0x70>)
 80224cc:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80224ce:	4b15      	ldr	r3, [pc, #84]	; (8022524 <SPIx_Init+0x6c>)
 80224d0:	2218      	movs	r2, #24
 80224d2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80224d4:	4b13      	ldr	r3, [pc, #76]	; (8022524 <SPIx_Init+0x6c>)
 80224d6:	2200      	movs	r2, #0
 80224d8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80224da:	4b12      	ldr	r3, [pc, #72]	; (8022524 <SPIx_Init+0x6c>)
 80224dc:	2200      	movs	r2, #0
 80224de:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80224e0:	4b10      	ldr	r3, [pc, #64]	; (8022524 <SPIx_Init+0x6c>)
 80224e2:	2200      	movs	r2, #0
 80224e4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80224e6:	4b0f      	ldr	r3, [pc, #60]	; (8022524 <SPIx_Init+0x6c>)
 80224e8:	2200      	movs	r2, #0
 80224ea:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80224ec:	4b0d      	ldr	r3, [pc, #52]	; (8022524 <SPIx_Init+0x6c>)
 80224ee:	2207      	movs	r2, #7
 80224f0:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80224f2:	4b0c      	ldr	r3, [pc, #48]	; (8022524 <SPIx_Init+0x6c>)
 80224f4:	2200      	movs	r2, #0
 80224f6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80224f8:	4b0a      	ldr	r3, [pc, #40]	; (8022524 <SPIx_Init+0x6c>)
 80224fa:	2200      	movs	r2, #0
 80224fc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80224fe:	4b09      	ldr	r3, [pc, #36]	; (8022524 <SPIx_Init+0x6c>)
 8022500:	f44f 7200 	mov.w	r2, #512	; 0x200
 8022504:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8022506:	4b07      	ldr	r3, [pc, #28]	; (8022524 <SPIx_Init+0x6c>)
 8022508:	2200      	movs	r2, #0
 802250a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 802250c:	4b05      	ldr	r3, [pc, #20]	; (8022524 <SPIx_Init+0x6c>)
 802250e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8022512:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8022514:	4803      	ldr	r0, [pc, #12]	; (8022524 <SPIx_Init+0x6c>)
 8022516:	f000 f853 	bl	80225c0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 802251a:	4802      	ldr	r0, [pc, #8]	; (8022524 <SPIx_Init+0x6c>)
 802251c:	f005 fe5b 	bl	80281d6 <HAL_SPI_Init>
  } 
}
 8022520:	bf00      	nop
 8022522:	bd80      	pop	{r7, pc}
 8022524:	2000089c 	.word	0x2000089c
 8022528:	40015000 	.word	0x40015000

0802252c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 802252c:	b580      	push	{r7, lr}
 802252e:	b084      	sub	sp, #16
 8022530:	af00      	add	r7, sp, #0
 8022532:	4603      	mov	r3, r0
 8022534:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8022536:	2300      	movs	r3, #0
 8022538:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 802253a:	79fb      	ldrb	r3, [r7, #7]
 802253c:	b29a      	uxth	r2, r3
 802253e:	4b09      	ldr	r3, [pc, #36]	; (8022564 <SPIx_Read+0x38>)
 8022540:	681b      	ldr	r3, [r3, #0]
 8022542:	f107 0108 	add.w	r1, r7, #8
 8022546:	4808      	ldr	r0, [pc, #32]	; (8022568 <SPIx_Read+0x3c>)
 8022548:	f006 f832 	bl	80285b0 <HAL_SPI_Receive>
 802254c:	4603      	mov	r3, r0
 802254e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8022550:	7bfb      	ldrb	r3, [r7, #15]
 8022552:	2b00      	cmp	r3, #0
 8022554:	d001      	beq.n	802255a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8022556:	f000 f827 	bl	80225a8 <SPIx_Error>
  }
  
  return readvalue;
 802255a:	68bb      	ldr	r3, [r7, #8]
}
 802255c:	4618      	mov	r0, r3
 802255e:	3710      	adds	r7, #16
 8022560:	46bd      	mov	sp, r7
 8022562:	bd80      	pop	{r7, pc}
 8022564:	20000040 	.word	0x20000040
 8022568:	2000089c 	.word	0x2000089c

0802256c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 802256c:	b580      	push	{r7, lr}
 802256e:	b084      	sub	sp, #16
 8022570:	af00      	add	r7, sp, #0
 8022572:	4603      	mov	r3, r0
 8022574:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8022576:	2300      	movs	r3, #0
 8022578:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 802257a:	4b09      	ldr	r3, [pc, #36]	; (80225a0 <SPIx_Write+0x34>)
 802257c:	681b      	ldr	r3, [r3, #0]
 802257e:	1db9      	adds	r1, r7, #6
 8022580:	2201      	movs	r2, #1
 8022582:	4808      	ldr	r0, [pc, #32]	; (80225a4 <SPIx_Write+0x38>)
 8022584:	f005 fed8 	bl	8028338 <HAL_SPI_Transmit>
 8022588:	4603      	mov	r3, r0
 802258a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 802258c:	7bfb      	ldrb	r3, [r7, #15]
 802258e:	2b00      	cmp	r3, #0
 8022590:	d001      	beq.n	8022596 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8022592:	f000 f809 	bl	80225a8 <SPIx_Error>
  }
}
 8022596:	bf00      	nop
 8022598:	3710      	adds	r7, #16
 802259a:	46bd      	mov	sp, r7
 802259c:	bd80      	pop	{r7, pc}
 802259e:	bf00      	nop
 80225a0:	20000040 	.word	0x20000040
 80225a4:	2000089c 	.word	0x2000089c

080225a8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80225a8:	b580      	push	{r7, lr}
 80225aa:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80225ac:	4803      	ldr	r0, [pc, #12]	; (80225bc <SPIx_Error+0x14>)
 80225ae:	f005 fe9b 	bl	80282e8 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80225b2:	f7ff ff81 	bl	80224b8 <SPIx_Init>
}
 80225b6:	bf00      	nop
 80225b8:	bd80      	pop	{r7, pc}
 80225ba:	bf00      	nop
 80225bc:	2000089c 	.word	0x2000089c

080225c0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80225c0:	b580      	push	{r7, lr}
 80225c2:	b08a      	sub	sp, #40	; 0x28
 80225c4:	af00      	add	r7, sp, #0
 80225c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80225c8:	2300      	movs	r3, #0
 80225ca:	613b      	str	r3, [r7, #16]
 80225cc:	4b17      	ldr	r3, [pc, #92]	; (802262c <SPIx_MspInit+0x6c>)
 80225ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80225d0:	4a16      	ldr	r2, [pc, #88]	; (802262c <SPIx_MspInit+0x6c>)
 80225d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80225d6:	6453      	str	r3, [r2, #68]	; 0x44
 80225d8:	4b14      	ldr	r3, [pc, #80]	; (802262c <SPIx_MspInit+0x6c>)
 80225da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80225dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80225e0:	613b      	str	r3, [r7, #16]
 80225e2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80225e4:	2300      	movs	r3, #0
 80225e6:	60fb      	str	r3, [r7, #12]
 80225e8:	4b10      	ldr	r3, [pc, #64]	; (802262c <SPIx_MspInit+0x6c>)
 80225ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80225ec:	4a0f      	ldr	r2, [pc, #60]	; (802262c <SPIx_MspInit+0x6c>)
 80225ee:	f043 0320 	orr.w	r3, r3, #32
 80225f2:	6313      	str	r3, [r2, #48]	; 0x30
 80225f4:	4b0d      	ldr	r3, [pc, #52]	; (802262c <SPIx_MspInit+0x6c>)
 80225f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80225f8:	f003 0320 	and.w	r3, r3, #32
 80225fc:	60fb      	str	r3, [r7, #12]
 80225fe:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8022600:	f44f 7360 	mov.w	r3, #896	; 0x380
 8022604:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8022606:	2302      	movs	r3, #2
 8022608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 802260a:	2302      	movs	r3, #2
 802260c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 802260e:	2301      	movs	r3, #1
 8022610:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8022612:	2305      	movs	r3, #5
 8022614:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8022616:	f107 0314 	add.w	r3, r7, #20
 802261a:	4619      	mov	r1, r3
 802261c:	4804      	ldr	r0, [pc, #16]	; (8022630 <SPIx_MspInit+0x70>)
 802261e:	f002 f9fb 	bl	8024a18 <HAL_GPIO_Init>
}
 8022622:	bf00      	nop
 8022624:	3728      	adds	r7, #40	; 0x28
 8022626:	46bd      	mov	sp, r7
 8022628:	bd80      	pop	{r7, pc}
 802262a:	bf00      	nop
 802262c:	40023800 	.word	0x40023800
 8022630:	40021400 	.word	0x40021400

08022634 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8022634:	b580      	push	{r7, lr}
 8022636:	b088      	sub	sp, #32
 8022638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 802263a:	4b36      	ldr	r3, [pc, #216]	; (8022714 <LCD_IO_Init+0xe0>)
 802263c:	781b      	ldrb	r3, [r3, #0]
 802263e:	2b00      	cmp	r3, #0
 8022640:	d164      	bne.n	802270c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8022642:	4b34      	ldr	r3, [pc, #208]	; (8022714 <LCD_IO_Init+0xe0>)
 8022644:	2201      	movs	r2, #1
 8022646:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8022648:	2300      	movs	r3, #0
 802264a:	60bb      	str	r3, [r7, #8]
 802264c:	4b32      	ldr	r3, [pc, #200]	; (8022718 <LCD_IO_Init+0xe4>)
 802264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022650:	4a31      	ldr	r2, [pc, #196]	; (8022718 <LCD_IO_Init+0xe4>)
 8022652:	f043 0308 	orr.w	r3, r3, #8
 8022656:	6313      	str	r3, [r2, #48]	; 0x30
 8022658:	4b2f      	ldr	r3, [pc, #188]	; (8022718 <LCD_IO_Init+0xe4>)
 802265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802265c:	f003 0308 	and.w	r3, r3, #8
 8022660:	60bb      	str	r3, [r7, #8]
 8022662:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8022664:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8022668:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 802266a:	2301      	movs	r3, #1
 802266c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 802266e:	2300      	movs	r3, #0
 8022670:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8022672:	2302      	movs	r3, #2
 8022674:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8022676:	f107 030c 	add.w	r3, r7, #12
 802267a:	4619      	mov	r1, r3
 802267c:	4827      	ldr	r0, [pc, #156]	; (802271c <LCD_IO_Init+0xe8>)
 802267e:	f002 f9cb 	bl	8024a18 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8022682:	2300      	movs	r3, #0
 8022684:	607b      	str	r3, [r7, #4]
 8022686:	4b24      	ldr	r3, [pc, #144]	; (8022718 <LCD_IO_Init+0xe4>)
 8022688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802268a:	4a23      	ldr	r2, [pc, #140]	; (8022718 <LCD_IO_Init+0xe4>)
 802268c:	f043 0308 	orr.w	r3, r3, #8
 8022690:	6313      	str	r3, [r2, #48]	; 0x30
 8022692:	4b21      	ldr	r3, [pc, #132]	; (8022718 <LCD_IO_Init+0xe4>)
 8022694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022696:	f003 0308 	and.w	r3, r3, #8
 802269a:	607b      	str	r3, [r7, #4]
 802269c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 802269e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80226a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80226a4:	2301      	movs	r3, #1
 80226a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80226a8:	2300      	movs	r3, #0
 80226aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80226ac:	2302      	movs	r3, #2
 80226ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80226b0:	f107 030c 	add.w	r3, r7, #12
 80226b4:	4619      	mov	r1, r3
 80226b6:	4819      	ldr	r0, [pc, #100]	; (802271c <LCD_IO_Init+0xe8>)
 80226b8:	f002 f9ae 	bl	8024a18 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80226bc:	2300      	movs	r3, #0
 80226be:	603b      	str	r3, [r7, #0]
 80226c0:	4b15      	ldr	r3, [pc, #84]	; (8022718 <LCD_IO_Init+0xe4>)
 80226c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80226c4:	4a14      	ldr	r2, [pc, #80]	; (8022718 <LCD_IO_Init+0xe4>)
 80226c6:	f043 0304 	orr.w	r3, r3, #4
 80226ca:	6313      	str	r3, [r2, #48]	; 0x30
 80226cc:	4b12      	ldr	r3, [pc, #72]	; (8022718 <LCD_IO_Init+0xe4>)
 80226ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80226d0:	f003 0304 	and.w	r3, r3, #4
 80226d4:	603b      	str	r3, [r7, #0]
 80226d6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80226d8:	2304      	movs	r3, #4
 80226da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80226dc:	2301      	movs	r3, #1
 80226de:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80226e0:	2300      	movs	r3, #0
 80226e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80226e4:	2302      	movs	r3, #2
 80226e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80226e8:	f107 030c 	add.w	r3, r7, #12
 80226ec:	4619      	mov	r1, r3
 80226ee:	480c      	ldr	r0, [pc, #48]	; (8022720 <LCD_IO_Init+0xec>)
 80226f0:	f002 f992 	bl	8024a18 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80226f4:	2200      	movs	r2, #0
 80226f6:	2104      	movs	r1, #4
 80226f8:	4809      	ldr	r0, [pc, #36]	; (8022720 <LCD_IO_Init+0xec>)
 80226fa:	f002 fc45 	bl	8024f88 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80226fe:	2201      	movs	r2, #1
 8022700:	2104      	movs	r1, #4
 8022702:	4807      	ldr	r0, [pc, #28]	; (8022720 <LCD_IO_Init+0xec>)
 8022704:	f002 fc40 	bl	8024f88 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8022708:	f7ff fed6 	bl	80224b8 <SPIx_Init>
  }
}
 802270c:	bf00      	nop
 802270e:	3720      	adds	r7, #32
 8022710:	46bd      	mov	sp, r7
 8022712:	bd80      	pop	{r7, pc}
 8022714:	200008f4 	.word	0x200008f4
 8022718:	40023800 	.word	0x40023800
 802271c:	40020c00 	.word	0x40020c00
 8022720:	40020800 	.word	0x40020800

08022724 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8022724:	b580      	push	{r7, lr}
 8022726:	b082      	sub	sp, #8
 8022728:	af00      	add	r7, sp, #0
 802272a:	4603      	mov	r3, r0
 802272c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 802272e:	2201      	movs	r2, #1
 8022730:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8022734:	480a      	ldr	r0, [pc, #40]	; (8022760 <LCD_IO_WriteData+0x3c>)
 8022736:	f002 fc27 	bl	8024f88 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 802273a:	2200      	movs	r2, #0
 802273c:	2104      	movs	r1, #4
 802273e:	4809      	ldr	r0, [pc, #36]	; (8022764 <LCD_IO_WriteData+0x40>)
 8022740:	f002 fc22 	bl	8024f88 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8022744:	88fb      	ldrh	r3, [r7, #6]
 8022746:	4618      	mov	r0, r3
 8022748:	f7ff ff10 	bl	802256c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 802274c:	2201      	movs	r2, #1
 802274e:	2104      	movs	r1, #4
 8022750:	4804      	ldr	r0, [pc, #16]	; (8022764 <LCD_IO_WriteData+0x40>)
 8022752:	f002 fc19 	bl	8024f88 <HAL_GPIO_WritePin>
}
 8022756:	bf00      	nop
 8022758:	3708      	adds	r7, #8
 802275a:	46bd      	mov	sp, r7
 802275c:	bd80      	pop	{r7, pc}
 802275e:	bf00      	nop
 8022760:	40020c00 	.word	0x40020c00
 8022764:	40020800 	.word	0x40020800

08022768 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8022768:	b580      	push	{r7, lr}
 802276a:	b082      	sub	sp, #8
 802276c:	af00      	add	r7, sp, #0
 802276e:	4603      	mov	r3, r0
 8022770:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8022772:	2200      	movs	r2, #0
 8022774:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8022778:	480a      	ldr	r0, [pc, #40]	; (80227a4 <LCD_IO_WriteReg+0x3c>)
 802277a:	f002 fc05 	bl	8024f88 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 802277e:	2200      	movs	r2, #0
 8022780:	2104      	movs	r1, #4
 8022782:	4809      	ldr	r0, [pc, #36]	; (80227a8 <LCD_IO_WriteReg+0x40>)
 8022784:	f002 fc00 	bl	8024f88 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8022788:	79fb      	ldrb	r3, [r7, #7]
 802278a:	b29b      	uxth	r3, r3
 802278c:	4618      	mov	r0, r3
 802278e:	f7ff feed 	bl	802256c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8022792:	2201      	movs	r2, #1
 8022794:	2104      	movs	r1, #4
 8022796:	4804      	ldr	r0, [pc, #16]	; (80227a8 <LCD_IO_WriteReg+0x40>)
 8022798:	f002 fbf6 	bl	8024f88 <HAL_GPIO_WritePin>
}
 802279c:	bf00      	nop
 802279e:	3708      	adds	r7, #8
 80227a0:	46bd      	mov	sp, r7
 80227a2:	bd80      	pop	{r7, pc}
 80227a4:	40020c00 	.word	0x40020c00
 80227a8:	40020800 	.word	0x40020800

080227ac <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80227ac:	b580      	push	{r7, lr}
 80227ae:	b084      	sub	sp, #16
 80227b0:	af00      	add	r7, sp, #0
 80227b2:	4603      	mov	r3, r0
 80227b4:	460a      	mov	r2, r1
 80227b6:	80fb      	strh	r3, [r7, #6]
 80227b8:	4613      	mov	r3, r2
 80227ba:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80227bc:	2300      	movs	r3, #0
 80227be:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80227c0:	2200      	movs	r2, #0
 80227c2:	2104      	movs	r1, #4
 80227c4:	4810      	ldr	r0, [pc, #64]	; (8022808 <LCD_IO_ReadData+0x5c>)
 80227c6:	f002 fbdf 	bl	8024f88 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80227ca:	2200      	movs	r2, #0
 80227cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80227d0:	480e      	ldr	r0, [pc, #56]	; (802280c <LCD_IO_ReadData+0x60>)
 80227d2:	f002 fbd9 	bl	8024f88 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80227d6:	88fb      	ldrh	r3, [r7, #6]
 80227d8:	4618      	mov	r0, r3
 80227da:	f7ff fec7 	bl	802256c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80227de:	797b      	ldrb	r3, [r7, #5]
 80227e0:	4618      	mov	r0, r3
 80227e2:	f7ff fea3 	bl	802252c <SPIx_Read>
 80227e6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80227e8:	2201      	movs	r2, #1
 80227ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80227ee:	4807      	ldr	r0, [pc, #28]	; (802280c <LCD_IO_ReadData+0x60>)
 80227f0:	f002 fbca 	bl	8024f88 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80227f4:	2201      	movs	r2, #1
 80227f6:	2104      	movs	r1, #4
 80227f8:	4803      	ldr	r0, [pc, #12]	; (8022808 <LCD_IO_ReadData+0x5c>)
 80227fa:	f002 fbc5 	bl	8024f88 <HAL_GPIO_WritePin>
  
  return readvalue;
 80227fe:	68fb      	ldr	r3, [r7, #12]
}
 8022800:	4618      	mov	r0, r3
 8022802:	3710      	adds	r7, #16
 8022804:	46bd      	mov	sp, r7
 8022806:	bd80      	pop	{r7, pc}
 8022808:	40020800 	.word	0x40020800
 802280c:	40020c00 	.word	0x40020c00

08022810 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8022810:	b580      	push	{r7, lr}
 8022812:	b082      	sub	sp, #8
 8022814:	af00      	add	r7, sp, #0
 8022816:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8022818:	6878      	ldr	r0, [r7, #4]
 802281a:	f000 fecd 	bl	80235b8 <HAL_Delay>
}
 802281e:	bf00      	nop
 8022820:	3708      	adds	r7, #8
 8022822:	46bd      	mov	sp, r7
 8022824:	bd80      	pop	{r7, pc}
	...

08022828 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8022828:	b580      	push	{r7, lr}
 802282a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 802282c:	4b2d      	ldr	r3, [pc, #180]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802282e:	4a2e      	ldr	r2, [pc, #184]	; (80228e8 <BSP_LCD_Init+0xc0>)
 8022830:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8022832:	4b2c      	ldr	r3, [pc, #176]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022834:	2209      	movs	r2, #9
 8022836:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8022838:	4b2a      	ldr	r3, [pc, #168]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802283a:	2201      	movs	r2, #1
 802283c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 802283e:	4b29      	ldr	r3, [pc, #164]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022840:	221d      	movs	r2, #29
 8022842:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8022844:	4b27      	ldr	r3, [pc, #156]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022846:	2203      	movs	r2, #3
 8022848:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 802284a:	4b26      	ldr	r3, [pc, #152]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802284c:	f240 120d 	movw	r2, #269	; 0x10d
 8022850:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8022852:	4b24      	ldr	r3, [pc, #144]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022854:	f240 1243 	movw	r2, #323	; 0x143
 8022858:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 802285a:	4b22      	ldr	r3, [pc, #136]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802285c:	f240 1217 	movw	r2, #279	; 0x117
 8022860:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8022862:	4b20      	ldr	r3, [pc, #128]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022864:	f240 1247 	movw	r2, #327	; 0x147
 8022868:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 802286a:	4b1e      	ldr	r3, [pc, #120]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802286c:	2200      	movs	r2, #0
 802286e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8022872:	4b1c      	ldr	r3, [pc, #112]	; (80228e4 <BSP_LCD_Init+0xbc>)
 8022874:	2200      	movs	r2, #0
 8022876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 802287a:	4b1a      	ldr	r3, [pc, #104]	; (80228e4 <BSP_LCD_Init+0xbc>)
 802287c:	2200      	movs	r2, #0
 802287e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8022882:	4b1a      	ldr	r3, [pc, #104]	; (80228ec <BSP_LCD_Init+0xc4>)
 8022884:	2208      	movs	r2, #8
 8022886:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8022888:	4b18      	ldr	r3, [pc, #96]	; (80228ec <BSP_LCD_Init+0xc4>)
 802288a:	22c0      	movs	r2, #192	; 0xc0
 802288c:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 802288e:	4b17      	ldr	r3, [pc, #92]	; (80228ec <BSP_LCD_Init+0xc4>)
 8022890:	2204      	movs	r2, #4
 8022892:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8022894:	4b15      	ldr	r3, [pc, #84]	; (80228ec <BSP_LCD_Init+0xc4>)
 8022896:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802289a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 802289c:	4813      	ldr	r0, [pc, #76]	; (80228ec <BSP_LCD_Init+0xc4>)
 802289e:	f005 fa49 	bl	8027d34 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80228a2:	4b10      	ldr	r3, [pc, #64]	; (80228e4 <BSP_LCD_Init+0xbc>)
 80228a4:	2200      	movs	r2, #0
 80228a6:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80228a8:	4b0e      	ldr	r3, [pc, #56]	; (80228e4 <BSP_LCD_Init+0xbc>)
 80228aa:	2200      	movs	r2, #0
 80228ac:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80228ae:	4b0d      	ldr	r3, [pc, #52]	; (80228e4 <BSP_LCD_Init+0xbc>)
 80228b0:	2200      	movs	r2, #0
 80228b2:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80228b4:	4b0b      	ldr	r3, [pc, #44]	; (80228e4 <BSP_LCD_Init+0xbc>)
 80228b6:	2200      	movs	r2, #0
 80228b8:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80228ba:	f000 fa83 	bl	8022dc4 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80228be:	4809      	ldr	r0, [pc, #36]	; (80228e4 <BSP_LCD_Init+0xbc>)
 80228c0:	f004 f95e 	bl	8026b80 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80228c4:	4b0a      	ldr	r3, [pc, #40]	; (80228f0 <BSP_LCD_Init+0xc8>)
 80228c6:	4a0b      	ldr	r2, [pc, #44]	; (80228f4 <BSP_LCD_Init+0xcc>)
 80228c8:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80228ca:	4b09      	ldr	r3, [pc, #36]	; (80228f0 <BSP_LCD_Init+0xc8>)
 80228cc:	681b      	ldr	r3, [r3, #0]
 80228ce:	681b      	ldr	r3, [r3, #0]
 80228d0:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80228d2:	f000 fc65 	bl	80231a0 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80228d6:	4808      	ldr	r0, [pc, #32]	; (80228f8 <BSP_LCD_Init+0xd0>)
 80228d8:	f000 f920 	bl	8022b1c <BSP_LCD_SetFont>

  return LCD_OK;
 80228dc:	2300      	movs	r3, #0
}  
 80228de:	4618      	mov	r0, r3
 80228e0:	bd80      	pop	{r7, pc}
 80228e2:	bf00      	nop
 80228e4:	200008f8 	.word	0x200008f8
 80228e8:	40016800 	.word	0x40016800
 80228ec:	200009e0 	.word	0x200009e0
 80228f0:	20000a2c 	.word	0x20000a2c
 80228f4:	20000008 	.word	0x20000008
 80228f8:	20000044 	.word	0x20000044

080228fc <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80228fc:	b580      	push	{r7, lr}
 80228fe:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8022900:	4b03      	ldr	r3, [pc, #12]	; (8022910 <BSP_LCD_GetXSize+0x14>)
 8022902:	681b      	ldr	r3, [r3, #0]
 8022904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022906:	4798      	blx	r3
 8022908:	4603      	mov	r3, r0
}
 802290a:	4618      	mov	r0, r3
 802290c:	bd80      	pop	{r7, pc}
 802290e:	bf00      	nop
 8022910:	20000a2c 	.word	0x20000a2c

08022914 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8022914:	b580      	push	{r7, lr}
 8022916:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8022918:	4b03      	ldr	r3, [pc, #12]	; (8022928 <BSP_LCD_GetYSize+0x14>)
 802291a:	681b      	ldr	r3, [r3, #0]
 802291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802291e:	4798      	blx	r3
 8022920:	4603      	mov	r3, r0
}
 8022922:	4618      	mov	r0, r3
 8022924:	bd80      	pop	{r7, pc}
 8022926:	bf00      	nop
 8022928:	20000a2c 	.word	0x20000a2c

0802292c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 802292c:	b580      	push	{r7, lr}
 802292e:	b090      	sub	sp, #64	; 0x40
 8022930:	af00      	add	r7, sp, #0
 8022932:	4603      	mov	r3, r0
 8022934:	6039      	str	r1, [r7, #0]
 8022936:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8022938:	2300      	movs	r3, #0
 802293a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 802293c:	f7ff ffde 	bl	80228fc <BSP_LCD_GetXSize>
 8022940:	4603      	mov	r3, r0
 8022942:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8022944:	2300      	movs	r3, #0
 8022946:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8022948:	f7ff ffe4 	bl	8022914 <BSP_LCD_GetYSize>
 802294c:	4603      	mov	r3, r0
 802294e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8022950:	2300      	movs	r3, #0
 8022952:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8022954:	683b      	ldr	r3, [r7, #0]
 8022956:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8022958:	23ff      	movs	r3, #255	; 0xff
 802295a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 802295c:	2300      	movs	r3, #0
 802295e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8022960:	2300      	movs	r3, #0
 8022962:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8022966:	2300      	movs	r3, #0
 8022968:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 802296c:	2300      	movs	r3, #0
 802296e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8022972:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8022976:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8022978:	2307      	movs	r3, #7
 802297a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 802297c:	f7ff ffbe 	bl	80228fc <BSP_LCD_GetXSize>
 8022980:	4603      	mov	r3, r0
 8022982:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8022984:	f7ff ffc6 	bl	8022914 <BSP_LCD_GetYSize>
 8022988:	4603      	mov	r3, r0
 802298a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 802298c:	88fa      	ldrh	r2, [r7, #6]
 802298e:	f107 030c 	add.w	r3, r7, #12
 8022992:	4619      	mov	r1, r3
 8022994:	4814      	ldr	r0, [pc, #80]	; (80229e8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8022996:	f004 fa85 	bl	8026ea4 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 802299a:	88fa      	ldrh	r2, [r7, #6]
 802299c:	4913      	ldr	r1, [pc, #76]	; (80229ec <BSP_LCD_LayerDefaultInit+0xc0>)
 802299e:	4613      	mov	r3, r2
 80229a0:	005b      	lsls	r3, r3, #1
 80229a2:	4413      	add	r3, r2
 80229a4:	009b      	lsls	r3, r3, #2
 80229a6:	440b      	add	r3, r1
 80229a8:	3304      	adds	r3, #4
 80229aa:	f04f 32ff 	mov.w	r2, #4294967295
 80229ae:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80229b0:	88fa      	ldrh	r2, [r7, #6]
 80229b2:	490e      	ldr	r1, [pc, #56]	; (80229ec <BSP_LCD_LayerDefaultInit+0xc0>)
 80229b4:	4613      	mov	r3, r2
 80229b6:	005b      	lsls	r3, r3, #1
 80229b8:	4413      	add	r3, r2
 80229ba:	009b      	lsls	r3, r3, #2
 80229bc:	440b      	add	r3, r1
 80229be:	3308      	adds	r3, #8
 80229c0:	4a0b      	ldr	r2, [pc, #44]	; (80229f0 <BSP_LCD_LayerDefaultInit+0xc4>)
 80229c2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80229c4:	88fa      	ldrh	r2, [r7, #6]
 80229c6:	4909      	ldr	r1, [pc, #36]	; (80229ec <BSP_LCD_LayerDefaultInit+0xc0>)
 80229c8:	4613      	mov	r3, r2
 80229ca:	005b      	lsls	r3, r3, #1
 80229cc:	4413      	add	r3, r2
 80229ce:	009b      	lsls	r3, r3, #2
 80229d0:	440b      	add	r3, r1
 80229d2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80229d6:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80229d8:	4803      	ldr	r0, [pc, #12]	; (80229e8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80229da:	f004 fb1f 	bl	802701c <HAL_LTDC_EnableDither>
}
 80229de:	bf00      	nop
 80229e0:	3740      	adds	r7, #64	; 0x40
 80229e2:	46bd      	mov	sp, r7
 80229e4:	bd80      	pop	{r7, pc}
 80229e6:	bf00      	nop
 80229e8:	200008f8 	.word	0x200008f8
 80229ec:	20000a14 	.word	0x20000a14
 80229f0:	20000044 	.word	0x20000044

080229f4 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80229f4:	b480      	push	{r7}
 80229f6:	b083      	sub	sp, #12
 80229f8:	af00      	add	r7, sp, #0
 80229fa:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80229fc:	4a04      	ldr	r2, [pc, #16]	; (8022a10 <BSP_LCD_SelectLayer+0x1c>)
 80229fe:	687b      	ldr	r3, [r7, #4]
 8022a00:	6013      	str	r3, [r2, #0]
}
 8022a02:	bf00      	nop
 8022a04:	370c      	adds	r7, #12
 8022a06:	46bd      	mov	sp, r7
 8022a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a0c:	4770      	bx	lr
 8022a0e:	bf00      	nop
 8022a10:	20000a10 	.word	0x20000a10

08022a14 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8022a14:	b480      	push	{r7}
 8022a16:	b083      	sub	sp, #12
 8022a18:	af00      	add	r7, sp, #0
 8022a1a:	6078      	str	r0, [r7, #4]
 8022a1c:	460b      	mov	r3, r1
 8022a1e:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8022a20:	78fb      	ldrb	r3, [r7, #3]
 8022a22:	2b01      	cmp	r3, #1
 8022a24:	d112      	bne.n	8022a4c <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8022a26:	4b19      	ldr	r3, [pc, #100]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a28:	681b      	ldr	r3, [r3, #0]
 8022a2a:	461a      	mov	r2, r3
 8022a2c:	687b      	ldr	r3, [r7, #4]
 8022a2e:	01db      	lsls	r3, r3, #7
 8022a30:	4413      	add	r3, r2
 8022a32:	3384      	adds	r3, #132	; 0x84
 8022a34:	681b      	ldr	r3, [r3, #0]
 8022a36:	4a15      	ldr	r2, [pc, #84]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a38:	6812      	ldr	r2, [r2, #0]
 8022a3a:	4611      	mov	r1, r2
 8022a3c:	687a      	ldr	r2, [r7, #4]
 8022a3e:	01d2      	lsls	r2, r2, #7
 8022a40:	440a      	add	r2, r1
 8022a42:	3284      	adds	r2, #132	; 0x84
 8022a44:	f043 0301 	orr.w	r3, r3, #1
 8022a48:	6013      	str	r3, [r2, #0]
 8022a4a:	e011      	b.n	8022a70 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 8022a4c:	4b0f      	ldr	r3, [pc, #60]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a4e:	681b      	ldr	r3, [r3, #0]
 8022a50:	461a      	mov	r2, r3
 8022a52:	687b      	ldr	r3, [r7, #4]
 8022a54:	01db      	lsls	r3, r3, #7
 8022a56:	4413      	add	r3, r2
 8022a58:	3384      	adds	r3, #132	; 0x84
 8022a5a:	681b      	ldr	r3, [r3, #0]
 8022a5c:	4a0b      	ldr	r2, [pc, #44]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a5e:	6812      	ldr	r2, [r2, #0]
 8022a60:	4611      	mov	r1, r2
 8022a62:	687a      	ldr	r2, [r7, #4]
 8022a64:	01d2      	lsls	r2, r2, #7
 8022a66:	440a      	add	r2, r1
 8022a68:	3284      	adds	r2, #132	; 0x84
 8022a6a:	f023 0301 	bic.w	r3, r3, #1
 8022a6e:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8022a70:	4b06      	ldr	r3, [pc, #24]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a72:	681b      	ldr	r3, [r3, #0]
 8022a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8022a76:	4b05      	ldr	r3, [pc, #20]	; (8022a8c <BSP_LCD_SetLayerVisible+0x78>)
 8022a78:	681b      	ldr	r3, [r3, #0]
 8022a7a:	f042 0201 	orr.w	r2, r2, #1
 8022a7e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8022a80:	bf00      	nop
 8022a82:	370c      	adds	r7, #12
 8022a84:	46bd      	mov	sp, r7
 8022a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a8a:	4770      	bx	lr
 8022a8c:	200008f8 	.word	0x200008f8

08022a90 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 8022a90:	b580      	push	{r7, lr}
 8022a92:	b082      	sub	sp, #8
 8022a94:	af00      	add	r7, sp, #0
 8022a96:	6078      	str	r0, [r7, #4]
 8022a98:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 8022a9a:	687a      	ldr	r2, [r7, #4]
 8022a9c:	6839      	ldr	r1, [r7, #0]
 8022a9e:	4805      	ldr	r0, [pc, #20]	; (8022ab4 <BSP_LCD_SetColorKeying+0x24>)
 8022aa0:	f004 fa3e 	bl	8026f20 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8022aa4:	6879      	ldr	r1, [r7, #4]
 8022aa6:	4803      	ldr	r0, [pc, #12]	; (8022ab4 <BSP_LCD_SetColorKeying+0x24>)
 8022aa8:	f004 fa7e 	bl	8026fa8 <HAL_LTDC_EnableColorKeying>
}
 8022aac:	bf00      	nop
 8022aae:	3708      	adds	r7, #8
 8022ab0:	46bd      	mov	sp, r7
 8022ab2:	bd80      	pop	{r7, pc}
 8022ab4:	200008f8 	.word	0x200008f8

08022ab8 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8022ab8:	b480      	push	{r7}
 8022aba:	b083      	sub	sp, #12
 8022abc:	af00      	add	r7, sp, #0
 8022abe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8022ac0:	4b07      	ldr	r3, [pc, #28]	; (8022ae0 <BSP_LCD_SetTextColor+0x28>)
 8022ac2:	681a      	ldr	r2, [r3, #0]
 8022ac4:	4907      	ldr	r1, [pc, #28]	; (8022ae4 <BSP_LCD_SetTextColor+0x2c>)
 8022ac6:	4613      	mov	r3, r2
 8022ac8:	005b      	lsls	r3, r3, #1
 8022aca:	4413      	add	r3, r2
 8022acc:	009b      	lsls	r3, r3, #2
 8022ace:	440b      	add	r3, r1
 8022ad0:	687a      	ldr	r2, [r7, #4]
 8022ad2:	601a      	str	r2, [r3, #0]
}
 8022ad4:	bf00      	nop
 8022ad6:	370c      	adds	r7, #12
 8022ad8:	46bd      	mov	sp, r7
 8022ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ade:	4770      	bx	lr
 8022ae0:	20000a10 	.word	0x20000a10
 8022ae4:	20000a14 	.word	0x20000a14

08022ae8 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8022ae8:	b480      	push	{r7}
 8022aea:	b083      	sub	sp, #12
 8022aec:	af00      	add	r7, sp, #0
 8022aee:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8022af0:	4b08      	ldr	r3, [pc, #32]	; (8022b14 <BSP_LCD_SetBackColor+0x2c>)
 8022af2:	681a      	ldr	r2, [r3, #0]
 8022af4:	4908      	ldr	r1, [pc, #32]	; (8022b18 <BSP_LCD_SetBackColor+0x30>)
 8022af6:	4613      	mov	r3, r2
 8022af8:	005b      	lsls	r3, r3, #1
 8022afa:	4413      	add	r3, r2
 8022afc:	009b      	lsls	r3, r3, #2
 8022afe:	440b      	add	r3, r1
 8022b00:	3304      	adds	r3, #4
 8022b02:	687a      	ldr	r2, [r7, #4]
 8022b04:	601a      	str	r2, [r3, #0]
}
 8022b06:	bf00      	nop
 8022b08:	370c      	adds	r7, #12
 8022b0a:	46bd      	mov	sp, r7
 8022b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b10:	4770      	bx	lr
 8022b12:	bf00      	nop
 8022b14:	20000a10 	.word	0x20000a10
 8022b18:	20000a14 	.word	0x20000a14

08022b1c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8022b1c:	b480      	push	{r7}
 8022b1e:	b083      	sub	sp, #12
 8022b20:	af00      	add	r7, sp, #0
 8022b22:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8022b24:	4b08      	ldr	r3, [pc, #32]	; (8022b48 <BSP_LCD_SetFont+0x2c>)
 8022b26:	681a      	ldr	r2, [r3, #0]
 8022b28:	4908      	ldr	r1, [pc, #32]	; (8022b4c <BSP_LCD_SetFont+0x30>)
 8022b2a:	4613      	mov	r3, r2
 8022b2c:	005b      	lsls	r3, r3, #1
 8022b2e:	4413      	add	r3, r2
 8022b30:	009b      	lsls	r3, r3, #2
 8022b32:	440b      	add	r3, r1
 8022b34:	3308      	adds	r3, #8
 8022b36:	687a      	ldr	r2, [r7, #4]
 8022b38:	601a      	str	r2, [r3, #0]
}
 8022b3a:	bf00      	nop
 8022b3c:	370c      	adds	r7, #12
 8022b3e:	46bd      	mov	sp, r7
 8022b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b44:	4770      	bx	lr
 8022b46:	bf00      	nop
 8022b48:	20000a10 	.word	0x20000a10
 8022b4c:	20000a14 	.word	0x20000a14

08022b50 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8022b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022b52:	b085      	sub	sp, #20
 8022b54:	af02      	add	r7, sp, #8
 8022b56:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8022b58:	4b0f      	ldr	r3, [pc, #60]	; (8022b98 <BSP_LCD_Clear+0x48>)
 8022b5a:	681c      	ldr	r4, [r3, #0]
 8022b5c:	4b0e      	ldr	r3, [pc, #56]	; (8022b98 <BSP_LCD_Clear+0x48>)
 8022b5e:	681b      	ldr	r3, [r3, #0]
 8022b60:	4a0e      	ldr	r2, [pc, #56]	; (8022b9c <BSP_LCD_Clear+0x4c>)
 8022b62:	2134      	movs	r1, #52	; 0x34
 8022b64:	fb01 f303 	mul.w	r3, r1, r3
 8022b68:	4413      	add	r3, r2
 8022b6a:	335c      	adds	r3, #92	; 0x5c
 8022b6c:	681b      	ldr	r3, [r3, #0]
 8022b6e:	461e      	mov	r6, r3
 8022b70:	f7ff fec4 	bl	80228fc <BSP_LCD_GetXSize>
 8022b74:	4605      	mov	r5, r0
 8022b76:	f7ff fecd 	bl	8022914 <BSP_LCD_GetYSize>
 8022b7a:	4602      	mov	r2, r0
 8022b7c:	687b      	ldr	r3, [r7, #4]
 8022b7e:	9301      	str	r3, [sp, #4]
 8022b80:	2300      	movs	r3, #0
 8022b82:	9300      	str	r3, [sp, #0]
 8022b84:	4613      	mov	r3, r2
 8022b86:	462a      	mov	r2, r5
 8022b88:	4631      	mov	r1, r6
 8022b8a:	4620      	mov	r0, r4
 8022b8c:	f000 fad0 	bl	8023130 <FillBuffer>
}
 8022b90:	bf00      	nop
 8022b92:	370c      	adds	r7, #12
 8022b94:	46bd      	mov	sp, r7
 8022b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022b98:	20000a10 	.word	0x20000a10
 8022b9c:	200008f8 	.word	0x200008f8

08022ba0 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8022ba0:	b590      	push	{r4, r7, lr}
 8022ba2:	b083      	sub	sp, #12
 8022ba4:	af00      	add	r7, sp, #0
 8022ba6:	4603      	mov	r3, r0
 8022ba8:	80fb      	strh	r3, [r7, #6]
 8022baa:	460b      	mov	r3, r1
 8022bac:	80bb      	strh	r3, [r7, #4]
 8022bae:	4613      	mov	r3, r2
 8022bb0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022bb2:	4b1b      	ldr	r3, [pc, #108]	; (8022c20 <BSP_LCD_DisplayChar+0x80>)
 8022bb4:	681a      	ldr	r2, [r3, #0]
 8022bb6:	491b      	ldr	r1, [pc, #108]	; (8022c24 <BSP_LCD_DisplayChar+0x84>)
 8022bb8:	4613      	mov	r3, r2
 8022bba:	005b      	lsls	r3, r3, #1
 8022bbc:	4413      	add	r3, r2
 8022bbe:	009b      	lsls	r3, r3, #2
 8022bc0:	440b      	add	r3, r1
 8022bc2:	3308      	adds	r3, #8
 8022bc4:	681b      	ldr	r3, [r3, #0]
 8022bc6:	6819      	ldr	r1, [r3, #0]
 8022bc8:	78fb      	ldrb	r3, [r7, #3]
 8022bca:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8022bce:	4b14      	ldr	r3, [pc, #80]	; (8022c20 <BSP_LCD_DisplayChar+0x80>)
 8022bd0:	681a      	ldr	r2, [r3, #0]
 8022bd2:	4c14      	ldr	r4, [pc, #80]	; (8022c24 <BSP_LCD_DisplayChar+0x84>)
 8022bd4:	4613      	mov	r3, r2
 8022bd6:	005b      	lsls	r3, r3, #1
 8022bd8:	4413      	add	r3, r2
 8022bda:	009b      	lsls	r3, r3, #2
 8022bdc:	4423      	add	r3, r4
 8022bde:	3308      	adds	r3, #8
 8022be0:	681b      	ldr	r3, [r3, #0]
 8022be2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022be4:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8022be8:	4b0d      	ldr	r3, [pc, #52]	; (8022c20 <BSP_LCD_DisplayChar+0x80>)
 8022bea:	681a      	ldr	r2, [r3, #0]
 8022bec:	4c0d      	ldr	r4, [pc, #52]	; (8022c24 <BSP_LCD_DisplayChar+0x84>)
 8022bee:	4613      	mov	r3, r2
 8022bf0:	005b      	lsls	r3, r3, #1
 8022bf2:	4413      	add	r3, r2
 8022bf4:	009b      	lsls	r3, r3, #2
 8022bf6:	4423      	add	r3, r4
 8022bf8:	3308      	adds	r3, #8
 8022bfa:	681b      	ldr	r3, [r3, #0]
 8022bfc:	889b      	ldrh	r3, [r3, #4]
 8022bfe:	3307      	adds	r3, #7
 8022c00:	2b00      	cmp	r3, #0
 8022c02:	da00      	bge.n	8022c06 <BSP_LCD_DisplayChar+0x66>
 8022c04:	3307      	adds	r3, #7
 8022c06:	10db      	asrs	r3, r3, #3
 8022c08:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022c0c:	18ca      	adds	r2, r1, r3
 8022c0e:	88b9      	ldrh	r1, [r7, #4]
 8022c10:	88fb      	ldrh	r3, [r7, #6]
 8022c12:	4618      	mov	r0, r3
 8022c14:	f000 f9d2 	bl	8022fbc <DrawChar>
}
 8022c18:	bf00      	nop
 8022c1a:	370c      	adds	r7, #12
 8022c1c:	46bd      	mov	sp, r7
 8022c1e:	bd90      	pop	{r4, r7, pc}
 8022c20:	20000a10 	.word	0x20000a10
 8022c24:	20000a14 	.word	0x20000a14

08022c28 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8022c28:	b5b0      	push	{r4, r5, r7, lr}
 8022c2a:	b088      	sub	sp, #32
 8022c2c:	af00      	add	r7, sp, #0
 8022c2e:	60ba      	str	r2, [r7, #8]
 8022c30:	461a      	mov	r2, r3
 8022c32:	4603      	mov	r3, r0
 8022c34:	81fb      	strh	r3, [r7, #14]
 8022c36:	460b      	mov	r3, r1
 8022c38:	81bb      	strh	r3, [r7, #12]
 8022c3a:	4613      	mov	r3, r2
 8022c3c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8022c3e:	2301      	movs	r3, #1
 8022c40:	83fb      	strh	r3, [r7, #30]
 8022c42:	2300      	movs	r3, #0
 8022c44:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8022c46:	2300      	movs	r3, #0
 8022c48:	61bb      	str	r3, [r7, #24]
 8022c4a:	2300      	movs	r3, #0
 8022c4c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8022c4e:	68bb      	ldr	r3, [r7, #8]
 8022c50:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8022c52:	e002      	b.n	8022c5a <BSP_LCD_DisplayStringAt+0x32>
 8022c54:	69bb      	ldr	r3, [r7, #24]
 8022c56:	3301      	adds	r3, #1
 8022c58:	61bb      	str	r3, [r7, #24]
 8022c5a:	697b      	ldr	r3, [r7, #20]
 8022c5c:	1c5a      	adds	r2, r3, #1
 8022c5e:	617a      	str	r2, [r7, #20]
 8022c60:	781b      	ldrb	r3, [r3, #0]
 8022c62:	2b00      	cmp	r3, #0
 8022c64:	d1f6      	bne.n	8022c54 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8022c66:	f7ff fe49 	bl	80228fc <BSP_LCD_GetXSize>
 8022c6a:	4601      	mov	r1, r0
 8022c6c:	4b4b      	ldr	r3, [pc, #300]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022c6e:	681a      	ldr	r2, [r3, #0]
 8022c70:	484b      	ldr	r0, [pc, #300]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022c72:	4613      	mov	r3, r2
 8022c74:	005b      	lsls	r3, r3, #1
 8022c76:	4413      	add	r3, r2
 8022c78:	009b      	lsls	r3, r3, #2
 8022c7a:	4403      	add	r3, r0
 8022c7c:	3308      	adds	r3, #8
 8022c7e:	681b      	ldr	r3, [r3, #0]
 8022c80:	889b      	ldrh	r3, [r3, #4]
 8022c82:	fbb1 f3f3 	udiv	r3, r1, r3
 8022c86:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8022c88:	79fb      	ldrb	r3, [r7, #7]
 8022c8a:	2b03      	cmp	r3, #3
 8022c8c:	d01c      	beq.n	8022cc8 <BSP_LCD_DisplayStringAt+0xa0>
 8022c8e:	2b03      	cmp	r3, #3
 8022c90:	dc33      	bgt.n	8022cfa <BSP_LCD_DisplayStringAt+0xd2>
 8022c92:	2b01      	cmp	r3, #1
 8022c94:	d002      	beq.n	8022c9c <BSP_LCD_DisplayStringAt+0x74>
 8022c96:	2b02      	cmp	r3, #2
 8022c98:	d019      	beq.n	8022cce <BSP_LCD_DisplayStringAt+0xa6>
 8022c9a:	e02e      	b.n	8022cfa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8022c9c:	693a      	ldr	r2, [r7, #16]
 8022c9e:	69bb      	ldr	r3, [r7, #24]
 8022ca0:	1ad1      	subs	r1, r2, r3
 8022ca2:	4b3e      	ldr	r3, [pc, #248]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022ca4:	681a      	ldr	r2, [r3, #0]
 8022ca6:	483e      	ldr	r0, [pc, #248]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022ca8:	4613      	mov	r3, r2
 8022caa:	005b      	lsls	r3, r3, #1
 8022cac:	4413      	add	r3, r2
 8022cae:	009b      	lsls	r3, r3, #2
 8022cb0:	4403      	add	r3, r0
 8022cb2:	3308      	adds	r3, #8
 8022cb4:	681b      	ldr	r3, [r3, #0]
 8022cb6:	889b      	ldrh	r3, [r3, #4]
 8022cb8:	fb01 f303 	mul.w	r3, r1, r3
 8022cbc:	085b      	lsrs	r3, r3, #1
 8022cbe:	b29a      	uxth	r2, r3
 8022cc0:	89fb      	ldrh	r3, [r7, #14]
 8022cc2:	4413      	add	r3, r2
 8022cc4:	83fb      	strh	r3, [r7, #30]
      break;
 8022cc6:	e01b      	b.n	8022d00 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8022cc8:	89fb      	ldrh	r3, [r7, #14]
 8022cca:	83fb      	strh	r3, [r7, #30]
      break;
 8022ccc:	e018      	b.n	8022d00 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8022cce:	693a      	ldr	r2, [r7, #16]
 8022cd0:	69bb      	ldr	r3, [r7, #24]
 8022cd2:	1ad3      	subs	r3, r2, r3
 8022cd4:	b299      	uxth	r1, r3
 8022cd6:	4b31      	ldr	r3, [pc, #196]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022cd8:	681a      	ldr	r2, [r3, #0]
 8022cda:	4831      	ldr	r0, [pc, #196]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022cdc:	4613      	mov	r3, r2
 8022cde:	005b      	lsls	r3, r3, #1
 8022ce0:	4413      	add	r3, r2
 8022ce2:	009b      	lsls	r3, r3, #2
 8022ce4:	4403      	add	r3, r0
 8022ce6:	3308      	adds	r3, #8
 8022ce8:	681b      	ldr	r3, [r3, #0]
 8022cea:	889b      	ldrh	r3, [r3, #4]
 8022cec:	fb11 f303 	smulbb	r3, r1, r3
 8022cf0:	b29a      	uxth	r2, r3
 8022cf2:	89fb      	ldrh	r3, [r7, #14]
 8022cf4:	4413      	add	r3, r2
 8022cf6:	83fb      	strh	r3, [r7, #30]
      break;
 8022cf8:	e002      	b.n	8022d00 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8022cfa:	89fb      	ldrh	r3, [r7, #14]
 8022cfc:	83fb      	strh	r3, [r7, #30]
      break;
 8022cfe:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8022d00:	e01a      	b.n	8022d38 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8022d02:	68bb      	ldr	r3, [r7, #8]
 8022d04:	781a      	ldrb	r2, [r3, #0]
 8022d06:	89b9      	ldrh	r1, [r7, #12]
 8022d08:	8bfb      	ldrh	r3, [r7, #30]
 8022d0a:	4618      	mov	r0, r3
 8022d0c:	f7ff ff48 	bl	8022ba0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8022d10:	4b22      	ldr	r3, [pc, #136]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022d12:	681a      	ldr	r2, [r3, #0]
 8022d14:	4922      	ldr	r1, [pc, #136]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022d16:	4613      	mov	r3, r2
 8022d18:	005b      	lsls	r3, r3, #1
 8022d1a:	4413      	add	r3, r2
 8022d1c:	009b      	lsls	r3, r3, #2
 8022d1e:	440b      	add	r3, r1
 8022d20:	3308      	adds	r3, #8
 8022d22:	681b      	ldr	r3, [r3, #0]
 8022d24:	889a      	ldrh	r2, [r3, #4]
 8022d26:	8bfb      	ldrh	r3, [r7, #30]
 8022d28:	4413      	add	r3, r2
 8022d2a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8022d2c:	68bb      	ldr	r3, [r7, #8]
 8022d2e:	3301      	adds	r3, #1
 8022d30:	60bb      	str	r3, [r7, #8]
    i++;
 8022d32:	8bbb      	ldrh	r3, [r7, #28]
 8022d34:	3301      	adds	r3, #1
 8022d36:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8022d38:	68bb      	ldr	r3, [r7, #8]
 8022d3a:	781b      	ldrb	r3, [r3, #0]
 8022d3c:	2b00      	cmp	r3, #0
 8022d3e:	bf14      	ite	ne
 8022d40:	2301      	movne	r3, #1
 8022d42:	2300      	moveq	r3, #0
 8022d44:	b2dc      	uxtb	r4, r3
 8022d46:	f7ff fdd9 	bl	80228fc <BSP_LCD_GetXSize>
 8022d4a:	8bb9      	ldrh	r1, [r7, #28]
 8022d4c:	4b13      	ldr	r3, [pc, #76]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022d4e:	681a      	ldr	r2, [r3, #0]
 8022d50:	4d13      	ldr	r5, [pc, #76]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022d52:	4613      	mov	r3, r2
 8022d54:	005b      	lsls	r3, r3, #1
 8022d56:	4413      	add	r3, r2
 8022d58:	009b      	lsls	r3, r3, #2
 8022d5a:	442b      	add	r3, r5
 8022d5c:	3308      	adds	r3, #8
 8022d5e:	681b      	ldr	r3, [r3, #0]
 8022d60:	889b      	ldrh	r3, [r3, #4]
 8022d62:	fb01 f303 	mul.w	r3, r1, r3
 8022d66:	1ac3      	subs	r3, r0, r3
 8022d68:	b299      	uxth	r1, r3
 8022d6a:	4b0c      	ldr	r3, [pc, #48]	; (8022d9c <BSP_LCD_DisplayStringAt+0x174>)
 8022d6c:	681a      	ldr	r2, [r3, #0]
 8022d6e:	480c      	ldr	r0, [pc, #48]	; (8022da0 <BSP_LCD_DisplayStringAt+0x178>)
 8022d70:	4613      	mov	r3, r2
 8022d72:	005b      	lsls	r3, r3, #1
 8022d74:	4413      	add	r3, r2
 8022d76:	009b      	lsls	r3, r3, #2
 8022d78:	4403      	add	r3, r0
 8022d7a:	3308      	adds	r3, #8
 8022d7c:	681b      	ldr	r3, [r3, #0]
 8022d7e:	889b      	ldrh	r3, [r3, #4]
 8022d80:	4299      	cmp	r1, r3
 8022d82:	bf2c      	ite	cs
 8022d84:	2301      	movcs	r3, #1
 8022d86:	2300      	movcc	r3, #0
 8022d88:	b2db      	uxtb	r3, r3
 8022d8a:	4023      	ands	r3, r4
 8022d8c:	b2db      	uxtb	r3, r3
 8022d8e:	2b00      	cmp	r3, #0
 8022d90:	d1b7      	bne.n	8022d02 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8022d92:	bf00      	nop
 8022d94:	bf00      	nop
 8022d96:	3720      	adds	r7, #32
 8022d98:	46bd      	mov	sp, r7
 8022d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8022d9c:	20000a10 	.word	0x20000a10
 8022da0:	20000a14 	.word	0x20000a14

08022da4 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8022da4:	b580      	push	{r7, lr}
 8022da6:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8022da8:	4b05      	ldr	r3, [pc, #20]	; (8022dc0 <BSP_LCD_DisplayOn+0x1c>)
 8022daa:	681b      	ldr	r3, [r3, #0]
 8022dac:	689b      	ldr	r3, [r3, #8]
 8022dae:	2b00      	cmp	r3, #0
 8022db0:	d003      	beq.n	8022dba <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8022db2:	4b03      	ldr	r3, [pc, #12]	; (8022dc0 <BSP_LCD_DisplayOn+0x1c>)
 8022db4:	681b      	ldr	r3, [r3, #0]
 8022db6:	689b      	ldr	r3, [r3, #8]
 8022db8:	4798      	blx	r3
  }
}
 8022dba:	bf00      	nop
 8022dbc:	bd80      	pop	{r7, pc}
 8022dbe:	bf00      	nop
 8022dc0:	20000a2c 	.word	0x20000a2c

08022dc4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8022dc4:	b580      	push	{r7, lr}
 8022dc6:	b08e      	sub	sp, #56	; 0x38
 8022dc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8022dca:	2300      	movs	r3, #0
 8022dcc:	623b      	str	r3, [r7, #32]
 8022dce:	4b61      	ldr	r3, [pc, #388]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022dd2:	4a60      	ldr	r2, [pc, #384]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022dd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8022dd8:	6453      	str	r3, [r2, #68]	; 0x44
 8022dda:	4b5e      	ldr	r3, [pc, #376]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022dde:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8022de2:	623b      	str	r3, [r7, #32]
 8022de4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8022de6:	2300      	movs	r3, #0
 8022de8:	61fb      	str	r3, [r7, #28]
 8022dea:	4b5a      	ldr	r3, [pc, #360]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022dee:	4a59      	ldr	r2, [pc, #356]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022df0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8022df4:	6313      	str	r3, [r2, #48]	; 0x30
 8022df6:	4b57      	ldr	r3, [pc, #348]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022dfa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8022dfe:	61fb      	str	r3, [r7, #28]
 8022e00:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8022e02:	2300      	movs	r3, #0
 8022e04:	61bb      	str	r3, [r7, #24]
 8022e06:	4b53      	ldr	r3, [pc, #332]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e0a:	4a52      	ldr	r2, [pc, #328]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e0c:	f043 0301 	orr.w	r3, r3, #1
 8022e10:	6313      	str	r3, [r2, #48]	; 0x30
 8022e12:	4b50      	ldr	r3, [pc, #320]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e16:	f003 0301 	and.w	r3, r3, #1
 8022e1a:	61bb      	str	r3, [r7, #24]
 8022e1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8022e1e:	2300      	movs	r3, #0
 8022e20:	617b      	str	r3, [r7, #20]
 8022e22:	4b4c      	ldr	r3, [pc, #304]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e26:	4a4b      	ldr	r2, [pc, #300]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e28:	f043 0302 	orr.w	r3, r3, #2
 8022e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8022e2e:	4b49      	ldr	r3, [pc, #292]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e32:	f003 0302 	and.w	r3, r3, #2
 8022e36:	617b      	str	r3, [r7, #20]
 8022e38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8022e3a:	2300      	movs	r3, #0
 8022e3c:	613b      	str	r3, [r7, #16]
 8022e3e:	4b45      	ldr	r3, [pc, #276]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e42:	4a44      	ldr	r2, [pc, #272]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e44:	f043 0304 	orr.w	r3, r3, #4
 8022e48:	6313      	str	r3, [r2, #48]	; 0x30
 8022e4a:	4b42      	ldr	r3, [pc, #264]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e4e:	f003 0304 	and.w	r3, r3, #4
 8022e52:	613b      	str	r3, [r7, #16]
 8022e54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8022e56:	2300      	movs	r3, #0
 8022e58:	60fb      	str	r3, [r7, #12]
 8022e5a:	4b3e      	ldr	r3, [pc, #248]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e5e:	4a3d      	ldr	r2, [pc, #244]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e60:	f043 0308 	orr.w	r3, r3, #8
 8022e64:	6313      	str	r3, [r2, #48]	; 0x30
 8022e66:	4b3b      	ldr	r3, [pc, #236]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e6a:	f003 0308 	and.w	r3, r3, #8
 8022e6e:	60fb      	str	r3, [r7, #12]
 8022e70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8022e72:	2300      	movs	r3, #0
 8022e74:	60bb      	str	r3, [r7, #8]
 8022e76:	4b37      	ldr	r3, [pc, #220]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e7a:	4a36      	ldr	r2, [pc, #216]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e7c:	f043 0320 	orr.w	r3, r3, #32
 8022e80:	6313      	str	r3, [r2, #48]	; 0x30
 8022e82:	4b34      	ldr	r3, [pc, #208]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e86:	f003 0320 	and.w	r3, r3, #32
 8022e8a:	60bb      	str	r3, [r7, #8]
 8022e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8022e8e:	2300      	movs	r3, #0
 8022e90:	607b      	str	r3, [r7, #4]
 8022e92:	4b30      	ldr	r3, [pc, #192]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022e96:	4a2f      	ldr	r2, [pc, #188]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8022e9e:	4b2d      	ldr	r3, [pc, #180]	; (8022f54 <BSP_LCD_MspInit+0x190>)
 8022ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022ea6:	607b      	str	r3, [r7, #4]
 8022ea8:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8022eaa:	f641 0358 	movw	r3, #6232	; 0x1858
 8022eae:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8022eb0:	2302      	movs	r3, #2
 8022eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8022eb4:	2300      	movs	r3, #0
 8022eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8022eb8:	2302      	movs	r3, #2
 8022eba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8022ebc:	230e      	movs	r3, #14
 8022ebe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8022ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022ec4:	4619      	mov	r1, r3
 8022ec6:	4824      	ldr	r0, [pc, #144]	; (8022f58 <BSP_LCD_MspInit+0x194>)
 8022ec8:	f001 fda6 	bl	8024a18 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8022ecc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8022ed0:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8022ed2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022ed6:	4619      	mov	r1, r3
 8022ed8:	4820      	ldr	r0, [pc, #128]	; (8022f5c <BSP_LCD_MspInit+0x198>)
 8022eda:	f001 fd9d 	bl	8024a18 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8022ede:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8022ee2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8022ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022ee8:	4619      	mov	r1, r3
 8022eea:	481d      	ldr	r0, [pc, #116]	; (8022f60 <BSP_LCD_MspInit+0x19c>)
 8022eec:	f001 fd94 	bl	8024a18 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8022ef0:	2348      	movs	r3, #72	; 0x48
 8022ef2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8022ef4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022ef8:	4619      	mov	r1, r3
 8022efa:	481a      	ldr	r0, [pc, #104]	; (8022f64 <BSP_LCD_MspInit+0x1a0>)
 8022efc:	f001 fd8c 	bl	8024a18 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8022f00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022f04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8022f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022f0a:	4619      	mov	r1, r3
 8022f0c:	4816      	ldr	r0, [pc, #88]	; (8022f68 <BSP_LCD_MspInit+0x1a4>)
 8022f0e:	f001 fd83 	bl	8024a18 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8022f12:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8022f16:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8022f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022f1c:	4619      	mov	r1, r3
 8022f1e:	4813      	ldr	r0, [pc, #76]	; (8022f6c <BSP_LCD_MspInit+0x1a8>)
 8022f20:	f001 fd7a 	bl	8024a18 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8022f24:	2303      	movs	r3, #3
 8022f26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8022f28:	2309      	movs	r3, #9
 8022f2a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8022f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022f30:	4619      	mov	r1, r3
 8022f32:	480a      	ldr	r0, [pc, #40]	; (8022f5c <BSP_LCD_MspInit+0x198>)
 8022f34:	f001 fd70 	bl	8024a18 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8022f38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8022f3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8022f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022f42:	4619      	mov	r1, r3
 8022f44:	4809      	ldr	r0, [pc, #36]	; (8022f6c <BSP_LCD_MspInit+0x1a8>)
 8022f46:	f001 fd67 	bl	8024a18 <HAL_GPIO_Init>
}
 8022f4a:	bf00      	nop
 8022f4c:	3738      	adds	r7, #56	; 0x38
 8022f4e:	46bd      	mov	sp, r7
 8022f50:	bd80      	pop	{r7, pc}
 8022f52:	bf00      	nop
 8022f54:	40023800 	.word	0x40023800
 8022f58:	40020000 	.word	0x40020000
 8022f5c:	40020400 	.word	0x40020400
 8022f60:	40020800 	.word	0x40020800
 8022f64:	40020c00 	.word	0x40020c00
 8022f68:	40021400 	.word	0x40021400
 8022f6c:	40021800 	.word	0x40021800

08022f70 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8022f70:	b5b0      	push	{r4, r5, r7, lr}
 8022f72:	b082      	sub	sp, #8
 8022f74:	af00      	add	r7, sp, #0
 8022f76:	4603      	mov	r3, r0
 8022f78:	603a      	str	r2, [r7, #0]
 8022f7a:	80fb      	strh	r3, [r7, #6]
 8022f7c:	460b      	mov	r3, r1
 8022f7e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8022f80:	4b0c      	ldr	r3, [pc, #48]	; (8022fb4 <BSP_LCD_DrawPixel+0x44>)
 8022f82:	681b      	ldr	r3, [r3, #0]
 8022f84:	4a0c      	ldr	r2, [pc, #48]	; (8022fb8 <BSP_LCD_DrawPixel+0x48>)
 8022f86:	2134      	movs	r1, #52	; 0x34
 8022f88:	fb01 f303 	mul.w	r3, r1, r3
 8022f8c:	4413      	add	r3, r2
 8022f8e:	335c      	adds	r3, #92	; 0x5c
 8022f90:	681c      	ldr	r4, [r3, #0]
 8022f92:	88bd      	ldrh	r5, [r7, #4]
 8022f94:	f7ff fcb2 	bl	80228fc <BSP_LCD_GetXSize>
 8022f98:	4603      	mov	r3, r0
 8022f9a:	fb03 f205 	mul.w	r2, r3, r5
 8022f9e:	88fb      	ldrh	r3, [r7, #6]
 8022fa0:	4413      	add	r3, r2
 8022fa2:	009b      	lsls	r3, r3, #2
 8022fa4:	4423      	add	r3, r4
 8022fa6:	461a      	mov	r2, r3
 8022fa8:	683b      	ldr	r3, [r7, #0]
 8022faa:	6013      	str	r3, [r2, #0]
}
 8022fac:	bf00      	nop
 8022fae:	3708      	adds	r7, #8
 8022fb0:	46bd      	mov	sp, r7
 8022fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8022fb4:	20000a10 	.word	0x20000a10
 8022fb8:	200008f8 	.word	0x200008f8

08022fbc <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8022fbc:	b580      	push	{r7, lr}
 8022fbe:	b088      	sub	sp, #32
 8022fc0:	af00      	add	r7, sp, #0
 8022fc2:	4603      	mov	r3, r0
 8022fc4:	603a      	str	r2, [r7, #0]
 8022fc6:	80fb      	strh	r3, [r7, #6]
 8022fc8:	460b      	mov	r3, r1
 8022fca:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8022fcc:	2300      	movs	r3, #0
 8022fce:	61fb      	str	r3, [r7, #28]
 8022fd0:	2300      	movs	r3, #0
 8022fd2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8022fd4:	2300      	movs	r3, #0
 8022fd6:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8022fd8:	4b53      	ldr	r3, [pc, #332]	; (8023128 <DrawChar+0x16c>)
 8022fda:	681a      	ldr	r2, [r3, #0]
 8022fdc:	4953      	ldr	r1, [pc, #332]	; (802312c <DrawChar+0x170>)
 8022fde:	4613      	mov	r3, r2
 8022fe0:	005b      	lsls	r3, r3, #1
 8022fe2:	4413      	add	r3, r2
 8022fe4:	009b      	lsls	r3, r3, #2
 8022fe6:	440b      	add	r3, r1
 8022fe8:	3308      	adds	r3, #8
 8022fea:	681b      	ldr	r3, [r3, #0]
 8022fec:	88db      	ldrh	r3, [r3, #6]
 8022fee:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8022ff0:	4b4d      	ldr	r3, [pc, #308]	; (8023128 <DrawChar+0x16c>)
 8022ff2:	681a      	ldr	r2, [r3, #0]
 8022ff4:	494d      	ldr	r1, [pc, #308]	; (802312c <DrawChar+0x170>)
 8022ff6:	4613      	mov	r3, r2
 8022ff8:	005b      	lsls	r3, r3, #1
 8022ffa:	4413      	add	r3, r2
 8022ffc:	009b      	lsls	r3, r3, #2
 8022ffe:	440b      	add	r3, r1
 8023000:	3308      	adds	r3, #8
 8023002:	681b      	ldr	r3, [r3, #0]
 8023004:	889b      	ldrh	r3, [r3, #4]
 8023006:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8023008:	8a3b      	ldrh	r3, [r7, #16]
 802300a:	3307      	adds	r3, #7
 802300c:	2b00      	cmp	r3, #0
 802300e:	da00      	bge.n	8023012 <DrawChar+0x56>
 8023010:	3307      	adds	r3, #7
 8023012:	10db      	asrs	r3, r3, #3
 8023014:	b2db      	uxtb	r3, r3
 8023016:	00db      	lsls	r3, r3, #3
 8023018:	b2da      	uxtb	r2, r3
 802301a:	8a3b      	ldrh	r3, [r7, #16]
 802301c:	b2db      	uxtb	r3, r3
 802301e:	1ad3      	subs	r3, r2, r3
 8023020:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8023022:	2300      	movs	r3, #0
 8023024:	61fb      	str	r3, [r7, #28]
 8023026:	e076      	b.n	8023116 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8023028:	8a3b      	ldrh	r3, [r7, #16]
 802302a:	3307      	adds	r3, #7
 802302c:	2b00      	cmp	r3, #0
 802302e:	da00      	bge.n	8023032 <DrawChar+0x76>
 8023030:	3307      	adds	r3, #7
 8023032:	10db      	asrs	r3, r3, #3
 8023034:	461a      	mov	r2, r3
 8023036:	69fb      	ldr	r3, [r7, #28]
 8023038:	fb02 f303 	mul.w	r3, r2, r3
 802303c:	683a      	ldr	r2, [r7, #0]
 802303e:	4413      	add	r3, r2
 8023040:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8023042:	8a3b      	ldrh	r3, [r7, #16]
 8023044:	3307      	adds	r3, #7
 8023046:	2b00      	cmp	r3, #0
 8023048:	da00      	bge.n	802304c <DrawChar+0x90>
 802304a:	3307      	adds	r3, #7
 802304c:	10db      	asrs	r3, r3, #3
 802304e:	2b01      	cmp	r3, #1
 8023050:	d002      	beq.n	8023058 <DrawChar+0x9c>
 8023052:	2b02      	cmp	r3, #2
 8023054:	d004      	beq.n	8023060 <DrawChar+0xa4>
 8023056:	e00c      	b.n	8023072 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8023058:	68bb      	ldr	r3, [r7, #8]
 802305a:	781b      	ldrb	r3, [r3, #0]
 802305c:	617b      	str	r3, [r7, #20]
      break;
 802305e:	e016      	b.n	802308e <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8023060:	68bb      	ldr	r3, [r7, #8]
 8023062:	781b      	ldrb	r3, [r3, #0]
 8023064:	021b      	lsls	r3, r3, #8
 8023066:	68ba      	ldr	r2, [r7, #8]
 8023068:	3201      	adds	r2, #1
 802306a:	7812      	ldrb	r2, [r2, #0]
 802306c:	4313      	orrs	r3, r2
 802306e:	617b      	str	r3, [r7, #20]
      break;
 8023070:	e00d      	b.n	802308e <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8023072:	68bb      	ldr	r3, [r7, #8]
 8023074:	781b      	ldrb	r3, [r3, #0]
 8023076:	041a      	lsls	r2, r3, #16
 8023078:	68bb      	ldr	r3, [r7, #8]
 802307a:	3301      	adds	r3, #1
 802307c:	781b      	ldrb	r3, [r3, #0]
 802307e:	021b      	lsls	r3, r3, #8
 8023080:	4313      	orrs	r3, r2
 8023082:	68ba      	ldr	r2, [r7, #8]
 8023084:	3202      	adds	r2, #2
 8023086:	7812      	ldrb	r2, [r2, #0]
 8023088:	4313      	orrs	r3, r2
 802308a:	617b      	str	r3, [r7, #20]
      break;
 802308c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 802308e:	2300      	movs	r3, #0
 8023090:	61bb      	str	r3, [r7, #24]
 8023092:	e036      	b.n	8023102 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8023094:	8a3a      	ldrh	r2, [r7, #16]
 8023096:	69bb      	ldr	r3, [r7, #24]
 8023098:	1ad2      	subs	r2, r2, r3
 802309a:	7bfb      	ldrb	r3, [r7, #15]
 802309c:	4413      	add	r3, r2
 802309e:	3b01      	subs	r3, #1
 80230a0:	2201      	movs	r2, #1
 80230a2:	fa02 f303 	lsl.w	r3, r2, r3
 80230a6:	461a      	mov	r2, r3
 80230a8:	697b      	ldr	r3, [r7, #20]
 80230aa:	4013      	ands	r3, r2
 80230ac:	2b00      	cmp	r3, #0
 80230ae:	d012      	beq.n	80230d6 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80230b0:	69bb      	ldr	r3, [r7, #24]
 80230b2:	b29a      	uxth	r2, r3
 80230b4:	88fb      	ldrh	r3, [r7, #6]
 80230b6:	4413      	add	r3, r2
 80230b8:	b298      	uxth	r0, r3
 80230ba:	4b1b      	ldr	r3, [pc, #108]	; (8023128 <DrawChar+0x16c>)
 80230bc:	681a      	ldr	r2, [r3, #0]
 80230be:	491b      	ldr	r1, [pc, #108]	; (802312c <DrawChar+0x170>)
 80230c0:	4613      	mov	r3, r2
 80230c2:	005b      	lsls	r3, r3, #1
 80230c4:	4413      	add	r3, r2
 80230c6:	009b      	lsls	r3, r3, #2
 80230c8:	440b      	add	r3, r1
 80230ca:	681a      	ldr	r2, [r3, #0]
 80230cc:	88bb      	ldrh	r3, [r7, #4]
 80230ce:	4619      	mov	r1, r3
 80230d0:	f7ff ff4e 	bl	8022f70 <BSP_LCD_DrawPixel>
 80230d4:	e012      	b.n	80230fc <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80230d6:	69bb      	ldr	r3, [r7, #24]
 80230d8:	b29a      	uxth	r2, r3
 80230da:	88fb      	ldrh	r3, [r7, #6]
 80230dc:	4413      	add	r3, r2
 80230de:	b298      	uxth	r0, r3
 80230e0:	4b11      	ldr	r3, [pc, #68]	; (8023128 <DrawChar+0x16c>)
 80230e2:	681a      	ldr	r2, [r3, #0]
 80230e4:	4911      	ldr	r1, [pc, #68]	; (802312c <DrawChar+0x170>)
 80230e6:	4613      	mov	r3, r2
 80230e8:	005b      	lsls	r3, r3, #1
 80230ea:	4413      	add	r3, r2
 80230ec:	009b      	lsls	r3, r3, #2
 80230ee:	440b      	add	r3, r1
 80230f0:	3304      	adds	r3, #4
 80230f2:	681a      	ldr	r2, [r3, #0]
 80230f4:	88bb      	ldrh	r3, [r7, #4]
 80230f6:	4619      	mov	r1, r3
 80230f8:	f7ff ff3a 	bl	8022f70 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80230fc:	69bb      	ldr	r3, [r7, #24]
 80230fe:	3301      	adds	r3, #1
 8023100:	61bb      	str	r3, [r7, #24]
 8023102:	8a3b      	ldrh	r3, [r7, #16]
 8023104:	69ba      	ldr	r2, [r7, #24]
 8023106:	429a      	cmp	r2, r3
 8023108:	d3c4      	bcc.n	8023094 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 802310a:	88bb      	ldrh	r3, [r7, #4]
 802310c:	3301      	adds	r3, #1
 802310e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8023110:	69fb      	ldr	r3, [r7, #28]
 8023112:	3301      	adds	r3, #1
 8023114:	61fb      	str	r3, [r7, #28]
 8023116:	8a7b      	ldrh	r3, [r7, #18]
 8023118:	69fa      	ldr	r2, [r7, #28]
 802311a:	429a      	cmp	r2, r3
 802311c:	d384      	bcc.n	8023028 <DrawChar+0x6c>
  }
}
 802311e:	bf00      	nop
 8023120:	bf00      	nop
 8023122:	3720      	adds	r7, #32
 8023124:	46bd      	mov	sp, r7
 8023126:	bd80      	pop	{r7, pc}
 8023128:	20000a10 	.word	0x20000a10
 802312c:	20000a14 	.word	0x20000a14

08023130 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8023130:	b580      	push	{r7, lr}
 8023132:	b086      	sub	sp, #24
 8023134:	af02      	add	r7, sp, #8
 8023136:	60f8      	str	r0, [r7, #12]
 8023138:	60b9      	str	r1, [r7, #8]
 802313a:	607a      	str	r2, [r7, #4]
 802313c:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 802313e:	4b16      	ldr	r3, [pc, #88]	; (8023198 <FillBuffer+0x68>)
 8023140:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8023144:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8023146:	4b14      	ldr	r3, [pc, #80]	; (8023198 <FillBuffer+0x68>)
 8023148:	2200      	movs	r2, #0
 802314a:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 802314c:	4a12      	ldr	r2, [pc, #72]	; (8023198 <FillBuffer+0x68>)
 802314e:	69bb      	ldr	r3, [r7, #24]
 8023150:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8023152:	4b11      	ldr	r3, [pc, #68]	; (8023198 <FillBuffer+0x68>)
 8023154:	4a11      	ldr	r2, [pc, #68]	; (802319c <FillBuffer+0x6c>)
 8023156:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8023158:	480f      	ldr	r0, [pc, #60]	; (8023198 <FillBuffer+0x68>)
 802315a:	f000 fdbb 	bl	8023cd4 <HAL_DMA2D_Init>
 802315e:	4603      	mov	r3, r0
 8023160:	2b00      	cmp	r3, #0
 8023162:	d115      	bne.n	8023190 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8023164:	68f9      	ldr	r1, [r7, #12]
 8023166:	480c      	ldr	r0, [pc, #48]	; (8023198 <FillBuffer+0x68>)
 8023168:	f001 f822 	bl	80241b0 <HAL_DMA2D_ConfigLayer>
 802316c:	4603      	mov	r3, r0
 802316e:	2b00      	cmp	r3, #0
 8023170:	d10e      	bne.n	8023190 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8023172:	68ba      	ldr	r2, [r7, #8]
 8023174:	683b      	ldr	r3, [r7, #0]
 8023176:	9300      	str	r3, [sp, #0]
 8023178:	687b      	ldr	r3, [r7, #4]
 802317a:	69f9      	ldr	r1, [r7, #28]
 802317c:	4806      	ldr	r0, [pc, #24]	; (8023198 <FillBuffer+0x68>)
 802317e:	f000 fdf2 	bl	8023d66 <HAL_DMA2D_Start>
 8023182:	4603      	mov	r3, r0
 8023184:	2b00      	cmp	r3, #0
 8023186:	d103      	bne.n	8023190 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8023188:	210a      	movs	r1, #10
 802318a:	4803      	ldr	r0, [pc, #12]	; (8023198 <FillBuffer+0x68>)
 802318c:	f000 fe16 	bl	8023dbc <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8023190:	bf00      	nop
 8023192:	3710      	adds	r7, #16
 8023194:	46bd      	mov	sp, r7
 8023196:	bd80      	pop	{r7, pc}
 8023198:	200009a0 	.word	0x200009a0
 802319c:	4002b000 	.word	0x4002b000

080231a0 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80231a0:	b580      	push	{r7, lr}
 80231a2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80231a4:	4b29      	ldr	r3, [pc, #164]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231a6:	4a2a      	ldr	r2, [pc, #168]	; (8023250 <BSP_SDRAM_Init+0xb0>)
 80231a8:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80231aa:	4b2a      	ldr	r3, [pc, #168]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231ac:	2202      	movs	r2, #2
 80231ae:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80231b0:	4b28      	ldr	r3, [pc, #160]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231b2:	2207      	movs	r2, #7
 80231b4:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80231b6:	4b27      	ldr	r3, [pc, #156]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231b8:	2204      	movs	r2, #4
 80231ba:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80231bc:	4b25      	ldr	r3, [pc, #148]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231be:	2207      	movs	r2, #7
 80231c0:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80231c2:	4b24      	ldr	r3, [pc, #144]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231c4:	2202      	movs	r2, #2
 80231c6:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80231c8:	4b22      	ldr	r3, [pc, #136]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231ca:	2202      	movs	r2, #2
 80231cc:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80231ce:	4b21      	ldr	r3, [pc, #132]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 80231d0:	2202      	movs	r2, #2
 80231d2:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80231d4:	4b1d      	ldr	r3, [pc, #116]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231d6:	2201      	movs	r2, #1
 80231d8:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80231da:	4b1c      	ldr	r3, [pc, #112]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231dc:	2200      	movs	r2, #0
 80231de:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80231e0:	4b1a      	ldr	r3, [pc, #104]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231e2:	2204      	movs	r2, #4
 80231e4:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80231e6:	4b19      	ldr	r3, [pc, #100]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231e8:	2210      	movs	r2, #16
 80231ea:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80231ec:	4b17      	ldr	r3, [pc, #92]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231ee:	2240      	movs	r2, #64	; 0x40
 80231f0:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80231f2:	4b16      	ldr	r3, [pc, #88]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231f4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80231f8:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80231fa:	4b14      	ldr	r3, [pc, #80]	; (802324c <BSP_SDRAM_Init+0xac>)
 80231fc:	2200      	movs	r2, #0
 80231fe:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8023200:	4b12      	ldr	r3, [pc, #72]	; (802324c <BSP_SDRAM_Init+0xac>)
 8023202:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8023206:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8023208:	4b10      	ldr	r3, [pc, #64]	; (802324c <BSP_SDRAM_Init+0xac>)
 802320a:	2200      	movs	r2, #0
 802320c:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 802320e:	4b0f      	ldr	r3, [pc, #60]	; (802324c <BSP_SDRAM_Init+0xac>)
 8023210:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8023214:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8023216:	2100      	movs	r1, #0
 8023218:	480c      	ldr	r0, [pc, #48]	; (802324c <BSP_SDRAM_Init+0xac>)
 802321a:	f000 f87f 	bl	802331c <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 802321e:	490d      	ldr	r1, [pc, #52]	; (8023254 <BSP_SDRAM_Init+0xb4>)
 8023220:	480a      	ldr	r0, [pc, #40]	; (802324c <BSP_SDRAM_Init+0xac>)
 8023222:	f004 ff47 	bl	80280b4 <HAL_SDRAM_Init>
 8023226:	4603      	mov	r3, r0
 8023228:	2b00      	cmp	r3, #0
 802322a:	d003      	beq.n	8023234 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 802322c:	4b0a      	ldr	r3, [pc, #40]	; (8023258 <BSP_SDRAM_Init+0xb8>)
 802322e:	2201      	movs	r2, #1
 8023230:	701a      	strb	r2, [r3, #0]
 8023232:	e002      	b.n	802323a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8023234:	4b08      	ldr	r3, [pc, #32]	; (8023258 <BSP_SDRAM_Init+0xb8>)
 8023236:	2200      	movs	r2, #0
 8023238:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 802323a:	f240 506a 	movw	r0, #1386	; 0x56a
 802323e:	f000 f80d 	bl	802325c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8023242:	4b05      	ldr	r3, [pc, #20]	; (8023258 <BSP_SDRAM_Init+0xb8>)
 8023244:	781b      	ldrb	r3, [r3, #0]
}
 8023246:	4618      	mov	r0, r3
 8023248:	bd80      	pop	{r7, pc}
 802324a:	bf00      	nop
 802324c:	20000a30 	.word	0x20000a30
 8023250:	a0000140 	.word	0xa0000140
 8023254:	20000a64 	.word	0x20000a64
 8023258:	20000054 	.word	0x20000054

0802325c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 802325c:	b580      	push	{r7, lr}
 802325e:	b084      	sub	sp, #16
 8023260:	af00      	add	r7, sp, #0
 8023262:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8023264:	2300      	movs	r3, #0
 8023266:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8023268:	4b2a      	ldr	r3, [pc, #168]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802326a:	2201      	movs	r2, #1
 802326c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 802326e:	4b29      	ldr	r3, [pc, #164]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023270:	2208      	movs	r2, #8
 8023272:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8023274:	4b27      	ldr	r3, [pc, #156]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023276:	2201      	movs	r2, #1
 8023278:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 802327a:	4b26      	ldr	r3, [pc, #152]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802327c:	2200      	movs	r2, #0
 802327e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8023280:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023284:	4923      	ldr	r1, [pc, #140]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023286:	4824      	ldr	r0, [pc, #144]	; (8023318 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023288:	f004 ff48 	bl	802811c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 802328c:	2001      	movs	r0, #1
 802328e:	f000 f993 	bl	80235b8 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8023292:	4b20      	ldr	r3, [pc, #128]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023294:	2202      	movs	r2, #2
 8023296:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8023298:	4b1e      	ldr	r3, [pc, #120]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802329a:	2208      	movs	r2, #8
 802329c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 802329e:	4b1d      	ldr	r3, [pc, #116]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232a0:	2201      	movs	r2, #1
 80232a2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80232a4:	4b1b      	ldr	r3, [pc, #108]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232a6:	2200      	movs	r2, #0
 80232a8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80232aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80232ae:	4919      	ldr	r1, [pc, #100]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232b0:	4819      	ldr	r0, [pc, #100]	; (8023318 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80232b2:	f004 ff33 	bl	802811c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80232b6:	4b17      	ldr	r3, [pc, #92]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232b8:	2203      	movs	r2, #3
 80232ba:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80232bc:	4b15      	ldr	r3, [pc, #84]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232be:	2208      	movs	r2, #8
 80232c0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80232c2:	4b14      	ldr	r3, [pc, #80]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232c4:	2204      	movs	r2, #4
 80232c6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80232c8:	4b12      	ldr	r3, [pc, #72]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232ca:	2200      	movs	r2, #0
 80232cc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80232ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80232d2:	4910      	ldr	r1, [pc, #64]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232d4:	4810      	ldr	r0, [pc, #64]	; (8023318 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80232d6:	f004 ff21 	bl	802811c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80232da:	f44f 730c 	mov.w	r3, #560	; 0x230
 80232de:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80232e0:	4b0c      	ldr	r3, [pc, #48]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232e2:	2204      	movs	r2, #4
 80232e4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80232e6:	4b0b      	ldr	r3, [pc, #44]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232e8:	2208      	movs	r2, #8
 80232ea:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80232ec:	4b09      	ldr	r3, [pc, #36]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232ee:	2201      	movs	r2, #1
 80232f0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80232f2:	68fb      	ldr	r3, [r7, #12]
 80232f4:	4a07      	ldr	r2, [pc, #28]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232f6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80232f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80232fc:	4905      	ldr	r1, [pc, #20]	; (8023314 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80232fe:	4806      	ldr	r0, [pc, #24]	; (8023318 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023300:	f004 ff0c 	bl	802811c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8023304:	6879      	ldr	r1, [r7, #4]
 8023306:	4804      	ldr	r0, [pc, #16]	; (8023318 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023308:	f004 ff3d 	bl	8028186 <HAL_SDRAM_ProgramRefreshRate>
}
 802330c:	bf00      	nop
 802330e:	3710      	adds	r7, #16
 8023310:	46bd      	mov	sp, r7
 8023312:	bd80      	pop	{r7, pc}
 8023314:	20000a80 	.word	0x20000a80
 8023318:	20000a30 	.word	0x20000a30

0802331c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 802331c:	b580      	push	{r7, lr}
 802331e:	b090      	sub	sp, #64	; 0x40
 8023320:	af00      	add	r7, sp, #0
 8023322:	6078      	str	r0, [r7, #4]
 8023324:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8023326:	687b      	ldr	r3, [r7, #4]
 8023328:	2b00      	cmp	r3, #0
 802332a:	f000 80ec 	beq.w	8023506 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 802332e:	2300      	movs	r3, #0
 8023330:	62bb      	str	r3, [r7, #40]	; 0x28
 8023332:	4b77      	ldr	r3, [pc, #476]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023336:	4a76      	ldr	r2, [pc, #472]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023338:	f043 0301 	orr.w	r3, r3, #1
 802333c:	6393      	str	r3, [r2, #56]	; 0x38
 802333e:	4b74      	ldr	r3, [pc, #464]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023342:	f003 0301 	and.w	r3, r3, #1
 8023346:	62bb      	str	r3, [r7, #40]	; 0x28
 8023348:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 802334a:	2300      	movs	r3, #0
 802334c:	627b      	str	r3, [r7, #36]	; 0x24
 802334e:	4b70      	ldr	r3, [pc, #448]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023352:	4a6f      	ldr	r2, [pc, #444]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023354:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8023358:	6313      	str	r3, [r2, #48]	; 0x30
 802335a:	4b6d      	ldr	r3, [pc, #436]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 802335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802335e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023362:	627b      	str	r3, [r7, #36]	; 0x24
 8023364:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8023366:	2300      	movs	r3, #0
 8023368:	623b      	str	r3, [r7, #32]
 802336a:	4b69      	ldr	r3, [pc, #420]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 802336c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802336e:	4a68      	ldr	r2, [pc, #416]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023370:	f043 0302 	orr.w	r3, r3, #2
 8023374:	6313      	str	r3, [r2, #48]	; 0x30
 8023376:	4b66      	ldr	r3, [pc, #408]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802337a:	f003 0302 	and.w	r3, r3, #2
 802337e:	623b      	str	r3, [r7, #32]
 8023380:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8023382:	2300      	movs	r3, #0
 8023384:	61fb      	str	r3, [r7, #28]
 8023386:	4b62      	ldr	r3, [pc, #392]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802338a:	4a61      	ldr	r2, [pc, #388]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 802338c:	f043 0304 	orr.w	r3, r3, #4
 8023390:	6313      	str	r3, [r2, #48]	; 0x30
 8023392:	4b5f      	ldr	r3, [pc, #380]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023396:	f003 0304 	and.w	r3, r3, #4
 802339a:	61fb      	str	r3, [r7, #28]
 802339c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 802339e:	2300      	movs	r3, #0
 80233a0:	61bb      	str	r3, [r7, #24]
 80233a2:	4b5b      	ldr	r3, [pc, #364]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233a6:	4a5a      	ldr	r2, [pc, #360]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233a8:	f043 0308 	orr.w	r3, r3, #8
 80233ac:	6313      	str	r3, [r2, #48]	; 0x30
 80233ae:	4b58      	ldr	r3, [pc, #352]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233b2:	f003 0308 	and.w	r3, r3, #8
 80233b6:	61bb      	str	r3, [r7, #24]
 80233b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80233ba:	2300      	movs	r3, #0
 80233bc:	617b      	str	r3, [r7, #20]
 80233be:	4b54      	ldr	r3, [pc, #336]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233c2:	4a53      	ldr	r2, [pc, #332]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233c4:	f043 0310 	orr.w	r3, r3, #16
 80233c8:	6313      	str	r3, [r2, #48]	; 0x30
 80233ca:	4b51      	ldr	r3, [pc, #324]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233ce:	f003 0310 	and.w	r3, r3, #16
 80233d2:	617b      	str	r3, [r7, #20]
 80233d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80233d6:	2300      	movs	r3, #0
 80233d8:	613b      	str	r3, [r7, #16]
 80233da:	4b4d      	ldr	r3, [pc, #308]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233de:	4a4c      	ldr	r2, [pc, #304]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233e0:	f043 0320 	orr.w	r3, r3, #32
 80233e4:	6313      	str	r3, [r2, #48]	; 0x30
 80233e6:	4b4a      	ldr	r3, [pc, #296]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233ea:	f003 0320 	and.w	r3, r3, #32
 80233ee:	613b      	str	r3, [r7, #16]
 80233f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80233f2:	2300      	movs	r3, #0
 80233f4:	60fb      	str	r3, [r7, #12]
 80233f6:	4b46      	ldr	r3, [pc, #280]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80233fa:	4a45      	ldr	r2, [pc, #276]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 80233fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023400:	6313      	str	r3, [r2, #48]	; 0x30
 8023402:	4b43      	ldr	r3, [pc, #268]	; (8023510 <BSP_SDRAM_MspInit+0x1f4>)
 8023404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802340a:	60fb      	str	r3, [r7, #12]
 802340c:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 802340e:	2302      	movs	r3, #2
 8023410:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8023412:	2302      	movs	r3, #2
 8023414:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8023416:	2300      	movs	r3, #0
 8023418:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 802341a:	230c      	movs	r3, #12
 802341c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 802341e:	2360      	movs	r3, #96	; 0x60
 8023420:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8023422:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8023426:	4619      	mov	r1, r3
 8023428:	483a      	ldr	r0, [pc, #232]	; (8023514 <BSP_SDRAM_MspInit+0x1f8>)
 802342a:	f001 faf5 	bl	8024a18 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 802342e:	2301      	movs	r3, #1
 8023430:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8023432:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8023436:	4619      	mov	r1, r3
 8023438:	4837      	ldr	r0, [pc, #220]	; (8023518 <BSP_SDRAM_MspInit+0x1fc>)
 802343a:	f001 faed 	bl	8024a18 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 802343e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8023442:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8023444:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8023448:	4619      	mov	r1, r3
 802344a:	4834      	ldr	r0, [pc, #208]	; (802351c <BSP_SDRAM_MspInit+0x200>)
 802344c:	f001 fae4 	bl	8024a18 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8023450:	f64f 7383 	movw	r3, #65411	; 0xff83
 8023454:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8023456:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802345a:	4619      	mov	r1, r3
 802345c:	4830      	ldr	r0, [pc, #192]	; (8023520 <BSP_SDRAM_MspInit+0x204>)
 802345e:	f001 fadb 	bl	8024a18 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8023462:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8023466:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8023468:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802346c:	4619      	mov	r1, r3
 802346e:	482d      	ldr	r0, [pc, #180]	; (8023524 <BSP_SDRAM_MspInit+0x208>)
 8023470:	f001 fad2 	bl	8024a18 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8023474:	f248 1333 	movw	r3, #33075	; 0x8133
 8023478:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 802347a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802347e:	4619      	mov	r1, r3
 8023480:	4829      	ldr	r0, [pc, #164]	; (8023528 <BSP_SDRAM_MspInit+0x20c>)
 8023482:	f001 fac9 	bl	8024a18 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8023486:	4b29      	ldr	r3, [pc, #164]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 8023488:	2200      	movs	r2, #0
 802348a:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 802348c:	4b27      	ldr	r3, [pc, #156]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 802348e:	2280      	movs	r2, #128	; 0x80
 8023490:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8023492:	4b26      	ldr	r3, [pc, #152]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 8023494:	f44f 7200 	mov.w	r2, #512	; 0x200
 8023498:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 802349a:	4b24      	ldr	r3, [pc, #144]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 802349c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80234a0:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80234a2:	4b22      	ldr	r3, [pc, #136]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80234a8:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80234aa:	4b20      	ldr	r3, [pc, #128]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80234b0:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 80234b2:	4b1e      	ldr	r3, [pc, #120]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234b4:	2200      	movs	r2, #0
 80234b6:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80234b8:	4b1c      	ldr	r3, [pc, #112]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80234be:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80234c0:	4b1a      	ldr	r3, [pc, #104]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234c2:	2200      	movs	r2, #0
 80234c4:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80234c6:	4b19      	ldr	r3, [pc, #100]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234c8:	2203      	movs	r2, #3
 80234ca:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80234cc:	4b17      	ldr	r3, [pc, #92]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234ce:	2200      	movs	r2, #0
 80234d0:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80234d2:	4b16      	ldr	r3, [pc, #88]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234d4:	2200      	movs	r2, #0
 80234d6:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80234d8:	4b14      	ldr	r3, [pc, #80]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234da:	4a15      	ldr	r2, [pc, #84]	; (8023530 <BSP_SDRAM_MspInit+0x214>)
 80234dc:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80234de:	687b      	ldr	r3, [r7, #4]
 80234e0:	4a12      	ldr	r2, [pc, #72]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234e2:	631a      	str	r2, [r3, #48]	; 0x30
 80234e4:	4a11      	ldr	r2, [pc, #68]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234e6:	687b      	ldr	r3, [r7, #4]
 80234e8:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80234ea:	4810      	ldr	r0, [pc, #64]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234ec:	f000 fa50 	bl	8023990 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 80234f0:	480e      	ldr	r0, [pc, #56]	; (802352c <BSP_SDRAM_MspInit+0x210>)
 80234f2:	f000 f99f 	bl	8023834 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80234f6:	2200      	movs	r2, #0
 80234f8:	210f      	movs	r1, #15
 80234fa:	2038      	movs	r0, #56	; 0x38
 80234fc:	f000 f94f 	bl	802379e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8023500:	2038      	movs	r0, #56	; 0x38
 8023502:	f000 f968 	bl	80237d6 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8023506:	bf00      	nop
 8023508:	3740      	adds	r7, #64	; 0x40
 802350a:	46bd      	mov	sp, r7
 802350c:	bd80      	pop	{r7, pc}
 802350e:	bf00      	nop
 8023510:	40023800 	.word	0x40023800
 8023514:	40020400 	.word	0x40020400
 8023518:	40020800 	.word	0x40020800
 802351c:	40020c00 	.word	0x40020c00
 8023520:	40021000 	.word	0x40021000
 8023524:	40021400 	.word	0x40021400
 8023528:	40021800 	.word	0x40021800
 802352c:	20000a90 	.word	0x20000a90
 8023530:	40026410 	.word	0x40026410

08023534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8023534:	b580      	push	{r7, lr}
 8023536:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8023538:	4b0e      	ldr	r3, [pc, #56]	; (8023574 <HAL_Init+0x40>)
 802353a:	681b      	ldr	r3, [r3, #0]
 802353c:	4a0d      	ldr	r2, [pc, #52]	; (8023574 <HAL_Init+0x40>)
 802353e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8023542:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8023544:	4b0b      	ldr	r3, [pc, #44]	; (8023574 <HAL_Init+0x40>)
 8023546:	681b      	ldr	r3, [r3, #0]
 8023548:	4a0a      	ldr	r2, [pc, #40]	; (8023574 <HAL_Init+0x40>)
 802354a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802354e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8023550:	4b08      	ldr	r3, [pc, #32]	; (8023574 <HAL_Init+0x40>)
 8023552:	681b      	ldr	r3, [r3, #0]
 8023554:	4a07      	ldr	r2, [pc, #28]	; (8023574 <HAL_Init+0x40>)
 8023556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802355a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802355c:	2003      	movs	r0, #3
 802355e:	f000 f913 	bl	8023788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8023562:	200f      	movs	r0, #15
 8023564:	f7fe fc38 	bl	8021dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8023568:	f7fe f85e 	bl	8021628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802356c:	2300      	movs	r3, #0
}
 802356e:	4618      	mov	r0, r3
 8023570:	bd80      	pop	{r7, pc}
 8023572:	bf00      	nop
 8023574:	40023c00 	.word	0x40023c00

08023578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8023578:	b480      	push	{r7}
 802357a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802357c:	4b06      	ldr	r3, [pc, #24]	; (8023598 <HAL_IncTick+0x20>)
 802357e:	781b      	ldrb	r3, [r3, #0]
 8023580:	461a      	mov	r2, r3
 8023582:	4b06      	ldr	r3, [pc, #24]	; (802359c <HAL_IncTick+0x24>)
 8023584:	681b      	ldr	r3, [r3, #0]
 8023586:	4413      	add	r3, r2
 8023588:	4a04      	ldr	r2, [pc, #16]	; (802359c <HAL_IncTick+0x24>)
 802358a:	6013      	str	r3, [r2, #0]
}
 802358c:	bf00      	nop
 802358e:	46bd      	mov	sp, r7
 8023590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023594:	4770      	bx	lr
 8023596:	bf00      	nop
 8023598:	2000005c 	.word	0x2000005c
 802359c:	20000af0 	.word	0x20000af0

080235a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80235a0:	b480      	push	{r7}
 80235a2:	af00      	add	r7, sp, #0
  return uwTick;
 80235a4:	4b03      	ldr	r3, [pc, #12]	; (80235b4 <HAL_GetTick+0x14>)
 80235a6:	681b      	ldr	r3, [r3, #0]
}
 80235a8:	4618      	mov	r0, r3
 80235aa:	46bd      	mov	sp, r7
 80235ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80235b0:	4770      	bx	lr
 80235b2:	bf00      	nop
 80235b4:	20000af0 	.word	0x20000af0

080235b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80235b8:	b580      	push	{r7, lr}
 80235ba:	b084      	sub	sp, #16
 80235bc:	af00      	add	r7, sp, #0
 80235be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80235c0:	f7ff ffee 	bl	80235a0 <HAL_GetTick>
 80235c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80235c6:	687b      	ldr	r3, [r7, #4]
 80235c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80235ca:	68fb      	ldr	r3, [r7, #12]
 80235cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80235d0:	d005      	beq.n	80235de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80235d2:	4b0a      	ldr	r3, [pc, #40]	; (80235fc <HAL_Delay+0x44>)
 80235d4:	781b      	ldrb	r3, [r3, #0]
 80235d6:	461a      	mov	r2, r3
 80235d8:	68fb      	ldr	r3, [r7, #12]
 80235da:	4413      	add	r3, r2
 80235dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80235de:	bf00      	nop
 80235e0:	f7ff ffde 	bl	80235a0 <HAL_GetTick>
 80235e4:	4602      	mov	r2, r0
 80235e6:	68bb      	ldr	r3, [r7, #8]
 80235e8:	1ad3      	subs	r3, r2, r3
 80235ea:	68fa      	ldr	r2, [r7, #12]
 80235ec:	429a      	cmp	r2, r3
 80235ee:	d8f7      	bhi.n	80235e0 <HAL_Delay+0x28>
  {
  }
}
 80235f0:	bf00      	nop
 80235f2:	bf00      	nop
 80235f4:	3710      	adds	r7, #16
 80235f6:	46bd      	mov	sp, r7
 80235f8:	bd80      	pop	{r7, pc}
 80235fa:	bf00      	nop
 80235fc:	2000005c 	.word	0x2000005c

08023600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8023600:	b480      	push	{r7}
 8023602:	b085      	sub	sp, #20
 8023604:	af00      	add	r7, sp, #0
 8023606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8023608:	687b      	ldr	r3, [r7, #4]
 802360a:	f003 0307 	and.w	r3, r3, #7
 802360e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8023610:	4b0c      	ldr	r3, [pc, #48]	; (8023644 <__NVIC_SetPriorityGrouping+0x44>)
 8023612:	68db      	ldr	r3, [r3, #12]
 8023614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8023616:	68ba      	ldr	r2, [r7, #8]
 8023618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802361c:	4013      	ands	r3, r2
 802361e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8023620:	68fb      	ldr	r3, [r7, #12]
 8023622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8023624:	68bb      	ldr	r3, [r7, #8]
 8023626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8023628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802362c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8023630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8023632:	4a04      	ldr	r2, [pc, #16]	; (8023644 <__NVIC_SetPriorityGrouping+0x44>)
 8023634:	68bb      	ldr	r3, [r7, #8]
 8023636:	60d3      	str	r3, [r2, #12]
}
 8023638:	bf00      	nop
 802363a:	3714      	adds	r7, #20
 802363c:	46bd      	mov	sp, r7
 802363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023642:	4770      	bx	lr
 8023644:	e000ed00 	.word	0xe000ed00

08023648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8023648:	b480      	push	{r7}
 802364a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802364c:	4b04      	ldr	r3, [pc, #16]	; (8023660 <__NVIC_GetPriorityGrouping+0x18>)
 802364e:	68db      	ldr	r3, [r3, #12]
 8023650:	0a1b      	lsrs	r3, r3, #8
 8023652:	f003 0307 	and.w	r3, r3, #7
}
 8023656:	4618      	mov	r0, r3
 8023658:	46bd      	mov	sp, r7
 802365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802365e:	4770      	bx	lr
 8023660:	e000ed00 	.word	0xe000ed00

08023664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8023664:	b480      	push	{r7}
 8023666:	b083      	sub	sp, #12
 8023668:	af00      	add	r7, sp, #0
 802366a:	4603      	mov	r3, r0
 802366c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802366e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023672:	2b00      	cmp	r3, #0
 8023674:	db0b      	blt.n	802368e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8023676:	79fb      	ldrb	r3, [r7, #7]
 8023678:	f003 021f 	and.w	r2, r3, #31
 802367c:	4907      	ldr	r1, [pc, #28]	; (802369c <__NVIC_EnableIRQ+0x38>)
 802367e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023682:	095b      	lsrs	r3, r3, #5
 8023684:	2001      	movs	r0, #1
 8023686:	fa00 f202 	lsl.w	r2, r0, r2
 802368a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 802368e:	bf00      	nop
 8023690:	370c      	adds	r7, #12
 8023692:	46bd      	mov	sp, r7
 8023694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023698:	4770      	bx	lr
 802369a:	bf00      	nop
 802369c:	e000e100 	.word	0xe000e100

080236a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80236a0:	b480      	push	{r7}
 80236a2:	b083      	sub	sp, #12
 80236a4:	af00      	add	r7, sp, #0
 80236a6:	4603      	mov	r3, r0
 80236a8:	6039      	str	r1, [r7, #0]
 80236aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80236ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80236b0:	2b00      	cmp	r3, #0
 80236b2:	db0a      	blt.n	80236ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80236b4:	683b      	ldr	r3, [r7, #0]
 80236b6:	b2da      	uxtb	r2, r3
 80236b8:	490c      	ldr	r1, [pc, #48]	; (80236ec <__NVIC_SetPriority+0x4c>)
 80236ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80236be:	0112      	lsls	r2, r2, #4
 80236c0:	b2d2      	uxtb	r2, r2
 80236c2:	440b      	add	r3, r1
 80236c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80236c8:	e00a      	b.n	80236e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80236ca:	683b      	ldr	r3, [r7, #0]
 80236cc:	b2da      	uxtb	r2, r3
 80236ce:	4908      	ldr	r1, [pc, #32]	; (80236f0 <__NVIC_SetPriority+0x50>)
 80236d0:	79fb      	ldrb	r3, [r7, #7]
 80236d2:	f003 030f 	and.w	r3, r3, #15
 80236d6:	3b04      	subs	r3, #4
 80236d8:	0112      	lsls	r2, r2, #4
 80236da:	b2d2      	uxtb	r2, r2
 80236dc:	440b      	add	r3, r1
 80236de:	761a      	strb	r2, [r3, #24]
}
 80236e0:	bf00      	nop
 80236e2:	370c      	adds	r7, #12
 80236e4:	46bd      	mov	sp, r7
 80236e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236ea:	4770      	bx	lr
 80236ec:	e000e100 	.word	0xe000e100
 80236f0:	e000ed00 	.word	0xe000ed00

080236f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80236f4:	b480      	push	{r7}
 80236f6:	b089      	sub	sp, #36	; 0x24
 80236f8:	af00      	add	r7, sp, #0
 80236fa:	60f8      	str	r0, [r7, #12]
 80236fc:	60b9      	str	r1, [r7, #8]
 80236fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8023700:	68fb      	ldr	r3, [r7, #12]
 8023702:	f003 0307 	and.w	r3, r3, #7
 8023706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8023708:	69fb      	ldr	r3, [r7, #28]
 802370a:	f1c3 0307 	rsb	r3, r3, #7
 802370e:	2b04      	cmp	r3, #4
 8023710:	bf28      	it	cs
 8023712:	2304      	movcs	r3, #4
 8023714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8023716:	69fb      	ldr	r3, [r7, #28]
 8023718:	3304      	adds	r3, #4
 802371a:	2b06      	cmp	r3, #6
 802371c:	d902      	bls.n	8023724 <NVIC_EncodePriority+0x30>
 802371e:	69fb      	ldr	r3, [r7, #28]
 8023720:	3b03      	subs	r3, #3
 8023722:	e000      	b.n	8023726 <NVIC_EncodePriority+0x32>
 8023724:	2300      	movs	r3, #0
 8023726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8023728:	f04f 32ff 	mov.w	r2, #4294967295
 802372c:	69bb      	ldr	r3, [r7, #24]
 802372e:	fa02 f303 	lsl.w	r3, r2, r3
 8023732:	43da      	mvns	r2, r3
 8023734:	68bb      	ldr	r3, [r7, #8]
 8023736:	401a      	ands	r2, r3
 8023738:	697b      	ldr	r3, [r7, #20]
 802373a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802373c:	f04f 31ff 	mov.w	r1, #4294967295
 8023740:	697b      	ldr	r3, [r7, #20]
 8023742:	fa01 f303 	lsl.w	r3, r1, r3
 8023746:	43d9      	mvns	r1, r3
 8023748:	687b      	ldr	r3, [r7, #4]
 802374a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802374c:	4313      	orrs	r3, r2
         );
}
 802374e:	4618      	mov	r0, r3
 8023750:	3724      	adds	r7, #36	; 0x24
 8023752:	46bd      	mov	sp, r7
 8023754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023758:	4770      	bx	lr
	...

0802375c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 802375c:	b480      	push	{r7}
 802375e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8023760:	f3bf 8f4f 	dsb	sy
}
 8023764:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8023766:	4b06      	ldr	r3, [pc, #24]	; (8023780 <__NVIC_SystemReset+0x24>)
 8023768:	68db      	ldr	r3, [r3, #12]
 802376a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 802376e:	4904      	ldr	r1, [pc, #16]	; (8023780 <__NVIC_SystemReset+0x24>)
 8023770:	4b04      	ldr	r3, [pc, #16]	; (8023784 <__NVIC_SystemReset+0x28>)
 8023772:	4313      	orrs	r3, r2
 8023774:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8023776:	f3bf 8f4f 	dsb	sy
}
 802377a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 802377c:	bf00      	nop
 802377e:	e7fd      	b.n	802377c <__NVIC_SystemReset+0x20>
 8023780:	e000ed00 	.word	0xe000ed00
 8023784:	05fa0004 	.word	0x05fa0004

08023788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8023788:	b580      	push	{r7, lr}
 802378a:	b082      	sub	sp, #8
 802378c:	af00      	add	r7, sp, #0
 802378e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8023790:	6878      	ldr	r0, [r7, #4]
 8023792:	f7ff ff35 	bl	8023600 <__NVIC_SetPriorityGrouping>
}
 8023796:	bf00      	nop
 8023798:	3708      	adds	r7, #8
 802379a:	46bd      	mov	sp, r7
 802379c:	bd80      	pop	{r7, pc}

0802379e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802379e:	b580      	push	{r7, lr}
 80237a0:	b086      	sub	sp, #24
 80237a2:	af00      	add	r7, sp, #0
 80237a4:	4603      	mov	r3, r0
 80237a6:	60b9      	str	r1, [r7, #8]
 80237a8:	607a      	str	r2, [r7, #4]
 80237aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80237ac:	2300      	movs	r3, #0
 80237ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80237b0:	f7ff ff4a 	bl	8023648 <__NVIC_GetPriorityGrouping>
 80237b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80237b6:	687a      	ldr	r2, [r7, #4]
 80237b8:	68b9      	ldr	r1, [r7, #8]
 80237ba:	6978      	ldr	r0, [r7, #20]
 80237bc:	f7ff ff9a 	bl	80236f4 <NVIC_EncodePriority>
 80237c0:	4602      	mov	r2, r0
 80237c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80237c6:	4611      	mov	r1, r2
 80237c8:	4618      	mov	r0, r3
 80237ca:	f7ff ff69 	bl	80236a0 <__NVIC_SetPriority>
}
 80237ce:	bf00      	nop
 80237d0:	3718      	adds	r7, #24
 80237d2:	46bd      	mov	sp, r7
 80237d4:	bd80      	pop	{r7, pc}

080237d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80237d6:	b580      	push	{r7, lr}
 80237d8:	b082      	sub	sp, #8
 80237da:	af00      	add	r7, sp, #0
 80237dc:	4603      	mov	r3, r0
 80237de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80237e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80237e4:	4618      	mov	r0, r3
 80237e6:	f7ff ff3d 	bl	8023664 <__NVIC_EnableIRQ>
}
 80237ea:	bf00      	nop
 80237ec:	3708      	adds	r7, #8
 80237ee:	46bd      	mov	sp, r7
 80237f0:	bd80      	pop	{r7, pc}

080237f2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80237f2:	b580      	push	{r7, lr}
 80237f4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80237f6:	f7ff ffb1 	bl	802375c <__NVIC_SystemReset>

080237fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80237fa:	b580      	push	{r7, lr}
 80237fc:	b082      	sub	sp, #8
 80237fe:	af00      	add	r7, sp, #0
 8023800:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8023802:	687b      	ldr	r3, [r7, #4]
 8023804:	2b00      	cmp	r3, #0
 8023806:	d101      	bne.n	802380c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8023808:	2301      	movs	r3, #1
 802380a:	e00e      	b.n	802382a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 802380c:	687b      	ldr	r3, [r7, #4]
 802380e:	795b      	ldrb	r3, [r3, #5]
 8023810:	b2db      	uxtb	r3, r3
 8023812:	2b00      	cmp	r3, #0
 8023814:	d105      	bne.n	8023822 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8023816:	687b      	ldr	r3, [r7, #4]
 8023818:	2200      	movs	r2, #0
 802381a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 802381c:	6878      	ldr	r0, [r7, #4]
 802381e:	f7fd ff2b 	bl	8021678 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8023822:	687b      	ldr	r3, [r7, #4]
 8023824:	2201      	movs	r2, #1
 8023826:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8023828:	2300      	movs	r3, #0
}
 802382a:	4618      	mov	r0, r3
 802382c:	3708      	adds	r7, #8
 802382e:	46bd      	mov	sp, r7
 8023830:	bd80      	pop	{r7, pc}
	...

08023834 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8023834:	b580      	push	{r7, lr}
 8023836:	b086      	sub	sp, #24
 8023838:	af00      	add	r7, sp, #0
 802383a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 802383c:	2300      	movs	r3, #0
 802383e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8023840:	f7ff feae 	bl	80235a0 <HAL_GetTick>
 8023844:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8023846:	687b      	ldr	r3, [r7, #4]
 8023848:	2b00      	cmp	r3, #0
 802384a:	d101      	bne.n	8023850 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 802384c:	2301      	movs	r3, #1
 802384e:	e099      	b.n	8023984 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8023850:	687b      	ldr	r3, [r7, #4]
 8023852:	2202      	movs	r2, #2
 8023854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8023858:	687b      	ldr	r3, [r7, #4]
 802385a:	2200      	movs	r2, #0
 802385c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8023860:	687b      	ldr	r3, [r7, #4]
 8023862:	681b      	ldr	r3, [r3, #0]
 8023864:	681a      	ldr	r2, [r3, #0]
 8023866:	687b      	ldr	r3, [r7, #4]
 8023868:	681b      	ldr	r3, [r3, #0]
 802386a:	f022 0201 	bic.w	r2, r2, #1
 802386e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023870:	e00f      	b.n	8023892 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8023872:	f7ff fe95 	bl	80235a0 <HAL_GetTick>
 8023876:	4602      	mov	r2, r0
 8023878:	693b      	ldr	r3, [r7, #16]
 802387a:	1ad3      	subs	r3, r2, r3
 802387c:	2b05      	cmp	r3, #5
 802387e:	d908      	bls.n	8023892 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023880:	687b      	ldr	r3, [r7, #4]
 8023882:	2220      	movs	r2, #32
 8023884:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8023886:	687b      	ldr	r3, [r7, #4]
 8023888:	2203      	movs	r2, #3
 802388a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 802388e:	2303      	movs	r3, #3
 8023890:	e078      	b.n	8023984 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023892:	687b      	ldr	r3, [r7, #4]
 8023894:	681b      	ldr	r3, [r3, #0]
 8023896:	681b      	ldr	r3, [r3, #0]
 8023898:	f003 0301 	and.w	r3, r3, #1
 802389c:	2b00      	cmp	r3, #0
 802389e:	d1e8      	bne.n	8023872 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80238a0:	687b      	ldr	r3, [r7, #4]
 80238a2:	681b      	ldr	r3, [r3, #0]
 80238a4:	681b      	ldr	r3, [r3, #0]
 80238a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80238a8:	697a      	ldr	r2, [r7, #20]
 80238aa:	4b38      	ldr	r3, [pc, #224]	; (802398c <HAL_DMA_Init+0x158>)
 80238ac:	4013      	ands	r3, r2
 80238ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80238b0:	687b      	ldr	r3, [r7, #4]
 80238b2:	685a      	ldr	r2, [r3, #4]
 80238b4:	687b      	ldr	r3, [r7, #4]
 80238b6:	689b      	ldr	r3, [r3, #8]
 80238b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80238ba:	687b      	ldr	r3, [r7, #4]
 80238bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80238be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80238c0:	687b      	ldr	r3, [r7, #4]
 80238c2:	691b      	ldr	r3, [r3, #16]
 80238c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80238c6:	687b      	ldr	r3, [r7, #4]
 80238c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80238ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80238cc:	687b      	ldr	r3, [r7, #4]
 80238ce:	699b      	ldr	r3, [r3, #24]
 80238d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80238d2:	687b      	ldr	r3, [r7, #4]
 80238d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80238d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80238d8:	687b      	ldr	r3, [r7, #4]
 80238da:	6a1b      	ldr	r3, [r3, #32]
 80238dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80238de:	697a      	ldr	r2, [r7, #20]
 80238e0:	4313      	orrs	r3, r2
 80238e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80238e4:	687b      	ldr	r3, [r7, #4]
 80238e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80238e8:	2b04      	cmp	r3, #4
 80238ea:	d107      	bne.n	80238fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80238ec:	687b      	ldr	r3, [r7, #4]
 80238ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80238f0:	687b      	ldr	r3, [r7, #4]
 80238f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238f4:	4313      	orrs	r3, r2
 80238f6:	697a      	ldr	r2, [r7, #20]
 80238f8:	4313      	orrs	r3, r2
 80238fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80238fc:	687b      	ldr	r3, [r7, #4]
 80238fe:	681b      	ldr	r3, [r3, #0]
 8023900:	697a      	ldr	r2, [r7, #20]
 8023902:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8023904:	687b      	ldr	r3, [r7, #4]
 8023906:	681b      	ldr	r3, [r3, #0]
 8023908:	695b      	ldr	r3, [r3, #20]
 802390a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 802390c:	697b      	ldr	r3, [r7, #20]
 802390e:	f023 0307 	bic.w	r3, r3, #7
 8023912:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8023914:	687b      	ldr	r3, [r7, #4]
 8023916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023918:	697a      	ldr	r2, [r7, #20]
 802391a:	4313      	orrs	r3, r2
 802391c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802391e:	687b      	ldr	r3, [r7, #4]
 8023920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023922:	2b04      	cmp	r3, #4
 8023924:	d117      	bne.n	8023956 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8023926:	687b      	ldr	r3, [r7, #4]
 8023928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802392a:	697a      	ldr	r2, [r7, #20]
 802392c:	4313      	orrs	r3, r2
 802392e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8023930:	687b      	ldr	r3, [r7, #4]
 8023932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023934:	2b00      	cmp	r3, #0
 8023936:	d00e      	beq.n	8023956 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8023938:	6878      	ldr	r0, [r7, #4]
 802393a:	f000 f94f 	bl	8023bdc <DMA_CheckFifoParam>
 802393e:	4603      	mov	r3, r0
 8023940:	2b00      	cmp	r3, #0
 8023942:	d008      	beq.n	8023956 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8023944:	687b      	ldr	r3, [r7, #4]
 8023946:	2240      	movs	r2, #64	; 0x40
 8023948:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802394a:	687b      	ldr	r3, [r7, #4]
 802394c:	2201      	movs	r2, #1
 802394e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8023952:	2301      	movs	r3, #1
 8023954:	e016      	b.n	8023984 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8023956:	687b      	ldr	r3, [r7, #4]
 8023958:	681b      	ldr	r3, [r3, #0]
 802395a:	697a      	ldr	r2, [r7, #20]
 802395c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802395e:	6878      	ldr	r0, [r7, #4]
 8023960:	f000 f906 	bl	8023b70 <DMA_CalcBaseAndBitshift>
 8023964:	4603      	mov	r3, r0
 8023966:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023968:	687b      	ldr	r3, [r7, #4]
 802396a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802396c:	223f      	movs	r2, #63	; 0x3f
 802396e:	409a      	lsls	r2, r3
 8023970:	68fb      	ldr	r3, [r7, #12]
 8023972:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8023974:	687b      	ldr	r3, [r7, #4]
 8023976:	2200      	movs	r2, #0
 8023978:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 802397a:	687b      	ldr	r3, [r7, #4]
 802397c:	2201      	movs	r2, #1
 802397e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8023982:	2300      	movs	r3, #0
}
 8023984:	4618      	mov	r0, r3
 8023986:	3718      	adds	r7, #24
 8023988:	46bd      	mov	sp, r7
 802398a:	bd80      	pop	{r7, pc}
 802398c:	f010803f 	.word	0xf010803f

08023990 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8023990:	b580      	push	{r7, lr}
 8023992:	b084      	sub	sp, #16
 8023994:	af00      	add	r7, sp, #0
 8023996:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8023998:	687b      	ldr	r3, [r7, #4]
 802399a:	2b00      	cmp	r3, #0
 802399c:	d101      	bne.n	80239a2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 802399e:	2301      	movs	r3, #1
 80239a0:	e050      	b.n	8023a44 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80239a2:	687b      	ldr	r3, [r7, #4]
 80239a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80239a8:	b2db      	uxtb	r3, r3
 80239aa:	2b02      	cmp	r3, #2
 80239ac:	d101      	bne.n	80239b2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80239ae:	2302      	movs	r3, #2
 80239b0:	e048      	b.n	8023a44 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80239b2:	687b      	ldr	r3, [r7, #4]
 80239b4:	681b      	ldr	r3, [r3, #0]
 80239b6:	681a      	ldr	r2, [r3, #0]
 80239b8:	687b      	ldr	r3, [r7, #4]
 80239ba:	681b      	ldr	r3, [r3, #0]
 80239bc:	f022 0201 	bic.w	r2, r2, #1
 80239c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80239c2:	687b      	ldr	r3, [r7, #4]
 80239c4:	681b      	ldr	r3, [r3, #0]
 80239c6:	2200      	movs	r2, #0
 80239c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80239ca:	687b      	ldr	r3, [r7, #4]
 80239cc:	681b      	ldr	r3, [r3, #0]
 80239ce:	2200      	movs	r2, #0
 80239d0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80239d2:	687b      	ldr	r3, [r7, #4]
 80239d4:	681b      	ldr	r3, [r3, #0]
 80239d6:	2200      	movs	r2, #0
 80239d8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80239da:	687b      	ldr	r3, [r7, #4]
 80239dc:	681b      	ldr	r3, [r3, #0]
 80239de:	2200      	movs	r2, #0
 80239e0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80239e2:	687b      	ldr	r3, [r7, #4]
 80239e4:	681b      	ldr	r3, [r3, #0]
 80239e6:	2200      	movs	r2, #0
 80239e8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80239ea:	687b      	ldr	r3, [r7, #4]
 80239ec:	681b      	ldr	r3, [r3, #0]
 80239ee:	2221      	movs	r2, #33	; 0x21
 80239f0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80239f2:	6878      	ldr	r0, [r7, #4]
 80239f4:	f000 f8bc 	bl	8023b70 <DMA_CalcBaseAndBitshift>
 80239f8:	4603      	mov	r3, r0
 80239fa:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80239fc:	687b      	ldr	r3, [r7, #4]
 80239fe:	2200      	movs	r2, #0
 8023a00:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8023a02:	687b      	ldr	r3, [r7, #4]
 8023a04:	2200      	movs	r2, #0
 8023a06:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8023a08:	687b      	ldr	r3, [r7, #4]
 8023a0a:	2200      	movs	r2, #0
 8023a0c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8023a0e:	687b      	ldr	r3, [r7, #4]
 8023a10:	2200      	movs	r2, #0
 8023a12:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8023a14:	687b      	ldr	r3, [r7, #4]
 8023a16:	2200      	movs	r2, #0
 8023a18:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8023a1a:	687b      	ldr	r3, [r7, #4]
 8023a1c:	2200      	movs	r2, #0
 8023a1e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023a20:	687b      	ldr	r3, [r7, #4]
 8023a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a24:	223f      	movs	r2, #63	; 0x3f
 8023a26:	409a      	lsls	r2, r3
 8023a28:	68fb      	ldr	r3, [r7, #12]
 8023a2a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8023a2c:	687b      	ldr	r3, [r7, #4]
 8023a2e:	2200      	movs	r2, #0
 8023a30:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8023a32:	687b      	ldr	r3, [r7, #4]
 8023a34:	2200      	movs	r2, #0
 8023a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8023a3a:	687b      	ldr	r3, [r7, #4]
 8023a3c:	2200      	movs	r2, #0
 8023a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8023a42:	2300      	movs	r3, #0
}
 8023a44:	4618      	mov	r0, r3
 8023a46:	3710      	adds	r7, #16
 8023a48:	46bd      	mov	sp, r7
 8023a4a:	bd80      	pop	{r7, pc}

08023a4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8023a4c:	b580      	push	{r7, lr}
 8023a4e:	b084      	sub	sp, #16
 8023a50:	af00      	add	r7, sp, #0
 8023a52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8023a54:	687b      	ldr	r3, [r7, #4]
 8023a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8023a58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8023a5a:	f7ff fda1 	bl	80235a0 <HAL_GetTick>
 8023a5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8023a60:	687b      	ldr	r3, [r7, #4]
 8023a62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023a66:	b2db      	uxtb	r3, r3
 8023a68:	2b02      	cmp	r3, #2
 8023a6a:	d008      	beq.n	8023a7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023a6c:	687b      	ldr	r3, [r7, #4]
 8023a6e:	2280      	movs	r2, #128	; 0x80
 8023a70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8023a72:	687b      	ldr	r3, [r7, #4]
 8023a74:	2200      	movs	r2, #0
 8023a76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8023a7a:	2301      	movs	r3, #1
 8023a7c:	e052      	b.n	8023b24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8023a7e:	687b      	ldr	r3, [r7, #4]
 8023a80:	681b      	ldr	r3, [r3, #0]
 8023a82:	681a      	ldr	r2, [r3, #0]
 8023a84:	687b      	ldr	r3, [r7, #4]
 8023a86:	681b      	ldr	r3, [r3, #0]
 8023a88:	f022 0216 	bic.w	r2, r2, #22
 8023a8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8023a8e:	687b      	ldr	r3, [r7, #4]
 8023a90:	681b      	ldr	r3, [r3, #0]
 8023a92:	695a      	ldr	r2, [r3, #20]
 8023a94:	687b      	ldr	r3, [r7, #4]
 8023a96:	681b      	ldr	r3, [r3, #0]
 8023a98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8023a9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8023a9e:	687b      	ldr	r3, [r7, #4]
 8023aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023aa2:	2b00      	cmp	r3, #0
 8023aa4:	d103      	bne.n	8023aae <HAL_DMA_Abort+0x62>
 8023aa6:	687b      	ldr	r3, [r7, #4]
 8023aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023aaa:	2b00      	cmp	r3, #0
 8023aac:	d007      	beq.n	8023abe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8023aae:	687b      	ldr	r3, [r7, #4]
 8023ab0:	681b      	ldr	r3, [r3, #0]
 8023ab2:	681a      	ldr	r2, [r3, #0]
 8023ab4:	687b      	ldr	r3, [r7, #4]
 8023ab6:	681b      	ldr	r3, [r3, #0]
 8023ab8:	f022 0208 	bic.w	r2, r2, #8
 8023abc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8023abe:	687b      	ldr	r3, [r7, #4]
 8023ac0:	681b      	ldr	r3, [r3, #0]
 8023ac2:	681a      	ldr	r2, [r3, #0]
 8023ac4:	687b      	ldr	r3, [r7, #4]
 8023ac6:	681b      	ldr	r3, [r3, #0]
 8023ac8:	f022 0201 	bic.w	r2, r2, #1
 8023acc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023ace:	e013      	b.n	8023af8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8023ad0:	f7ff fd66 	bl	80235a0 <HAL_GetTick>
 8023ad4:	4602      	mov	r2, r0
 8023ad6:	68bb      	ldr	r3, [r7, #8]
 8023ad8:	1ad3      	subs	r3, r2, r3
 8023ada:	2b05      	cmp	r3, #5
 8023adc:	d90c      	bls.n	8023af8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023ade:	687b      	ldr	r3, [r7, #4]
 8023ae0:	2220      	movs	r2, #32
 8023ae2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8023ae4:	687b      	ldr	r3, [r7, #4]
 8023ae6:	2203      	movs	r2, #3
 8023ae8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8023aec:	687b      	ldr	r3, [r7, #4]
 8023aee:	2200      	movs	r2, #0
 8023af0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8023af4:	2303      	movs	r3, #3
 8023af6:	e015      	b.n	8023b24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023af8:	687b      	ldr	r3, [r7, #4]
 8023afa:	681b      	ldr	r3, [r3, #0]
 8023afc:	681b      	ldr	r3, [r3, #0]
 8023afe:	f003 0301 	and.w	r3, r3, #1
 8023b02:	2b00      	cmp	r3, #0
 8023b04:	d1e4      	bne.n	8023ad0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023b06:	687b      	ldr	r3, [r7, #4]
 8023b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023b0a:	223f      	movs	r2, #63	; 0x3f
 8023b0c:	409a      	lsls	r2, r3
 8023b0e:	68fb      	ldr	r3, [r7, #12]
 8023b10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8023b12:	687b      	ldr	r3, [r7, #4]
 8023b14:	2201      	movs	r2, #1
 8023b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8023b1a:	687b      	ldr	r3, [r7, #4]
 8023b1c:	2200      	movs	r2, #0
 8023b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8023b22:	2300      	movs	r3, #0
}
 8023b24:	4618      	mov	r0, r3
 8023b26:	3710      	adds	r7, #16
 8023b28:	46bd      	mov	sp, r7
 8023b2a:	bd80      	pop	{r7, pc}

08023b2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8023b2c:	b480      	push	{r7}
 8023b2e:	b083      	sub	sp, #12
 8023b30:	af00      	add	r7, sp, #0
 8023b32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8023b34:	687b      	ldr	r3, [r7, #4]
 8023b36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023b3a:	b2db      	uxtb	r3, r3
 8023b3c:	2b02      	cmp	r3, #2
 8023b3e:	d004      	beq.n	8023b4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023b40:	687b      	ldr	r3, [r7, #4]
 8023b42:	2280      	movs	r2, #128	; 0x80
 8023b44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8023b46:	2301      	movs	r3, #1
 8023b48:	e00c      	b.n	8023b64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8023b4a:	687b      	ldr	r3, [r7, #4]
 8023b4c:	2205      	movs	r2, #5
 8023b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8023b52:	687b      	ldr	r3, [r7, #4]
 8023b54:	681b      	ldr	r3, [r3, #0]
 8023b56:	681a      	ldr	r2, [r3, #0]
 8023b58:	687b      	ldr	r3, [r7, #4]
 8023b5a:	681b      	ldr	r3, [r3, #0]
 8023b5c:	f022 0201 	bic.w	r2, r2, #1
 8023b60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8023b62:	2300      	movs	r3, #0
}
 8023b64:	4618      	mov	r0, r3
 8023b66:	370c      	adds	r7, #12
 8023b68:	46bd      	mov	sp, r7
 8023b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023b6e:	4770      	bx	lr

08023b70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8023b70:	b480      	push	{r7}
 8023b72:	b085      	sub	sp, #20
 8023b74:	af00      	add	r7, sp, #0
 8023b76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8023b78:	687b      	ldr	r3, [r7, #4]
 8023b7a:	681b      	ldr	r3, [r3, #0]
 8023b7c:	b2db      	uxtb	r3, r3
 8023b7e:	3b10      	subs	r3, #16
 8023b80:	4a14      	ldr	r2, [pc, #80]	; (8023bd4 <DMA_CalcBaseAndBitshift+0x64>)
 8023b82:	fba2 2303 	umull	r2, r3, r2, r3
 8023b86:	091b      	lsrs	r3, r3, #4
 8023b88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8023b8a:	4a13      	ldr	r2, [pc, #76]	; (8023bd8 <DMA_CalcBaseAndBitshift+0x68>)
 8023b8c:	68fb      	ldr	r3, [r7, #12]
 8023b8e:	4413      	add	r3, r2
 8023b90:	781b      	ldrb	r3, [r3, #0]
 8023b92:	461a      	mov	r2, r3
 8023b94:	687b      	ldr	r3, [r7, #4]
 8023b96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8023b98:	68fb      	ldr	r3, [r7, #12]
 8023b9a:	2b03      	cmp	r3, #3
 8023b9c:	d909      	bls.n	8023bb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8023b9e:	687b      	ldr	r3, [r7, #4]
 8023ba0:	681b      	ldr	r3, [r3, #0]
 8023ba2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023ba6:	f023 0303 	bic.w	r3, r3, #3
 8023baa:	1d1a      	adds	r2, r3, #4
 8023bac:	687b      	ldr	r3, [r7, #4]
 8023bae:	659a      	str	r2, [r3, #88]	; 0x58
 8023bb0:	e007      	b.n	8023bc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8023bb2:	687b      	ldr	r3, [r7, #4]
 8023bb4:	681b      	ldr	r3, [r3, #0]
 8023bb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023bba:	f023 0303 	bic.w	r3, r3, #3
 8023bbe:	687a      	ldr	r2, [r7, #4]
 8023bc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8023bc2:	687b      	ldr	r3, [r7, #4]
 8023bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8023bc6:	4618      	mov	r0, r3
 8023bc8:	3714      	adds	r7, #20
 8023bca:	46bd      	mov	sp, r7
 8023bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023bd0:	4770      	bx	lr
 8023bd2:	bf00      	nop
 8023bd4:	aaaaaaab 	.word	0xaaaaaaab
 8023bd8:	08031960 	.word	0x08031960

08023bdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8023bdc:	b480      	push	{r7}
 8023bde:	b085      	sub	sp, #20
 8023be0:	af00      	add	r7, sp, #0
 8023be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8023be4:	2300      	movs	r3, #0
 8023be6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8023be8:	687b      	ldr	r3, [r7, #4]
 8023bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023bec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8023bee:	687b      	ldr	r3, [r7, #4]
 8023bf0:	699b      	ldr	r3, [r3, #24]
 8023bf2:	2b00      	cmp	r3, #0
 8023bf4:	d11f      	bne.n	8023c36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8023bf6:	68bb      	ldr	r3, [r7, #8]
 8023bf8:	2b03      	cmp	r3, #3
 8023bfa:	d856      	bhi.n	8023caa <DMA_CheckFifoParam+0xce>
 8023bfc:	a201      	add	r2, pc, #4	; (adr r2, 8023c04 <DMA_CheckFifoParam+0x28>)
 8023bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023c02:	bf00      	nop
 8023c04:	08023c15 	.word	0x08023c15
 8023c08:	08023c27 	.word	0x08023c27
 8023c0c:	08023c15 	.word	0x08023c15
 8023c10:	08023cab 	.word	0x08023cab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023c14:	687b      	ldr	r3, [r7, #4]
 8023c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023c18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023c1c:	2b00      	cmp	r3, #0
 8023c1e:	d046      	beq.n	8023cae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8023c20:	2301      	movs	r3, #1
 8023c22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023c24:	e043      	b.n	8023cae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023c26:	687b      	ldr	r3, [r7, #4]
 8023c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023c2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023c2e:	d140      	bne.n	8023cb2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8023c30:	2301      	movs	r3, #1
 8023c32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023c34:	e03d      	b.n	8023cb2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8023c36:	687b      	ldr	r3, [r7, #4]
 8023c38:	699b      	ldr	r3, [r3, #24]
 8023c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8023c3e:	d121      	bne.n	8023c84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8023c40:	68bb      	ldr	r3, [r7, #8]
 8023c42:	2b03      	cmp	r3, #3
 8023c44:	d837      	bhi.n	8023cb6 <DMA_CheckFifoParam+0xda>
 8023c46:	a201      	add	r2, pc, #4	; (adr r2, 8023c4c <DMA_CheckFifoParam+0x70>)
 8023c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023c4c:	08023c5d 	.word	0x08023c5d
 8023c50:	08023c63 	.word	0x08023c63
 8023c54:	08023c5d 	.word	0x08023c5d
 8023c58:	08023c75 	.word	0x08023c75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8023c5c:	2301      	movs	r3, #1
 8023c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8023c60:	e030      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023c62:	687b      	ldr	r3, [r7, #4]
 8023c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023c66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023c6a:	2b00      	cmp	r3, #0
 8023c6c:	d025      	beq.n	8023cba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8023c6e:	2301      	movs	r3, #1
 8023c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023c72:	e022      	b.n	8023cba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023c74:	687b      	ldr	r3, [r7, #4]
 8023c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023c78:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023c7c:	d11f      	bne.n	8023cbe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8023c7e:	2301      	movs	r3, #1
 8023c80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8023c82:	e01c      	b.n	8023cbe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8023c84:	68bb      	ldr	r3, [r7, #8]
 8023c86:	2b02      	cmp	r3, #2
 8023c88:	d903      	bls.n	8023c92 <DMA_CheckFifoParam+0xb6>
 8023c8a:	68bb      	ldr	r3, [r7, #8]
 8023c8c:	2b03      	cmp	r3, #3
 8023c8e:	d003      	beq.n	8023c98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8023c90:	e018      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8023c92:	2301      	movs	r3, #1
 8023c94:	73fb      	strb	r3, [r7, #15]
      break;
 8023c96:	e015      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023c98:	687b      	ldr	r3, [r7, #4]
 8023c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023c9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023ca0:	2b00      	cmp	r3, #0
 8023ca2:	d00e      	beq.n	8023cc2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8023ca4:	2301      	movs	r3, #1
 8023ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8023ca8:	e00b      	b.n	8023cc2 <DMA_CheckFifoParam+0xe6>
      break;
 8023caa:	bf00      	nop
 8023cac:	e00a      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;
 8023cae:	bf00      	nop
 8023cb0:	e008      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;
 8023cb2:	bf00      	nop
 8023cb4:	e006      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;
 8023cb6:	bf00      	nop
 8023cb8:	e004      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;
 8023cba:	bf00      	nop
 8023cbc:	e002      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;   
 8023cbe:	bf00      	nop
 8023cc0:	e000      	b.n	8023cc4 <DMA_CheckFifoParam+0xe8>
      break;
 8023cc2:	bf00      	nop
    }
  } 
  
  return status; 
 8023cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8023cc6:	4618      	mov	r0, r3
 8023cc8:	3714      	adds	r7, #20
 8023cca:	46bd      	mov	sp, r7
 8023ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023cd0:	4770      	bx	lr
 8023cd2:	bf00      	nop

08023cd4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8023cd4:	b580      	push	{r7, lr}
 8023cd6:	b082      	sub	sp, #8
 8023cd8:	af00      	add	r7, sp, #0
 8023cda:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8023cdc:	687b      	ldr	r3, [r7, #4]
 8023cde:	2b00      	cmp	r3, #0
 8023ce0:	d101      	bne.n	8023ce6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8023ce2:	2301      	movs	r3, #1
 8023ce4:	e03b      	b.n	8023d5e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8023ce6:	687b      	ldr	r3, [r7, #4]
 8023ce8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8023cec:	b2db      	uxtb	r3, r3
 8023cee:	2b00      	cmp	r3, #0
 8023cf0:	d106      	bne.n	8023d00 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8023cf2:	687b      	ldr	r3, [r7, #4]
 8023cf4:	2200      	movs	r2, #0
 8023cf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8023cfa:	6878      	ldr	r0, [r7, #4]
 8023cfc:	f7fd fcde 	bl	80216bc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8023d00:	687b      	ldr	r3, [r7, #4]
 8023d02:	2202      	movs	r2, #2
 8023d04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8023d08:	687b      	ldr	r3, [r7, #4]
 8023d0a:	681b      	ldr	r3, [r3, #0]
 8023d0c:	681b      	ldr	r3, [r3, #0]
 8023d0e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8023d12:	687b      	ldr	r3, [r7, #4]
 8023d14:	685a      	ldr	r2, [r3, #4]
 8023d16:	687b      	ldr	r3, [r7, #4]
 8023d18:	681b      	ldr	r3, [r3, #0]
 8023d1a:	430a      	orrs	r2, r1
 8023d1c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8023d1e:	687b      	ldr	r3, [r7, #4]
 8023d20:	681b      	ldr	r3, [r3, #0]
 8023d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023d24:	f023 0107 	bic.w	r1, r3, #7
 8023d28:	687b      	ldr	r3, [r7, #4]
 8023d2a:	689a      	ldr	r2, [r3, #8]
 8023d2c:	687b      	ldr	r3, [r7, #4]
 8023d2e:	681b      	ldr	r3, [r3, #0]
 8023d30:	430a      	orrs	r2, r1
 8023d32:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8023d34:	687b      	ldr	r3, [r7, #4]
 8023d36:	681b      	ldr	r3, [r3, #0]
 8023d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023d3a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8023d3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8023d42:	687a      	ldr	r2, [r7, #4]
 8023d44:	68d1      	ldr	r1, [r2, #12]
 8023d46:	687a      	ldr	r2, [r7, #4]
 8023d48:	6812      	ldr	r2, [r2, #0]
 8023d4a:	430b      	orrs	r3, r1
 8023d4c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8023d4e:	687b      	ldr	r3, [r7, #4]
 8023d50:	2200      	movs	r2, #0
 8023d52:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8023d54:	687b      	ldr	r3, [r7, #4]
 8023d56:	2201      	movs	r2, #1
 8023d58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8023d5c:	2300      	movs	r3, #0
}
 8023d5e:	4618      	mov	r0, r3
 8023d60:	3708      	adds	r7, #8
 8023d62:	46bd      	mov	sp, r7
 8023d64:	bd80      	pop	{r7, pc}

08023d66 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8023d66:	b580      	push	{r7, lr}
 8023d68:	b086      	sub	sp, #24
 8023d6a:	af02      	add	r7, sp, #8
 8023d6c:	60f8      	str	r0, [r7, #12]
 8023d6e:	60b9      	str	r1, [r7, #8]
 8023d70:	607a      	str	r2, [r7, #4]
 8023d72:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8023d74:	68fb      	ldr	r3, [r7, #12]
 8023d76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8023d7a:	2b01      	cmp	r3, #1
 8023d7c:	d101      	bne.n	8023d82 <HAL_DMA2D_Start+0x1c>
 8023d7e:	2302      	movs	r3, #2
 8023d80:	e018      	b.n	8023db4 <HAL_DMA2D_Start+0x4e>
 8023d82:	68fb      	ldr	r3, [r7, #12]
 8023d84:	2201      	movs	r2, #1
 8023d86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8023d8a:	68fb      	ldr	r3, [r7, #12]
 8023d8c:	2202      	movs	r2, #2
 8023d8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8023d92:	69bb      	ldr	r3, [r7, #24]
 8023d94:	9300      	str	r3, [sp, #0]
 8023d96:	683b      	ldr	r3, [r7, #0]
 8023d98:	687a      	ldr	r2, [r7, #4]
 8023d9a:	68b9      	ldr	r1, [r7, #8]
 8023d9c:	68f8      	ldr	r0, [r7, #12]
 8023d9e:	f000 fa99 	bl	80242d4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8023da2:	68fb      	ldr	r3, [r7, #12]
 8023da4:	681b      	ldr	r3, [r3, #0]
 8023da6:	681a      	ldr	r2, [r3, #0]
 8023da8:	68fb      	ldr	r3, [r7, #12]
 8023daa:	681b      	ldr	r3, [r3, #0]
 8023dac:	f042 0201 	orr.w	r2, r2, #1
 8023db0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8023db2:	2300      	movs	r3, #0
}
 8023db4:	4618      	mov	r0, r3
 8023db6:	3710      	adds	r7, #16
 8023db8:	46bd      	mov	sp, r7
 8023dba:	bd80      	pop	{r7, pc}

08023dbc <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8023dbc:	b580      	push	{r7, lr}
 8023dbe:	b086      	sub	sp, #24
 8023dc0:	af00      	add	r7, sp, #0
 8023dc2:	6078      	str	r0, [r7, #4]
 8023dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8023dc6:	2300      	movs	r3, #0
 8023dc8:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8023dca:	687b      	ldr	r3, [r7, #4]
 8023dcc:	681b      	ldr	r3, [r3, #0]
 8023dce:	681b      	ldr	r3, [r3, #0]
 8023dd0:	f003 0301 	and.w	r3, r3, #1
 8023dd4:	2b00      	cmp	r3, #0
 8023dd6:	d056      	beq.n	8023e86 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8023dd8:	f7ff fbe2 	bl	80235a0 <HAL_GetTick>
 8023ddc:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8023dde:	e04b      	b.n	8023e78 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8023de0:	687b      	ldr	r3, [r7, #4]
 8023de2:	681b      	ldr	r3, [r3, #0]
 8023de4:	685b      	ldr	r3, [r3, #4]
 8023de6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8023de8:	68fb      	ldr	r3, [r7, #12]
 8023dea:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8023dee:	2b00      	cmp	r3, #0
 8023df0:	d023      	beq.n	8023e3a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023df2:	68fb      	ldr	r3, [r7, #12]
 8023df4:	f003 0320 	and.w	r3, r3, #32
 8023df8:	2b00      	cmp	r3, #0
 8023dfa:	d005      	beq.n	8023e08 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8023dfc:	687b      	ldr	r3, [r7, #4]
 8023dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023e00:	f043 0202 	orr.w	r2, r3, #2
 8023e04:	687b      	ldr	r3, [r7, #4]
 8023e06:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023e08:	68fb      	ldr	r3, [r7, #12]
 8023e0a:	f003 0301 	and.w	r3, r3, #1
 8023e0e:	2b00      	cmp	r3, #0
 8023e10:	d005      	beq.n	8023e1e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023e12:	687b      	ldr	r3, [r7, #4]
 8023e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023e16:	f043 0201 	orr.w	r2, r3, #1
 8023e1a:	687b      	ldr	r3, [r7, #4]
 8023e1c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8023e1e:	687b      	ldr	r3, [r7, #4]
 8023e20:	681b      	ldr	r3, [r3, #0]
 8023e22:	2221      	movs	r2, #33	; 0x21
 8023e24:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023e26:	687b      	ldr	r3, [r7, #4]
 8023e28:	2204      	movs	r2, #4
 8023e2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8023e2e:	687b      	ldr	r3, [r7, #4]
 8023e30:	2200      	movs	r2, #0
 8023e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8023e36:	2301      	movs	r3, #1
 8023e38:	e0a5      	b.n	8023f86 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8023e3a:	683b      	ldr	r3, [r7, #0]
 8023e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023e40:	d01a      	beq.n	8023e78 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023e42:	f7ff fbad 	bl	80235a0 <HAL_GetTick>
 8023e46:	4602      	mov	r2, r0
 8023e48:	697b      	ldr	r3, [r7, #20]
 8023e4a:	1ad3      	subs	r3, r2, r3
 8023e4c:	683a      	ldr	r2, [r7, #0]
 8023e4e:	429a      	cmp	r2, r3
 8023e50:	d302      	bcc.n	8023e58 <HAL_DMA2D_PollForTransfer+0x9c>
 8023e52:	683b      	ldr	r3, [r7, #0]
 8023e54:	2b00      	cmp	r3, #0
 8023e56:	d10f      	bne.n	8023e78 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8023e58:	687b      	ldr	r3, [r7, #4]
 8023e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023e5c:	f043 0220 	orr.w	r2, r3, #32
 8023e60:	687b      	ldr	r3, [r7, #4]
 8023e62:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8023e64:	687b      	ldr	r3, [r7, #4]
 8023e66:	2203      	movs	r2, #3
 8023e68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8023e6c:	687b      	ldr	r3, [r7, #4]
 8023e6e:	2200      	movs	r2, #0
 8023e70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8023e74:	2303      	movs	r3, #3
 8023e76:	e086      	b.n	8023f86 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8023e78:	687b      	ldr	r3, [r7, #4]
 8023e7a:	681b      	ldr	r3, [r3, #0]
 8023e7c:	685b      	ldr	r3, [r3, #4]
 8023e7e:	f003 0302 	and.w	r3, r3, #2
 8023e82:	2b00      	cmp	r3, #0
 8023e84:	d0ac      	beq.n	8023de0 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8023e86:	687b      	ldr	r3, [r7, #4]
 8023e88:	681b      	ldr	r3, [r3, #0]
 8023e8a:	69db      	ldr	r3, [r3, #28]
 8023e8c:	f003 0320 	and.w	r3, r3, #32
 8023e90:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8023e92:	687b      	ldr	r3, [r7, #4]
 8023e94:	681b      	ldr	r3, [r3, #0]
 8023e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023e98:	f003 0320 	and.w	r3, r3, #32
 8023e9c:	693a      	ldr	r2, [r7, #16]
 8023e9e:	4313      	orrs	r3, r2
 8023ea0:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8023ea2:	693b      	ldr	r3, [r7, #16]
 8023ea4:	2b00      	cmp	r3, #0
 8023ea6:	d061      	beq.n	8023f6c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8023ea8:	f7ff fb7a 	bl	80235a0 <HAL_GetTick>
 8023eac:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8023eae:	e056      	b.n	8023f5e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8023eb0:	687b      	ldr	r3, [r7, #4]
 8023eb2:	681b      	ldr	r3, [r3, #0]
 8023eb4:	685b      	ldr	r3, [r3, #4]
 8023eb6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8023eb8:	68fb      	ldr	r3, [r7, #12]
 8023eba:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8023ebe:	2b00      	cmp	r3, #0
 8023ec0:	d02e      	beq.n	8023f20 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8023ec2:	68fb      	ldr	r3, [r7, #12]
 8023ec4:	f003 0308 	and.w	r3, r3, #8
 8023ec8:	2b00      	cmp	r3, #0
 8023eca:	d005      	beq.n	8023ed8 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8023ecc:	687b      	ldr	r3, [r7, #4]
 8023ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023ed0:	f043 0204 	orr.w	r2, r3, #4
 8023ed4:	687b      	ldr	r3, [r7, #4]
 8023ed6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023ed8:	68fb      	ldr	r3, [r7, #12]
 8023eda:	f003 0320 	and.w	r3, r3, #32
 8023ede:	2b00      	cmp	r3, #0
 8023ee0:	d005      	beq.n	8023eee <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8023ee2:	687b      	ldr	r3, [r7, #4]
 8023ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023ee6:	f043 0202 	orr.w	r2, r3, #2
 8023eea:	687b      	ldr	r3, [r7, #4]
 8023eec:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023eee:	68fb      	ldr	r3, [r7, #12]
 8023ef0:	f003 0301 	and.w	r3, r3, #1
 8023ef4:	2b00      	cmp	r3, #0
 8023ef6:	d005      	beq.n	8023f04 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023ef8:	687b      	ldr	r3, [r7, #4]
 8023efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023efc:	f043 0201 	orr.w	r2, r3, #1
 8023f00:	687b      	ldr	r3, [r7, #4]
 8023f02:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8023f04:	687b      	ldr	r3, [r7, #4]
 8023f06:	681b      	ldr	r3, [r3, #0]
 8023f08:	2229      	movs	r2, #41	; 0x29
 8023f0a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023f0c:	687b      	ldr	r3, [r7, #4]
 8023f0e:	2204      	movs	r2, #4
 8023f10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8023f14:	687b      	ldr	r3, [r7, #4]
 8023f16:	2200      	movs	r2, #0
 8023f18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8023f1c:	2301      	movs	r3, #1
 8023f1e:	e032      	b.n	8023f86 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8023f20:	683b      	ldr	r3, [r7, #0]
 8023f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023f26:	d01a      	beq.n	8023f5e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023f28:	f7ff fb3a 	bl	80235a0 <HAL_GetTick>
 8023f2c:	4602      	mov	r2, r0
 8023f2e:	697b      	ldr	r3, [r7, #20]
 8023f30:	1ad3      	subs	r3, r2, r3
 8023f32:	683a      	ldr	r2, [r7, #0]
 8023f34:	429a      	cmp	r2, r3
 8023f36:	d302      	bcc.n	8023f3e <HAL_DMA2D_PollForTransfer+0x182>
 8023f38:	683b      	ldr	r3, [r7, #0]
 8023f3a:	2b00      	cmp	r3, #0
 8023f3c:	d10f      	bne.n	8023f5e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8023f3e:	687b      	ldr	r3, [r7, #4]
 8023f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023f42:	f043 0220 	orr.w	r2, r3, #32
 8023f46:	687b      	ldr	r3, [r7, #4]
 8023f48:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8023f4a:	687b      	ldr	r3, [r7, #4]
 8023f4c:	2203      	movs	r2, #3
 8023f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8023f52:	687b      	ldr	r3, [r7, #4]
 8023f54:	2200      	movs	r2, #0
 8023f56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8023f5a:	2303      	movs	r3, #3
 8023f5c:	e013      	b.n	8023f86 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8023f5e:	687b      	ldr	r3, [r7, #4]
 8023f60:	681b      	ldr	r3, [r3, #0]
 8023f62:	685b      	ldr	r3, [r3, #4]
 8023f64:	f003 0310 	and.w	r3, r3, #16
 8023f68:	2b00      	cmp	r3, #0
 8023f6a:	d0a1      	beq.n	8023eb0 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8023f6c:	687b      	ldr	r3, [r7, #4]
 8023f6e:	681b      	ldr	r3, [r3, #0]
 8023f70:	2212      	movs	r2, #18
 8023f72:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8023f74:	687b      	ldr	r3, [r7, #4]
 8023f76:	2201      	movs	r2, #1
 8023f78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8023f7c:	687b      	ldr	r3, [r7, #4]
 8023f7e:	2200      	movs	r2, #0
 8023f80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8023f84:	2300      	movs	r3, #0
}
 8023f86:	4618      	mov	r0, r3
 8023f88:	3718      	adds	r7, #24
 8023f8a:	46bd      	mov	sp, r7
 8023f8c:	bd80      	pop	{r7, pc}

08023f8e <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8023f8e:	b580      	push	{r7, lr}
 8023f90:	b084      	sub	sp, #16
 8023f92:	af00      	add	r7, sp, #0
 8023f94:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8023f96:	687b      	ldr	r3, [r7, #4]
 8023f98:	681b      	ldr	r3, [r3, #0]
 8023f9a:	685b      	ldr	r3, [r3, #4]
 8023f9c:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8023f9e:	687b      	ldr	r3, [r7, #4]
 8023fa0:	681b      	ldr	r3, [r3, #0]
 8023fa2:	681b      	ldr	r3, [r3, #0]
 8023fa4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023fa6:	68fb      	ldr	r3, [r7, #12]
 8023fa8:	f003 0301 	and.w	r3, r3, #1
 8023fac:	2b00      	cmp	r3, #0
 8023fae:	d026      	beq.n	8023ffe <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8023fb0:	68bb      	ldr	r3, [r7, #8]
 8023fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023fb6:	2b00      	cmp	r3, #0
 8023fb8:	d021      	beq.n	8023ffe <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8023fba:	687b      	ldr	r3, [r7, #4]
 8023fbc:	681b      	ldr	r3, [r3, #0]
 8023fbe:	681a      	ldr	r2, [r3, #0]
 8023fc0:	687b      	ldr	r3, [r7, #4]
 8023fc2:	681b      	ldr	r3, [r3, #0]
 8023fc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8023fc8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023fca:	687b      	ldr	r3, [r7, #4]
 8023fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023fce:	f043 0201 	orr.w	r2, r3, #1
 8023fd2:	687b      	ldr	r3, [r7, #4]
 8023fd4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8023fd6:	687b      	ldr	r3, [r7, #4]
 8023fd8:	681b      	ldr	r3, [r3, #0]
 8023fda:	2201      	movs	r2, #1
 8023fdc:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023fde:	687b      	ldr	r3, [r7, #4]
 8023fe0:	2204      	movs	r2, #4
 8023fe2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023fe6:	687b      	ldr	r3, [r7, #4]
 8023fe8:	2200      	movs	r2, #0
 8023fea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8023fee:	687b      	ldr	r3, [r7, #4]
 8023ff0:	695b      	ldr	r3, [r3, #20]
 8023ff2:	2b00      	cmp	r3, #0
 8023ff4:	d003      	beq.n	8023ffe <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8023ff6:	687b      	ldr	r3, [r7, #4]
 8023ff8:	695b      	ldr	r3, [r3, #20]
 8023ffa:	6878      	ldr	r0, [r7, #4]
 8023ffc:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023ffe:	68fb      	ldr	r3, [r7, #12]
 8024000:	f003 0320 	and.w	r3, r3, #32
 8024004:	2b00      	cmp	r3, #0
 8024006:	d026      	beq.n	8024056 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8024008:	68bb      	ldr	r3, [r7, #8]
 802400a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 802400e:	2b00      	cmp	r3, #0
 8024010:	d021      	beq.n	8024056 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8024012:	687b      	ldr	r3, [r7, #4]
 8024014:	681b      	ldr	r3, [r3, #0]
 8024016:	681a      	ldr	r2, [r3, #0]
 8024018:	687b      	ldr	r3, [r7, #4]
 802401a:	681b      	ldr	r3, [r3, #0]
 802401c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8024020:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8024022:	687b      	ldr	r3, [r7, #4]
 8024024:	681b      	ldr	r3, [r3, #0]
 8024026:	2220      	movs	r2, #32
 8024028:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 802402a:	687b      	ldr	r3, [r7, #4]
 802402c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802402e:	f043 0202 	orr.w	r2, r3, #2
 8024032:	687b      	ldr	r3, [r7, #4]
 8024034:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8024036:	687b      	ldr	r3, [r7, #4]
 8024038:	2204      	movs	r2, #4
 802403a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 802403e:	687b      	ldr	r3, [r7, #4]
 8024040:	2200      	movs	r2, #0
 8024042:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8024046:	687b      	ldr	r3, [r7, #4]
 8024048:	695b      	ldr	r3, [r3, #20]
 802404a:	2b00      	cmp	r3, #0
 802404c:	d003      	beq.n	8024056 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 802404e:	687b      	ldr	r3, [r7, #4]
 8024050:	695b      	ldr	r3, [r3, #20]
 8024052:	6878      	ldr	r0, [r7, #4]
 8024054:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8024056:	68fb      	ldr	r3, [r7, #12]
 8024058:	f003 0308 	and.w	r3, r3, #8
 802405c:	2b00      	cmp	r3, #0
 802405e:	d026      	beq.n	80240ae <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8024060:	68bb      	ldr	r3, [r7, #8]
 8024062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8024066:	2b00      	cmp	r3, #0
 8024068:	d021      	beq.n	80240ae <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 802406a:	687b      	ldr	r3, [r7, #4]
 802406c:	681b      	ldr	r3, [r3, #0]
 802406e:	681a      	ldr	r2, [r3, #0]
 8024070:	687b      	ldr	r3, [r7, #4]
 8024072:	681b      	ldr	r3, [r3, #0]
 8024074:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8024078:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 802407a:	687b      	ldr	r3, [r7, #4]
 802407c:	681b      	ldr	r3, [r3, #0]
 802407e:	2208      	movs	r2, #8
 8024080:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8024082:	687b      	ldr	r3, [r7, #4]
 8024084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8024086:	f043 0204 	orr.w	r2, r3, #4
 802408a:	687b      	ldr	r3, [r7, #4]
 802408c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 802408e:	687b      	ldr	r3, [r7, #4]
 8024090:	2204      	movs	r2, #4
 8024092:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8024096:	687b      	ldr	r3, [r7, #4]
 8024098:	2200      	movs	r2, #0
 802409a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 802409e:	687b      	ldr	r3, [r7, #4]
 80240a0:	695b      	ldr	r3, [r3, #20]
 80240a2:	2b00      	cmp	r3, #0
 80240a4:	d003      	beq.n	80240ae <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80240a6:	687b      	ldr	r3, [r7, #4]
 80240a8:	695b      	ldr	r3, [r3, #20]
 80240aa:	6878      	ldr	r0, [r7, #4]
 80240ac:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80240ae:	68fb      	ldr	r3, [r7, #12]
 80240b0:	f003 0304 	and.w	r3, r3, #4
 80240b4:	2b00      	cmp	r3, #0
 80240b6:	d013      	beq.n	80240e0 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80240b8:	68bb      	ldr	r3, [r7, #8]
 80240ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80240be:	2b00      	cmp	r3, #0
 80240c0:	d00e      	beq.n	80240e0 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80240c2:	687b      	ldr	r3, [r7, #4]
 80240c4:	681b      	ldr	r3, [r3, #0]
 80240c6:	681a      	ldr	r2, [r3, #0]
 80240c8:	687b      	ldr	r3, [r7, #4]
 80240ca:	681b      	ldr	r3, [r3, #0]
 80240cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80240d0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80240d2:	687b      	ldr	r3, [r7, #4]
 80240d4:	681b      	ldr	r3, [r3, #0]
 80240d6:	2204      	movs	r2, #4
 80240d8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80240da:	6878      	ldr	r0, [r7, #4]
 80240dc:	f000 f853 	bl	8024186 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80240e0:	68fb      	ldr	r3, [r7, #12]
 80240e2:	f003 0302 	and.w	r3, r3, #2
 80240e6:	2b00      	cmp	r3, #0
 80240e8:	d024      	beq.n	8024134 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80240ea:	68bb      	ldr	r3, [r7, #8]
 80240ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80240f0:	2b00      	cmp	r3, #0
 80240f2:	d01f      	beq.n	8024134 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80240f4:	687b      	ldr	r3, [r7, #4]
 80240f6:	681b      	ldr	r3, [r3, #0]
 80240f8:	681a      	ldr	r2, [r3, #0]
 80240fa:	687b      	ldr	r3, [r7, #4]
 80240fc:	681b      	ldr	r3, [r3, #0]
 80240fe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8024102:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8024104:	687b      	ldr	r3, [r7, #4]
 8024106:	681b      	ldr	r3, [r3, #0]
 8024108:	2202      	movs	r2, #2
 802410a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 802410c:	687b      	ldr	r3, [r7, #4]
 802410e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8024110:	687b      	ldr	r3, [r7, #4]
 8024112:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8024114:	687b      	ldr	r3, [r7, #4]
 8024116:	2201      	movs	r2, #1
 8024118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 802411c:	687b      	ldr	r3, [r7, #4]
 802411e:	2200      	movs	r2, #0
 8024120:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8024124:	687b      	ldr	r3, [r7, #4]
 8024126:	691b      	ldr	r3, [r3, #16]
 8024128:	2b00      	cmp	r3, #0
 802412a:	d003      	beq.n	8024134 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 802412c:	687b      	ldr	r3, [r7, #4]
 802412e:	691b      	ldr	r3, [r3, #16]
 8024130:	6878      	ldr	r0, [r7, #4]
 8024132:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8024134:	68fb      	ldr	r3, [r7, #12]
 8024136:	f003 0310 	and.w	r3, r3, #16
 802413a:	2b00      	cmp	r3, #0
 802413c:	d01f      	beq.n	802417e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 802413e:	68bb      	ldr	r3, [r7, #8]
 8024140:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8024144:	2b00      	cmp	r3, #0
 8024146:	d01a      	beq.n	802417e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8024148:	687b      	ldr	r3, [r7, #4]
 802414a:	681b      	ldr	r3, [r3, #0]
 802414c:	681a      	ldr	r2, [r3, #0]
 802414e:	687b      	ldr	r3, [r7, #4]
 8024150:	681b      	ldr	r3, [r3, #0]
 8024152:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8024156:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8024158:	687b      	ldr	r3, [r7, #4]
 802415a:	681b      	ldr	r3, [r3, #0]
 802415c:	2210      	movs	r2, #16
 802415e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8024160:	687b      	ldr	r3, [r7, #4]
 8024162:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8024164:	687b      	ldr	r3, [r7, #4]
 8024166:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8024168:	687b      	ldr	r3, [r7, #4]
 802416a:	2201      	movs	r2, #1
 802416c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8024170:	687b      	ldr	r3, [r7, #4]
 8024172:	2200      	movs	r2, #0
 8024174:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8024178:	6878      	ldr	r0, [r7, #4]
 802417a:	f000 f80e 	bl	802419a <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 802417e:	bf00      	nop
 8024180:	3710      	adds	r7, #16
 8024182:	46bd      	mov	sp, r7
 8024184:	bd80      	pop	{r7, pc}

08024186 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8024186:	b480      	push	{r7}
 8024188:	b083      	sub	sp, #12
 802418a:	af00      	add	r7, sp, #0
 802418c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 802418e:	bf00      	nop
 8024190:	370c      	adds	r7, #12
 8024192:	46bd      	mov	sp, r7
 8024194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024198:	4770      	bx	lr

0802419a <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 802419a:	b480      	push	{r7}
 802419c:	b083      	sub	sp, #12
 802419e:	af00      	add	r7, sp, #0
 80241a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80241a2:	bf00      	nop
 80241a4:	370c      	adds	r7, #12
 80241a6:	46bd      	mov	sp, r7
 80241a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80241ac:	4770      	bx	lr
	...

080241b0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80241b0:	b480      	push	{r7}
 80241b2:	b087      	sub	sp, #28
 80241b4:	af00      	add	r7, sp, #0
 80241b6:	6078      	str	r0, [r7, #4]
 80241b8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80241ba:	687b      	ldr	r3, [r7, #4]
 80241bc:	685b      	ldr	r3, [r3, #4]
 80241be:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80241c2:	687b      	ldr	r3, [r7, #4]
 80241c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80241c8:	2b01      	cmp	r3, #1
 80241ca:	d101      	bne.n	80241d0 <HAL_DMA2D_ConfigLayer+0x20>
 80241cc:	2302      	movs	r3, #2
 80241ce:	e079      	b.n	80242c4 <HAL_DMA2D_ConfigLayer+0x114>
 80241d0:	687b      	ldr	r3, [r7, #4]
 80241d2:	2201      	movs	r2, #1
 80241d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80241d8:	687b      	ldr	r3, [r7, #4]
 80241da:	2202      	movs	r2, #2
 80241dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80241e0:	683b      	ldr	r3, [r7, #0]
 80241e2:	011b      	lsls	r3, r3, #4
 80241e4:	3318      	adds	r3, #24
 80241e6:	687a      	ldr	r2, [r7, #4]
 80241e8:	4413      	add	r3, r2
 80241ea:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80241ec:	693b      	ldr	r3, [r7, #16]
 80241ee:	685a      	ldr	r2, [r3, #4]
 80241f0:	693b      	ldr	r3, [r7, #16]
 80241f2:	689b      	ldr	r3, [r3, #8]
 80241f4:	041b      	lsls	r3, r3, #16
 80241f6:	4313      	orrs	r3, r2
 80241f8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80241fa:	4b35      	ldr	r3, [pc, #212]	; (80242d0 <HAL_DMA2D_ConfigLayer+0x120>)
 80241fc:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80241fe:	693b      	ldr	r3, [r7, #16]
 8024200:	685b      	ldr	r3, [r3, #4]
 8024202:	2b0a      	cmp	r3, #10
 8024204:	d003      	beq.n	802420e <HAL_DMA2D_ConfigLayer+0x5e>
 8024206:	693b      	ldr	r3, [r7, #16]
 8024208:	685b      	ldr	r3, [r3, #4]
 802420a:	2b09      	cmp	r3, #9
 802420c:	d107      	bne.n	802421e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 802420e:	693b      	ldr	r3, [r7, #16]
 8024210:	68db      	ldr	r3, [r3, #12]
 8024212:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8024216:	697a      	ldr	r2, [r7, #20]
 8024218:	4313      	orrs	r3, r2
 802421a:	617b      	str	r3, [r7, #20]
 802421c:	e005      	b.n	802422a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 802421e:	693b      	ldr	r3, [r7, #16]
 8024220:	68db      	ldr	r3, [r3, #12]
 8024222:	061b      	lsls	r3, r3, #24
 8024224:	697a      	ldr	r2, [r7, #20]
 8024226:	4313      	orrs	r3, r2
 8024228:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 802422a:	683b      	ldr	r3, [r7, #0]
 802422c:	2b00      	cmp	r3, #0
 802422e:	d120      	bne.n	8024272 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8024230:	687b      	ldr	r3, [r7, #4]
 8024232:	681b      	ldr	r3, [r3, #0]
 8024234:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024236:	68fb      	ldr	r3, [r7, #12]
 8024238:	43db      	mvns	r3, r3
 802423a:	ea02 0103 	and.w	r1, r2, r3
 802423e:	687b      	ldr	r3, [r7, #4]
 8024240:	681b      	ldr	r3, [r3, #0]
 8024242:	697a      	ldr	r2, [r7, #20]
 8024244:	430a      	orrs	r2, r1
 8024246:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8024248:	687b      	ldr	r3, [r7, #4]
 802424a:	681b      	ldr	r3, [r3, #0]
 802424c:	693a      	ldr	r2, [r7, #16]
 802424e:	6812      	ldr	r2, [r2, #0]
 8024250:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8024252:	693b      	ldr	r3, [r7, #16]
 8024254:	685b      	ldr	r3, [r3, #4]
 8024256:	2b0a      	cmp	r3, #10
 8024258:	d003      	beq.n	8024262 <HAL_DMA2D_ConfigLayer+0xb2>
 802425a:	693b      	ldr	r3, [r7, #16]
 802425c:	685b      	ldr	r3, [r3, #4]
 802425e:	2b09      	cmp	r3, #9
 8024260:	d127      	bne.n	80242b2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8024262:	693b      	ldr	r3, [r7, #16]
 8024264:	68da      	ldr	r2, [r3, #12]
 8024266:	687b      	ldr	r3, [r7, #4]
 8024268:	681b      	ldr	r3, [r3, #0]
 802426a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 802426e:	629a      	str	r2, [r3, #40]	; 0x28
 8024270:	e01f      	b.n	80242b2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8024272:	687b      	ldr	r3, [r7, #4]
 8024274:	681b      	ldr	r3, [r3, #0]
 8024276:	69da      	ldr	r2, [r3, #28]
 8024278:	68fb      	ldr	r3, [r7, #12]
 802427a:	43db      	mvns	r3, r3
 802427c:	ea02 0103 	and.w	r1, r2, r3
 8024280:	687b      	ldr	r3, [r7, #4]
 8024282:	681b      	ldr	r3, [r3, #0]
 8024284:	697a      	ldr	r2, [r7, #20]
 8024286:	430a      	orrs	r2, r1
 8024288:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 802428a:	687b      	ldr	r3, [r7, #4]
 802428c:	681b      	ldr	r3, [r3, #0]
 802428e:	693a      	ldr	r2, [r7, #16]
 8024290:	6812      	ldr	r2, [r2, #0]
 8024292:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8024294:	693b      	ldr	r3, [r7, #16]
 8024296:	685b      	ldr	r3, [r3, #4]
 8024298:	2b0a      	cmp	r3, #10
 802429a:	d003      	beq.n	80242a4 <HAL_DMA2D_ConfigLayer+0xf4>
 802429c:	693b      	ldr	r3, [r7, #16]
 802429e:	685b      	ldr	r3, [r3, #4]
 80242a0:	2b09      	cmp	r3, #9
 80242a2:	d106      	bne.n	80242b2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80242a4:	693b      	ldr	r3, [r7, #16]
 80242a6:	68da      	ldr	r2, [r3, #12]
 80242a8:	687b      	ldr	r3, [r7, #4]
 80242aa:	681b      	ldr	r3, [r3, #0]
 80242ac:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80242b0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80242b2:	687b      	ldr	r3, [r7, #4]
 80242b4:	2201      	movs	r2, #1
 80242b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80242ba:	687b      	ldr	r3, [r7, #4]
 80242bc:	2200      	movs	r2, #0
 80242be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80242c2:	2300      	movs	r3, #0
}
 80242c4:	4618      	mov	r0, r3
 80242c6:	371c      	adds	r7, #28
 80242c8:	46bd      	mov	sp, r7
 80242ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242ce:	4770      	bx	lr
 80242d0:	ff03000f 	.word	0xff03000f

080242d4 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80242d4:	b480      	push	{r7}
 80242d6:	b08b      	sub	sp, #44	; 0x2c
 80242d8:	af00      	add	r7, sp, #0
 80242da:	60f8      	str	r0, [r7, #12]
 80242dc:	60b9      	str	r1, [r7, #8]
 80242de:	607a      	str	r2, [r7, #4]
 80242e0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80242e2:	68fb      	ldr	r3, [r7, #12]
 80242e4:	681b      	ldr	r3, [r3, #0]
 80242e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80242e8:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80242ec:	683b      	ldr	r3, [r7, #0]
 80242ee:	041a      	lsls	r2, r3, #16
 80242f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80242f2:	431a      	orrs	r2, r3
 80242f4:	68fb      	ldr	r3, [r7, #12]
 80242f6:	681b      	ldr	r3, [r3, #0]
 80242f8:	430a      	orrs	r2, r1
 80242fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80242fc:	68fb      	ldr	r3, [r7, #12]
 80242fe:	681b      	ldr	r3, [r3, #0]
 8024300:	687a      	ldr	r2, [r7, #4]
 8024302:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8024304:	68fb      	ldr	r3, [r7, #12]
 8024306:	685b      	ldr	r3, [r3, #4]
 8024308:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 802430c:	d174      	bne.n	80243f8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 802430e:	68bb      	ldr	r3, [r7, #8]
 8024310:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8024314:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8024316:	68bb      	ldr	r3, [r7, #8]
 8024318:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802431c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 802431e:	68bb      	ldr	r3, [r7, #8]
 8024320:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8024324:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8024326:	68bb      	ldr	r3, [r7, #8]
 8024328:	b2db      	uxtb	r3, r3
 802432a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 802432c:	68fb      	ldr	r3, [r7, #12]
 802432e:	689b      	ldr	r3, [r3, #8]
 8024330:	2b00      	cmp	r3, #0
 8024332:	d108      	bne.n	8024346 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8024334:	69ba      	ldr	r2, [r7, #24]
 8024336:	69fb      	ldr	r3, [r7, #28]
 8024338:	431a      	orrs	r2, r3
 802433a:	6a3b      	ldr	r3, [r7, #32]
 802433c:	4313      	orrs	r3, r2
 802433e:	697a      	ldr	r2, [r7, #20]
 8024340:	4313      	orrs	r3, r2
 8024342:	627b      	str	r3, [r7, #36]	; 0x24
 8024344:	e053      	b.n	80243ee <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8024346:	68fb      	ldr	r3, [r7, #12]
 8024348:	689b      	ldr	r3, [r3, #8]
 802434a:	2b01      	cmp	r3, #1
 802434c:	d106      	bne.n	802435c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 802434e:	69ba      	ldr	r2, [r7, #24]
 8024350:	69fb      	ldr	r3, [r7, #28]
 8024352:	4313      	orrs	r3, r2
 8024354:	697a      	ldr	r2, [r7, #20]
 8024356:	4313      	orrs	r3, r2
 8024358:	627b      	str	r3, [r7, #36]	; 0x24
 802435a:	e048      	b.n	80243ee <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 802435c:	68fb      	ldr	r3, [r7, #12]
 802435e:	689b      	ldr	r3, [r3, #8]
 8024360:	2b02      	cmp	r3, #2
 8024362:	d111      	bne.n	8024388 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8024364:	69fb      	ldr	r3, [r7, #28]
 8024366:	0cdb      	lsrs	r3, r3, #19
 8024368:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 802436a:	69bb      	ldr	r3, [r7, #24]
 802436c:	0a9b      	lsrs	r3, r3, #10
 802436e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8024370:	697b      	ldr	r3, [r7, #20]
 8024372:	08db      	lsrs	r3, r3, #3
 8024374:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8024376:	69bb      	ldr	r3, [r7, #24]
 8024378:	015a      	lsls	r2, r3, #5
 802437a:	69fb      	ldr	r3, [r7, #28]
 802437c:	02db      	lsls	r3, r3, #11
 802437e:	4313      	orrs	r3, r2
 8024380:	697a      	ldr	r2, [r7, #20]
 8024382:	4313      	orrs	r3, r2
 8024384:	627b      	str	r3, [r7, #36]	; 0x24
 8024386:	e032      	b.n	80243ee <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8024388:	68fb      	ldr	r3, [r7, #12]
 802438a:	689b      	ldr	r3, [r3, #8]
 802438c:	2b03      	cmp	r3, #3
 802438e:	d117      	bne.n	80243c0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8024390:	6a3b      	ldr	r3, [r7, #32]
 8024392:	0fdb      	lsrs	r3, r3, #31
 8024394:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8024396:	69fb      	ldr	r3, [r7, #28]
 8024398:	0cdb      	lsrs	r3, r3, #19
 802439a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 802439c:	69bb      	ldr	r3, [r7, #24]
 802439e:	0adb      	lsrs	r3, r3, #11
 80243a0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80243a2:	697b      	ldr	r3, [r7, #20]
 80243a4:	08db      	lsrs	r3, r3, #3
 80243a6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80243a8:	69bb      	ldr	r3, [r7, #24]
 80243aa:	015a      	lsls	r2, r3, #5
 80243ac:	69fb      	ldr	r3, [r7, #28]
 80243ae:	029b      	lsls	r3, r3, #10
 80243b0:	431a      	orrs	r2, r3
 80243b2:	6a3b      	ldr	r3, [r7, #32]
 80243b4:	03db      	lsls	r3, r3, #15
 80243b6:	4313      	orrs	r3, r2
 80243b8:	697a      	ldr	r2, [r7, #20]
 80243ba:	4313      	orrs	r3, r2
 80243bc:	627b      	str	r3, [r7, #36]	; 0x24
 80243be:	e016      	b.n	80243ee <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80243c0:	6a3b      	ldr	r3, [r7, #32]
 80243c2:	0f1b      	lsrs	r3, r3, #28
 80243c4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80243c6:	69fb      	ldr	r3, [r7, #28]
 80243c8:	0d1b      	lsrs	r3, r3, #20
 80243ca:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80243cc:	69bb      	ldr	r3, [r7, #24]
 80243ce:	0b1b      	lsrs	r3, r3, #12
 80243d0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80243d2:	697b      	ldr	r3, [r7, #20]
 80243d4:	091b      	lsrs	r3, r3, #4
 80243d6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80243d8:	69bb      	ldr	r3, [r7, #24]
 80243da:	011a      	lsls	r2, r3, #4
 80243dc:	69fb      	ldr	r3, [r7, #28]
 80243de:	021b      	lsls	r3, r3, #8
 80243e0:	431a      	orrs	r2, r3
 80243e2:	6a3b      	ldr	r3, [r7, #32]
 80243e4:	031b      	lsls	r3, r3, #12
 80243e6:	4313      	orrs	r3, r2
 80243e8:	697a      	ldr	r2, [r7, #20]
 80243ea:	4313      	orrs	r3, r2
 80243ec:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80243ee:	68fb      	ldr	r3, [r7, #12]
 80243f0:	681b      	ldr	r3, [r3, #0]
 80243f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80243f4:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80243f6:	e003      	b.n	8024400 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80243f8:	68fb      	ldr	r3, [r7, #12]
 80243fa:	681b      	ldr	r3, [r3, #0]
 80243fc:	68ba      	ldr	r2, [r7, #8]
 80243fe:	60da      	str	r2, [r3, #12]
}
 8024400:	bf00      	nop
 8024402:	372c      	adds	r7, #44	; 0x2c
 8024404:	46bd      	mov	sp, r7
 8024406:	f85d 7b04 	ldr.w	r7, [sp], #4
 802440a:	4770      	bx	lr

0802440c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 802440c:	b580      	push	{r7, lr}
 802440e:	b086      	sub	sp, #24
 8024410:	af00      	add	r7, sp, #0
 8024412:	60f8      	str	r0, [r7, #12]
 8024414:	60b9      	str	r1, [r7, #8]
 8024416:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 802441a:	2301      	movs	r3, #1
 802441c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 802441e:	4b23      	ldr	r3, [pc, #140]	; (80244ac <HAL_FLASH_Program+0xa0>)
 8024420:	7e1b      	ldrb	r3, [r3, #24]
 8024422:	2b01      	cmp	r3, #1
 8024424:	d101      	bne.n	802442a <HAL_FLASH_Program+0x1e>
 8024426:	2302      	movs	r3, #2
 8024428:	e03b      	b.n	80244a2 <HAL_FLASH_Program+0x96>
 802442a:	4b20      	ldr	r3, [pc, #128]	; (80244ac <HAL_FLASH_Program+0xa0>)
 802442c:	2201      	movs	r2, #1
 802442e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8024430:	f24c 3050 	movw	r0, #50000	; 0xc350
 8024434:	f000 f870 	bl	8024518 <FLASH_WaitForLastOperation>
 8024438:	4603      	mov	r3, r0
 802443a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 802443c:	7dfb      	ldrb	r3, [r7, #23]
 802443e:	2b00      	cmp	r3, #0
 8024440:	d12b      	bne.n	802449a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8024442:	68fb      	ldr	r3, [r7, #12]
 8024444:	2b00      	cmp	r3, #0
 8024446:	d105      	bne.n	8024454 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8024448:	783b      	ldrb	r3, [r7, #0]
 802444a:	4619      	mov	r1, r3
 802444c:	68b8      	ldr	r0, [r7, #8]
 802444e:	f000 f91b 	bl	8024688 <FLASH_Program_Byte>
 8024452:	e016      	b.n	8024482 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8024454:	68fb      	ldr	r3, [r7, #12]
 8024456:	2b01      	cmp	r3, #1
 8024458:	d105      	bne.n	8024466 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 802445a:	883b      	ldrh	r3, [r7, #0]
 802445c:	4619      	mov	r1, r3
 802445e:	68b8      	ldr	r0, [r7, #8]
 8024460:	f000 f8ee 	bl	8024640 <FLASH_Program_HalfWord>
 8024464:	e00d      	b.n	8024482 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8024466:	68fb      	ldr	r3, [r7, #12]
 8024468:	2b02      	cmp	r3, #2
 802446a:	d105      	bne.n	8024478 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 802446c:	683b      	ldr	r3, [r7, #0]
 802446e:	4619      	mov	r1, r3
 8024470:	68b8      	ldr	r0, [r7, #8]
 8024472:	f000 f8c3 	bl	80245fc <FLASH_Program_Word>
 8024476:	e004      	b.n	8024482 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8024478:	e9d7 2300 	ldrd	r2, r3, [r7]
 802447c:	68b8      	ldr	r0, [r7, #8]
 802447e:	f000 f88b 	bl	8024598 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8024482:	f24c 3050 	movw	r0, #50000	; 0xc350
 8024486:	f000 f847 	bl	8024518 <FLASH_WaitForLastOperation>
 802448a:	4603      	mov	r3, r0
 802448c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 802448e:	4b08      	ldr	r3, [pc, #32]	; (80244b0 <HAL_FLASH_Program+0xa4>)
 8024490:	691b      	ldr	r3, [r3, #16]
 8024492:	4a07      	ldr	r2, [pc, #28]	; (80244b0 <HAL_FLASH_Program+0xa4>)
 8024494:	f023 0301 	bic.w	r3, r3, #1
 8024498:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 802449a:	4b04      	ldr	r3, [pc, #16]	; (80244ac <HAL_FLASH_Program+0xa0>)
 802449c:	2200      	movs	r2, #0
 802449e:	761a      	strb	r2, [r3, #24]
  
  return status;
 80244a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80244a2:	4618      	mov	r0, r3
 80244a4:	3718      	adds	r7, #24
 80244a6:	46bd      	mov	sp, r7
 80244a8:	bd80      	pop	{r7, pc}
 80244aa:	bf00      	nop
 80244ac:	20000af4 	.word	0x20000af4
 80244b0:	40023c00 	.word	0x40023c00

080244b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80244b4:	b480      	push	{r7}
 80244b6:	b083      	sub	sp, #12
 80244b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80244ba:	2300      	movs	r3, #0
 80244bc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80244be:	4b0b      	ldr	r3, [pc, #44]	; (80244ec <HAL_FLASH_Unlock+0x38>)
 80244c0:	691b      	ldr	r3, [r3, #16]
 80244c2:	2b00      	cmp	r3, #0
 80244c4:	da0b      	bge.n	80244de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80244c6:	4b09      	ldr	r3, [pc, #36]	; (80244ec <HAL_FLASH_Unlock+0x38>)
 80244c8:	4a09      	ldr	r2, [pc, #36]	; (80244f0 <HAL_FLASH_Unlock+0x3c>)
 80244ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80244cc:	4b07      	ldr	r3, [pc, #28]	; (80244ec <HAL_FLASH_Unlock+0x38>)
 80244ce:	4a09      	ldr	r2, [pc, #36]	; (80244f4 <HAL_FLASH_Unlock+0x40>)
 80244d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80244d2:	4b06      	ldr	r3, [pc, #24]	; (80244ec <HAL_FLASH_Unlock+0x38>)
 80244d4:	691b      	ldr	r3, [r3, #16]
 80244d6:	2b00      	cmp	r3, #0
 80244d8:	da01      	bge.n	80244de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80244da:	2301      	movs	r3, #1
 80244dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80244de:	79fb      	ldrb	r3, [r7, #7]
}
 80244e0:	4618      	mov	r0, r3
 80244e2:	370c      	adds	r7, #12
 80244e4:	46bd      	mov	sp, r7
 80244e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80244ea:	4770      	bx	lr
 80244ec:	40023c00 	.word	0x40023c00
 80244f0:	45670123 	.word	0x45670123
 80244f4:	cdef89ab 	.word	0xcdef89ab

080244f8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80244f8:	b480      	push	{r7}
 80244fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80244fc:	4b05      	ldr	r3, [pc, #20]	; (8024514 <HAL_FLASH_Lock+0x1c>)
 80244fe:	691b      	ldr	r3, [r3, #16]
 8024500:	4a04      	ldr	r2, [pc, #16]	; (8024514 <HAL_FLASH_Lock+0x1c>)
 8024502:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8024506:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8024508:	2300      	movs	r3, #0
}
 802450a:	4618      	mov	r0, r3
 802450c:	46bd      	mov	sp, r7
 802450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024512:	4770      	bx	lr
 8024514:	40023c00 	.word	0x40023c00

08024518 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8024518:	b580      	push	{r7, lr}
 802451a:	b084      	sub	sp, #16
 802451c:	af00      	add	r7, sp, #0
 802451e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8024520:	2300      	movs	r3, #0
 8024522:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8024524:	4b1a      	ldr	r3, [pc, #104]	; (8024590 <FLASH_WaitForLastOperation+0x78>)
 8024526:	2200      	movs	r2, #0
 8024528:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 802452a:	f7ff f839 	bl	80235a0 <HAL_GetTick>
 802452e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8024530:	e010      	b.n	8024554 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8024532:	687b      	ldr	r3, [r7, #4]
 8024534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8024538:	d00c      	beq.n	8024554 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 802453a:	687b      	ldr	r3, [r7, #4]
 802453c:	2b00      	cmp	r3, #0
 802453e:	d007      	beq.n	8024550 <FLASH_WaitForLastOperation+0x38>
 8024540:	f7ff f82e 	bl	80235a0 <HAL_GetTick>
 8024544:	4602      	mov	r2, r0
 8024546:	68fb      	ldr	r3, [r7, #12]
 8024548:	1ad3      	subs	r3, r2, r3
 802454a:	687a      	ldr	r2, [r7, #4]
 802454c:	429a      	cmp	r2, r3
 802454e:	d201      	bcs.n	8024554 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8024550:	2303      	movs	r3, #3
 8024552:	e019      	b.n	8024588 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8024554:	4b0f      	ldr	r3, [pc, #60]	; (8024594 <FLASH_WaitForLastOperation+0x7c>)
 8024556:	68db      	ldr	r3, [r3, #12]
 8024558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802455c:	2b00      	cmp	r3, #0
 802455e:	d1e8      	bne.n	8024532 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8024560:	4b0c      	ldr	r3, [pc, #48]	; (8024594 <FLASH_WaitForLastOperation+0x7c>)
 8024562:	68db      	ldr	r3, [r3, #12]
 8024564:	f003 0301 	and.w	r3, r3, #1
 8024568:	2b00      	cmp	r3, #0
 802456a:	d002      	beq.n	8024572 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 802456c:	4b09      	ldr	r3, [pc, #36]	; (8024594 <FLASH_WaitForLastOperation+0x7c>)
 802456e:	2201      	movs	r2, #1
 8024570:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8024572:	4b08      	ldr	r3, [pc, #32]	; (8024594 <FLASH_WaitForLastOperation+0x7c>)
 8024574:	68db      	ldr	r3, [r3, #12]
 8024576:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 802457a:	2b00      	cmp	r3, #0
 802457c:	d003      	beq.n	8024586 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 802457e:	f000 f8a5 	bl	80246cc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8024582:	2301      	movs	r3, #1
 8024584:	e000      	b.n	8024588 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8024586:	2300      	movs	r3, #0
  
}  
 8024588:	4618      	mov	r0, r3
 802458a:	3710      	adds	r7, #16
 802458c:	46bd      	mov	sp, r7
 802458e:	bd80      	pop	{r7, pc}
 8024590:	20000af4 	.word	0x20000af4
 8024594:	40023c00 	.word	0x40023c00

08024598 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8024598:	b480      	push	{r7}
 802459a:	b085      	sub	sp, #20
 802459c:	af00      	add	r7, sp, #0
 802459e:	60f8      	str	r0, [r7, #12]
 80245a0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80245a4:	4b14      	ldr	r3, [pc, #80]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245a6:	691b      	ldr	r3, [r3, #16]
 80245a8:	4a13      	ldr	r2, [pc, #76]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80245ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80245b0:	4b11      	ldr	r3, [pc, #68]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245b2:	691b      	ldr	r3, [r3, #16]
 80245b4:	4a10      	ldr	r2, [pc, #64]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245b6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80245ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80245bc:	4b0e      	ldr	r3, [pc, #56]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245be:	691b      	ldr	r3, [r3, #16]
 80245c0:	4a0d      	ldr	r2, [pc, #52]	; (80245f8 <FLASH_Program_DoubleWord+0x60>)
 80245c2:	f043 0301 	orr.w	r3, r3, #1
 80245c6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80245c8:	68fb      	ldr	r3, [r7, #12]
 80245ca:	683a      	ldr	r2, [r7, #0]
 80245cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80245ce:	f3bf 8f6f 	isb	sy
}
 80245d2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80245d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80245d8:	f04f 0200 	mov.w	r2, #0
 80245dc:	f04f 0300 	mov.w	r3, #0
 80245e0:	000a      	movs	r2, r1
 80245e2:	2300      	movs	r3, #0
 80245e4:	68f9      	ldr	r1, [r7, #12]
 80245e6:	3104      	adds	r1, #4
 80245e8:	4613      	mov	r3, r2
 80245ea:	600b      	str	r3, [r1, #0]
}
 80245ec:	bf00      	nop
 80245ee:	3714      	adds	r7, #20
 80245f0:	46bd      	mov	sp, r7
 80245f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80245f6:	4770      	bx	lr
 80245f8:	40023c00 	.word	0x40023c00

080245fc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80245fc:	b480      	push	{r7}
 80245fe:	b083      	sub	sp, #12
 8024600:	af00      	add	r7, sp, #0
 8024602:	6078      	str	r0, [r7, #4]
 8024604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024606:	4b0d      	ldr	r3, [pc, #52]	; (802463c <FLASH_Program_Word+0x40>)
 8024608:	691b      	ldr	r3, [r3, #16]
 802460a:	4a0c      	ldr	r2, [pc, #48]	; (802463c <FLASH_Program_Word+0x40>)
 802460c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024610:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8024612:	4b0a      	ldr	r3, [pc, #40]	; (802463c <FLASH_Program_Word+0x40>)
 8024614:	691b      	ldr	r3, [r3, #16]
 8024616:	4a09      	ldr	r2, [pc, #36]	; (802463c <FLASH_Program_Word+0x40>)
 8024618:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802461c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 802461e:	4b07      	ldr	r3, [pc, #28]	; (802463c <FLASH_Program_Word+0x40>)
 8024620:	691b      	ldr	r3, [r3, #16]
 8024622:	4a06      	ldr	r2, [pc, #24]	; (802463c <FLASH_Program_Word+0x40>)
 8024624:	f043 0301 	orr.w	r3, r3, #1
 8024628:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 802462a:	687b      	ldr	r3, [r7, #4]
 802462c:	683a      	ldr	r2, [r7, #0]
 802462e:	601a      	str	r2, [r3, #0]
}
 8024630:	bf00      	nop
 8024632:	370c      	adds	r7, #12
 8024634:	46bd      	mov	sp, r7
 8024636:	f85d 7b04 	ldr.w	r7, [sp], #4
 802463a:	4770      	bx	lr
 802463c:	40023c00 	.word	0x40023c00

08024640 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8024640:	b480      	push	{r7}
 8024642:	b083      	sub	sp, #12
 8024644:	af00      	add	r7, sp, #0
 8024646:	6078      	str	r0, [r7, #4]
 8024648:	460b      	mov	r3, r1
 802464a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802464c:	4b0d      	ldr	r3, [pc, #52]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 802464e:	691b      	ldr	r3, [r3, #16]
 8024650:	4a0c      	ldr	r2, [pc, #48]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 8024652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024656:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8024658:	4b0a      	ldr	r3, [pc, #40]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 802465a:	691b      	ldr	r3, [r3, #16]
 802465c:	4a09      	ldr	r2, [pc, #36]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 802465e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8024662:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8024664:	4b07      	ldr	r3, [pc, #28]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 8024666:	691b      	ldr	r3, [r3, #16]
 8024668:	4a06      	ldr	r2, [pc, #24]	; (8024684 <FLASH_Program_HalfWord+0x44>)
 802466a:	f043 0301 	orr.w	r3, r3, #1
 802466e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8024670:	687b      	ldr	r3, [r7, #4]
 8024672:	887a      	ldrh	r2, [r7, #2]
 8024674:	801a      	strh	r2, [r3, #0]
}
 8024676:	bf00      	nop
 8024678:	370c      	adds	r7, #12
 802467a:	46bd      	mov	sp, r7
 802467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024680:	4770      	bx	lr
 8024682:	bf00      	nop
 8024684:	40023c00 	.word	0x40023c00

08024688 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8024688:	b480      	push	{r7}
 802468a:	b083      	sub	sp, #12
 802468c:	af00      	add	r7, sp, #0
 802468e:	6078      	str	r0, [r7, #4]
 8024690:	460b      	mov	r3, r1
 8024692:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024694:	4b0c      	ldr	r3, [pc, #48]	; (80246c8 <FLASH_Program_Byte+0x40>)
 8024696:	691b      	ldr	r3, [r3, #16]
 8024698:	4a0b      	ldr	r2, [pc, #44]	; (80246c8 <FLASH_Program_Byte+0x40>)
 802469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802469e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80246a0:	4b09      	ldr	r3, [pc, #36]	; (80246c8 <FLASH_Program_Byte+0x40>)
 80246a2:	4a09      	ldr	r2, [pc, #36]	; (80246c8 <FLASH_Program_Byte+0x40>)
 80246a4:	691b      	ldr	r3, [r3, #16]
 80246a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80246a8:	4b07      	ldr	r3, [pc, #28]	; (80246c8 <FLASH_Program_Byte+0x40>)
 80246aa:	691b      	ldr	r3, [r3, #16]
 80246ac:	4a06      	ldr	r2, [pc, #24]	; (80246c8 <FLASH_Program_Byte+0x40>)
 80246ae:	f043 0301 	orr.w	r3, r3, #1
 80246b2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80246b4:	687b      	ldr	r3, [r7, #4]
 80246b6:	78fa      	ldrb	r2, [r7, #3]
 80246b8:	701a      	strb	r2, [r3, #0]
}
 80246ba:	bf00      	nop
 80246bc:	370c      	adds	r7, #12
 80246be:	46bd      	mov	sp, r7
 80246c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80246c4:	4770      	bx	lr
 80246c6:	bf00      	nop
 80246c8:	40023c00 	.word	0x40023c00

080246cc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80246cc:	b480      	push	{r7}
 80246ce:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80246d0:	4b2f      	ldr	r3, [pc, #188]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 80246d2:	68db      	ldr	r3, [r3, #12]
 80246d4:	f003 0310 	and.w	r3, r3, #16
 80246d8:	2b00      	cmp	r3, #0
 80246da:	d008      	beq.n	80246ee <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80246dc:	4b2d      	ldr	r3, [pc, #180]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 80246de:	69db      	ldr	r3, [r3, #28]
 80246e0:	f043 0310 	orr.w	r3, r3, #16
 80246e4:	4a2b      	ldr	r2, [pc, #172]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 80246e6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80246e8:	4b29      	ldr	r3, [pc, #164]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 80246ea:	2210      	movs	r2, #16
 80246ec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80246ee:	4b28      	ldr	r3, [pc, #160]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 80246f0:	68db      	ldr	r3, [r3, #12]
 80246f2:	f003 0320 	and.w	r3, r3, #32
 80246f6:	2b00      	cmp	r3, #0
 80246f8:	d008      	beq.n	802470c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80246fa:	4b26      	ldr	r3, [pc, #152]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 80246fc:	69db      	ldr	r3, [r3, #28]
 80246fe:	f043 0308 	orr.w	r3, r3, #8
 8024702:	4a24      	ldr	r2, [pc, #144]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024704:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8024706:	4b22      	ldr	r3, [pc, #136]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 8024708:	2220      	movs	r2, #32
 802470a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 802470c:	4b20      	ldr	r3, [pc, #128]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 802470e:	68db      	ldr	r3, [r3, #12]
 8024710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8024714:	2b00      	cmp	r3, #0
 8024716:	d008      	beq.n	802472a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8024718:	4b1e      	ldr	r3, [pc, #120]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 802471a:	69db      	ldr	r3, [r3, #28]
 802471c:	f043 0304 	orr.w	r3, r3, #4
 8024720:	4a1c      	ldr	r2, [pc, #112]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024722:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8024724:	4b1a      	ldr	r3, [pc, #104]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 8024726:	2240      	movs	r2, #64	; 0x40
 8024728:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 802472a:	4b19      	ldr	r3, [pc, #100]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 802472c:	68db      	ldr	r3, [r3, #12]
 802472e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024732:	2b00      	cmp	r3, #0
 8024734:	d008      	beq.n	8024748 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8024736:	4b17      	ldr	r3, [pc, #92]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024738:	69db      	ldr	r3, [r3, #28]
 802473a:	f043 0302 	orr.w	r3, r3, #2
 802473e:	4a15      	ldr	r2, [pc, #84]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024740:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8024742:	4b13      	ldr	r3, [pc, #76]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 8024744:	2280      	movs	r2, #128	; 0x80
 8024746:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8024748:	4b11      	ldr	r3, [pc, #68]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 802474a:	68db      	ldr	r3, [r3, #12]
 802474c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8024750:	2b00      	cmp	r3, #0
 8024752:	d009      	beq.n	8024768 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8024754:	4b0f      	ldr	r3, [pc, #60]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024756:	69db      	ldr	r3, [r3, #28]
 8024758:	f043 0301 	orr.w	r3, r3, #1
 802475c:	4a0d      	ldr	r2, [pc, #52]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 802475e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8024760:	4b0b      	ldr	r3, [pc, #44]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 8024762:	f44f 7280 	mov.w	r2, #256	; 0x100
 8024766:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8024768:	4b09      	ldr	r3, [pc, #36]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 802476a:	68db      	ldr	r3, [r3, #12]
 802476c:	f003 0302 	and.w	r3, r3, #2
 8024770:	2b00      	cmp	r3, #0
 8024772:	d008      	beq.n	8024786 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8024774:	4b07      	ldr	r3, [pc, #28]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 8024776:	69db      	ldr	r3, [r3, #28]
 8024778:	f043 0320 	orr.w	r3, r3, #32
 802477c:	4a05      	ldr	r2, [pc, #20]	; (8024794 <FLASH_SetErrorCode+0xc8>)
 802477e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8024780:	4b03      	ldr	r3, [pc, #12]	; (8024790 <FLASH_SetErrorCode+0xc4>)
 8024782:	2202      	movs	r2, #2
 8024784:	60da      	str	r2, [r3, #12]
  }
}
 8024786:	bf00      	nop
 8024788:	46bd      	mov	sp, r7
 802478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802478e:	4770      	bx	lr
 8024790:	40023c00 	.word	0x40023c00
 8024794:	20000af4 	.word	0x20000af4

08024798 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8024798:	b580      	push	{r7, lr}
 802479a:	b084      	sub	sp, #16
 802479c:	af00      	add	r7, sp, #0
 802479e:	6078      	str	r0, [r7, #4]
 80247a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80247a2:	2301      	movs	r3, #1
 80247a4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80247a6:	2300      	movs	r3, #0
 80247a8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80247aa:	4b32      	ldr	r3, [pc, #200]	; (8024874 <HAL_FLASHEx_Erase+0xdc>)
 80247ac:	7e1b      	ldrb	r3, [r3, #24]
 80247ae:	2b01      	cmp	r3, #1
 80247b0:	d101      	bne.n	80247b6 <HAL_FLASHEx_Erase+0x1e>
 80247b2:	2302      	movs	r3, #2
 80247b4:	e05a      	b.n	802486c <HAL_FLASHEx_Erase+0xd4>
 80247b6:	4b2f      	ldr	r3, [pc, #188]	; (8024874 <HAL_FLASHEx_Erase+0xdc>)
 80247b8:	2201      	movs	r2, #1
 80247ba:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80247bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80247c0:	f7ff feaa 	bl	8024518 <FLASH_WaitForLastOperation>
 80247c4:	4603      	mov	r3, r0
 80247c6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80247c8:	7bfb      	ldrb	r3, [r7, #15]
 80247ca:	2b00      	cmp	r3, #0
 80247cc:	d14a      	bne.n	8024864 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80247ce:	683b      	ldr	r3, [r7, #0]
 80247d0:	f04f 32ff 	mov.w	r2, #4294967295
 80247d4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80247d6:	687b      	ldr	r3, [r7, #4]
 80247d8:	681b      	ldr	r3, [r3, #0]
 80247da:	2b01      	cmp	r3, #1
 80247dc:	d117      	bne.n	802480e <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80247de:	687b      	ldr	r3, [r7, #4]
 80247e0:	691b      	ldr	r3, [r3, #16]
 80247e2:	b2da      	uxtb	r2, r3
 80247e4:	687b      	ldr	r3, [r7, #4]
 80247e6:	685b      	ldr	r3, [r3, #4]
 80247e8:	4619      	mov	r1, r3
 80247ea:	4610      	mov	r0, r2
 80247ec:	f000 f846 	bl	802487c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80247f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80247f4:	f7ff fe90 	bl	8024518 <FLASH_WaitForLastOperation>
 80247f8:	4603      	mov	r3, r0
 80247fa:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80247fc:	4b1e      	ldr	r3, [pc, #120]	; (8024878 <HAL_FLASHEx_Erase+0xe0>)
 80247fe:	691b      	ldr	r3, [r3, #16]
 8024800:	4a1d      	ldr	r2, [pc, #116]	; (8024878 <HAL_FLASHEx_Erase+0xe0>)
 8024802:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8024806:	f023 0304 	bic.w	r3, r3, #4
 802480a:	6113      	str	r3, [r2, #16]
 802480c:	e028      	b.n	8024860 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802480e:	687b      	ldr	r3, [r7, #4]
 8024810:	689b      	ldr	r3, [r3, #8]
 8024812:	60bb      	str	r3, [r7, #8]
 8024814:	e01c      	b.n	8024850 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8024816:	687b      	ldr	r3, [r7, #4]
 8024818:	691b      	ldr	r3, [r3, #16]
 802481a:	b2db      	uxtb	r3, r3
 802481c:	4619      	mov	r1, r3
 802481e:	68b8      	ldr	r0, [r7, #8]
 8024820:	f000 f866 	bl	80248f0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8024824:	f24c 3050 	movw	r0, #50000	; 0xc350
 8024828:	f7ff fe76 	bl	8024518 <FLASH_WaitForLastOperation>
 802482c:	4603      	mov	r3, r0
 802482e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8024830:	4b11      	ldr	r3, [pc, #68]	; (8024878 <HAL_FLASHEx_Erase+0xe0>)
 8024832:	691b      	ldr	r3, [r3, #16]
 8024834:	4a10      	ldr	r2, [pc, #64]	; (8024878 <HAL_FLASHEx_Erase+0xe0>)
 8024836:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 802483a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 802483c:	7bfb      	ldrb	r3, [r7, #15]
 802483e:	2b00      	cmp	r3, #0
 8024840:	d003      	beq.n	802484a <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8024842:	683b      	ldr	r3, [r7, #0]
 8024844:	68ba      	ldr	r2, [r7, #8]
 8024846:	601a      	str	r2, [r3, #0]
          break;
 8024848:	e00a      	b.n	8024860 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802484a:	68bb      	ldr	r3, [r7, #8]
 802484c:	3301      	adds	r3, #1
 802484e:	60bb      	str	r3, [r7, #8]
 8024850:	687b      	ldr	r3, [r7, #4]
 8024852:	68da      	ldr	r2, [r3, #12]
 8024854:	687b      	ldr	r3, [r7, #4]
 8024856:	689b      	ldr	r3, [r3, #8]
 8024858:	4413      	add	r3, r2
 802485a:	68ba      	ldr	r2, [r7, #8]
 802485c:	429a      	cmp	r2, r3
 802485e:	d3da      	bcc.n	8024816 <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8024860:	f000 f894 	bl	802498c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8024864:	4b03      	ldr	r3, [pc, #12]	; (8024874 <HAL_FLASHEx_Erase+0xdc>)
 8024866:	2200      	movs	r2, #0
 8024868:	761a      	strb	r2, [r3, #24]

  return status;
 802486a:	7bfb      	ldrb	r3, [r7, #15]
}
 802486c:	4618      	mov	r0, r3
 802486e:	3710      	adds	r7, #16
 8024870:	46bd      	mov	sp, r7
 8024872:	bd80      	pop	{r7, pc}
 8024874:	20000af4 	.word	0x20000af4
 8024878:	40023c00 	.word	0x40023c00

0802487c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 802487c:	b480      	push	{r7}
 802487e:	b083      	sub	sp, #12
 8024880:	af00      	add	r7, sp, #0
 8024882:	4603      	mov	r3, r0
 8024884:	6039      	str	r1, [r7, #0]
 8024886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024888:	4b18      	ldr	r3, [pc, #96]	; (80248ec <FLASH_MassErase+0x70>)
 802488a:	691b      	ldr	r3, [r3, #16]
 802488c:	4a17      	ldr	r2, [pc, #92]	; (80248ec <FLASH_MassErase+0x70>)
 802488e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024892:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8024894:	683b      	ldr	r3, [r7, #0]
 8024896:	2b03      	cmp	r3, #3
 8024898:	d108      	bne.n	80248ac <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 802489a:	4b14      	ldr	r3, [pc, #80]	; (80248ec <FLASH_MassErase+0x70>)
 802489c:	691b      	ldr	r3, [r3, #16]
 802489e:	4a13      	ldr	r2, [pc, #76]	; (80248ec <FLASH_MassErase+0x70>)
 80248a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80248a4:	f043 0304 	orr.w	r3, r3, #4
 80248a8:	6113      	str	r3, [r2, #16]
 80248aa:	e00f      	b.n	80248cc <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 80248ac:	683b      	ldr	r3, [r7, #0]
 80248ae:	2b01      	cmp	r3, #1
 80248b0:	d106      	bne.n	80248c0 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 80248b2:	4b0e      	ldr	r3, [pc, #56]	; (80248ec <FLASH_MassErase+0x70>)
 80248b4:	691b      	ldr	r3, [r3, #16]
 80248b6:	4a0d      	ldr	r2, [pc, #52]	; (80248ec <FLASH_MassErase+0x70>)
 80248b8:	f043 0304 	orr.w	r3, r3, #4
 80248bc:	6113      	str	r3, [r2, #16]
 80248be:	e005      	b.n	80248cc <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80248c0:	4b0a      	ldr	r3, [pc, #40]	; (80248ec <FLASH_MassErase+0x70>)
 80248c2:	691b      	ldr	r3, [r3, #16]
 80248c4:	4a09      	ldr	r2, [pc, #36]	; (80248ec <FLASH_MassErase+0x70>)
 80248c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80248ca:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80248cc:	4b07      	ldr	r3, [pc, #28]	; (80248ec <FLASH_MassErase+0x70>)
 80248ce:	691a      	ldr	r2, [r3, #16]
 80248d0:	79fb      	ldrb	r3, [r7, #7]
 80248d2:	021b      	lsls	r3, r3, #8
 80248d4:	4313      	orrs	r3, r2
 80248d6:	4a05      	ldr	r2, [pc, #20]	; (80248ec <FLASH_MassErase+0x70>)
 80248d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80248dc:	6113      	str	r3, [r2, #16]
}
 80248de:	bf00      	nop
 80248e0:	370c      	adds	r7, #12
 80248e2:	46bd      	mov	sp, r7
 80248e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80248e8:	4770      	bx	lr
 80248ea:	bf00      	nop
 80248ec:	40023c00 	.word	0x40023c00

080248f0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80248f0:	b480      	push	{r7}
 80248f2:	b085      	sub	sp, #20
 80248f4:	af00      	add	r7, sp, #0
 80248f6:	6078      	str	r0, [r7, #4]
 80248f8:	460b      	mov	r3, r1
 80248fa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80248fc:	2300      	movs	r3, #0
 80248fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8024900:	78fb      	ldrb	r3, [r7, #3]
 8024902:	2b00      	cmp	r3, #0
 8024904:	d102      	bne.n	802490c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8024906:	2300      	movs	r3, #0
 8024908:	60fb      	str	r3, [r7, #12]
 802490a:	e010      	b.n	802492e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 802490c:	78fb      	ldrb	r3, [r7, #3]
 802490e:	2b01      	cmp	r3, #1
 8024910:	d103      	bne.n	802491a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8024912:	f44f 7380 	mov.w	r3, #256	; 0x100
 8024916:	60fb      	str	r3, [r7, #12]
 8024918:	e009      	b.n	802492e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 802491a:	78fb      	ldrb	r3, [r7, #3]
 802491c:	2b02      	cmp	r3, #2
 802491e:	d103      	bne.n	8024928 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8024920:	f44f 7300 	mov.w	r3, #512	; 0x200
 8024924:	60fb      	str	r3, [r7, #12]
 8024926:	e002      	b.n	802492e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8024928:	f44f 7340 	mov.w	r3, #768	; 0x300
 802492c:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 802492e:	687b      	ldr	r3, [r7, #4]
 8024930:	2b0b      	cmp	r3, #11
 8024932:	d902      	bls.n	802493a <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8024934:	687b      	ldr	r3, [r7, #4]
 8024936:	3304      	adds	r3, #4
 8024938:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802493a:	4b13      	ldr	r3, [pc, #76]	; (8024988 <FLASH_Erase_Sector+0x98>)
 802493c:	691b      	ldr	r3, [r3, #16]
 802493e:	4a12      	ldr	r2, [pc, #72]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024944:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8024946:	4b10      	ldr	r3, [pc, #64]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024948:	691a      	ldr	r2, [r3, #16]
 802494a:	490f      	ldr	r1, [pc, #60]	; (8024988 <FLASH_Erase_Sector+0x98>)
 802494c:	68fb      	ldr	r3, [r7, #12]
 802494e:	4313      	orrs	r3, r2
 8024950:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8024952:	4b0d      	ldr	r3, [pc, #52]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024954:	691b      	ldr	r3, [r3, #16]
 8024956:	4a0c      	ldr	r2, [pc, #48]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024958:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 802495c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 802495e:	4b0a      	ldr	r3, [pc, #40]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024960:	691a      	ldr	r2, [r3, #16]
 8024962:	687b      	ldr	r3, [r7, #4]
 8024964:	00db      	lsls	r3, r3, #3
 8024966:	4313      	orrs	r3, r2
 8024968:	4a07      	ldr	r2, [pc, #28]	; (8024988 <FLASH_Erase_Sector+0x98>)
 802496a:	f043 0302 	orr.w	r3, r3, #2
 802496e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8024970:	4b05      	ldr	r3, [pc, #20]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024972:	691b      	ldr	r3, [r3, #16]
 8024974:	4a04      	ldr	r2, [pc, #16]	; (8024988 <FLASH_Erase_Sector+0x98>)
 8024976:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802497a:	6113      	str	r3, [r2, #16]
}
 802497c:	bf00      	nop
 802497e:	3714      	adds	r7, #20
 8024980:	46bd      	mov	sp, r7
 8024982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024986:	4770      	bx	lr
 8024988:	40023c00 	.word	0x40023c00

0802498c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 802498c:	b480      	push	{r7}
 802498e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8024990:	4b20      	ldr	r3, [pc, #128]	; (8024a14 <FLASH_FlushCaches+0x88>)
 8024992:	681b      	ldr	r3, [r3, #0]
 8024994:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8024998:	2b00      	cmp	r3, #0
 802499a:	d017      	beq.n	80249cc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 802499c:	4b1d      	ldr	r3, [pc, #116]	; (8024a14 <FLASH_FlushCaches+0x88>)
 802499e:	681b      	ldr	r3, [r3, #0]
 80249a0:	4a1c      	ldr	r2, [pc, #112]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249a2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80249a6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80249a8:	4b1a      	ldr	r3, [pc, #104]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249aa:	681b      	ldr	r3, [r3, #0]
 80249ac:	4a19      	ldr	r2, [pc, #100]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80249b2:	6013      	str	r3, [r2, #0]
 80249b4:	4b17      	ldr	r3, [pc, #92]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249b6:	681b      	ldr	r3, [r3, #0]
 80249b8:	4a16      	ldr	r2, [pc, #88]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80249be:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80249c0:	4b14      	ldr	r3, [pc, #80]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249c2:	681b      	ldr	r3, [r3, #0]
 80249c4:	4a13      	ldr	r2, [pc, #76]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80249ca:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80249cc:	4b11      	ldr	r3, [pc, #68]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249ce:	681b      	ldr	r3, [r3, #0]
 80249d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80249d4:	2b00      	cmp	r3, #0
 80249d6:	d017      	beq.n	8024a08 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80249d8:	4b0e      	ldr	r3, [pc, #56]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249da:	681b      	ldr	r3, [r3, #0]
 80249dc:	4a0d      	ldr	r2, [pc, #52]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80249e2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80249e4:	4b0b      	ldr	r3, [pc, #44]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249e6:	681b      	ldr	r3, [r3, #0]
 80249e8:	4a0a      	ldr	r2, [pc, #40]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80249ee:	6013      	str	r3, [r2, #0]
 80249f0:	4b08      	ldr	r3, [pc, #32]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249f2:	681b      	ldr	r3, [r3, #0]
 80249f4:	4a07      	ldr	r2, [pc, #28]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80249fa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80249fc:	4b05      	ldr	r3, [pc, #20]	; (8024a14 <FLASH_FlushCaches+0x88>)
 80249fe:	681b      	ldr	r3, [r3, #0]
 8024a00:	4a04      	ldr	r2, [pc, #16]	; (8024a14 <FLASH_FlushCaches+0x88>)
 8024a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8024a06:	6013      	str	r3, [r2, #0]
  }
}
 8024a08:	bf00      	nop
 8024a0a:	46bd      	mov	sp, r7
 8024a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024a10:	4770      	bx	lr
 8024a12:	bf00      	nop
 8024a14:	40023c00 	.word	0x40023c00

08024a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8024a18:	b480      	push	{r7}
 8024a1a:	b089      	sub	sp, #36	; 0x24
 8024a1c:	af00      	add	r7, sp, #0
 8024a1e:	6078      	str	r0, [r7, #4]
 8024a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8024a22:	2300      	movs	r3, #0
 8024a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8024a26:	2300      	movs	r3, #0
 8024a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8024a2a:	2300      	movs	r3, #0
 8024a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024a2e:	2300      	movs	r3, #0
 8024a30:	61fb      	str	r3, [r7, #28]
 8024a32:	e177      	b.n	8024d24 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8024a34:	2201      	movs	r2, #1
 8024a36:	69fb      	ldr	r3, [r7, #28]
 8024a38:	fa02 f303 	lsl.w	r3, r2, r3
 8024a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8024a3e:	683b      	ldr	r3, [r7, #0]
 8024a40:	681b      	ldr	r3, [r3, #0]
 8024a42:	697a      	ldr	r2, [r7, #20]
 8024a44:	4013      	ands	r3, r2
 8024a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8024a48:	693a      	ldr	r2, [r7, #16]
 8024a4a:	697b      	ldr	r3, [r7, #20]
 8024a4c:	429a      	cmp	r2, r3
 8024a4e:	f040 8166 	bne.w	8024d1e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8024a52:	683b      	ldr	r3, [r7, #0]
 8024a54:	685b      	ldr	r3, [r3, #4]
 8024a56:	f003 0303 	and.w	r3, r3, #3
 8024a5a:	2b01      	cmp	r3, #1
 8024a5c:	d005      	beq.n	8024a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8024a5e:	683b      	ldr	r3, [r7, #0]
 8024a60:	685b      	ldr	r3, [r3, #4]
 8024a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8024a66:	2b02      	cmp	r3, #2
 8024a68:	d130      	bne.n	8024acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8024a6a:	687b      	ldr	r3, [r7, #4]
 8024a6c:	689b      	ldr	r3, [r3, #8]
 8024a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8024a70:	69fb      	ldr	r3, [r7, #28]
 8024a72:	005b      	lsls	r3, r3, #1
 8024a74:	2203      	movs	r2, #3
 8024a76:	fa02 f303 	lsl.w	r3, r2, r3
 8024a7a:	43db      	mvns	r3, r3
 8024a7c:	69ba      	ldr	r2, [r7, #24]
 8024a7e:	4013      	ands	r3, r2
 8024a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8024a82:	683b      	ldr	r3, [r7, #0]
 8024a84:	68da      	ldr	r2, [r3, #12]
 8024a86:	69fb      	ldr	r3, [r7, #28]
 8024a88:	005b      	lsls	r3, r3, #1
 8024a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8024a8e:	69ba      	ldr	r2, [r7, #24]
 8024a90:	4313      	orrs	r3, r2
 8024a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8024a94:	687b      	ldr	r3, [r7, #4]
 8024a96:	69ba      	ldr	r2, [r7, #24]
 8024a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8024a9a:	687b      	ldr	r3, [r7, #4]
 8024a9c:	685b      	ldr	r3, [r3, #4]
 8024a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8024aa0:	2201      	movs	r2, #1
 8024aa2:	69fb      	ldr	r3, [r7, #28]
 8024aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8024aa8:	43db      	mvns	r3, r3
 8024aaa:	69ba      	ldr	r2, [r7, #24]
 8024aac:	4013      	ands	r3, r2
 8024aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8024ab0:	683b      	ldr	r3, [r7, #0]
 8024ab2:	685b      	ldr	r3, [r3, #4]
 8024ab4:	091b      	lsrs	r3, r3, #4
 8024ab6:	f003 0201 	and.w	r2, r3, #1
 8024aba:	69fb      	ldr	r3, [r7, #28]
 8024abc:	fa02 f303 	lsl.w	r3, r2, r3
 8024ac0:	69ba      	ldr	r2, [r7, #24]
 8024ac2:	4313      	orrs	r3, r2
 8024ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8024ac6:	687b      	ldr	r3, [r7, #4]
 8024ac8:	69ba      	ldr	r2, [r7, #24]
 8024aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8024acc:	683b      	ldr	r3, [r7, #0]
 8024ace:	685b      	ldr	r3, [r3, #4]
 8024ad0:	f003 0303 	and.w	r3, r3, #3
 8024ad4:	2b03      	cmp	r3, #3
 8024ad6:	d017      	beq.n	8024b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8024ad8:	687b      	ldr	r3, [r7, #4]
 8024ada:	68db      	ldr	r3, [r3, #12]
 8024adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8024ade:	69fb      	ldr	r3, [r7, #28]
 8024ae0:	005b      	lsls	r3, r3, #1
 8024ae2:	2203      	movs	r2, #3
 8024ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8024ae8:	43db      	mvns	r3, r3
 8024aea:	69ba      	ldr	r2, [r7, #24]
 8024aec:	4013      	ands	r3, r2
 8024aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8024af0:	683b      	ldr	r3, [r7, #0]
 8024af2:	689a      	ldr	r2, [r3, #8]
 8024af4:	69fb      	ldr	r3, [r7, #28]
 8024af6:	005b      	lsls	r3, r3, #1
 8024af8:	fa02 f303 	lsl.w	r3, r2, r3
 8024afc:	69ba      	ldr	r2, [r7, #24]
 8024afe:	4313      	orrs	r3, r2
 8024b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8024b02:	687b      	ldr	r3, [r7, #4]
 8024b04:	69ba      	ldr	r2, [r7, #24]
 8024b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8024b08:	683b      	ldr	r3, [r7, #0]
 8024b0a:	685b      	ldr	r3, [r3, #4]
 8024b0c:	f003 0303 	and.w	r3, r3, #3
 8024b10:	2b02      	cmp	r3, #2
 8024b12:	d123      	bne.n	8024b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8024b14:	69fb      	ldr	r3, [r7, #28]
 8024b16:	08da      	lsrs	r2, r3, #3
 8024b18:	687b      	ldr	r3, [r7, #4]
 8024b1a:	3208      	adds	r2, #8
 8024b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8024b22:	69fb      	ldr	r3, [r7, #28]
 8024b24:	f003 0307 	and.w	r3, r3, #7
 8024b28:	009b      	lsls	r3, r3, #2
 8024b2a:	220f      	movs	r2, #15
 8024b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8024b30:	43db      	mvns	r3, r3
 8024b32:	69ba      	ldr	r2, [r7, #24]
 8024b34:	4013      	ands	r3, r2
 8024b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8024b38:	683b      	ldr	r3, [r7, #0]
 8024b3a:	691a      	ldr	r2, [r3, #16]
 8024b3c:	69fb      	ldr	r3, [r7, #28]
 8024b3e:	f003 0307 	and.w	r3, r3, #7
 8024b42:	009b      	lsls	r3, r3, #2
 8024b44:	fa02 f303 	lsl.w	r3, r2, r3
 8024b48:	69ba      	ldr	r2, [r7, #24]
 8024b4a:	4313      	orrs	r3, r2
 8024b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8024b4e:	69fb      	ldr	r3, [r7, #28]
 8024b50:	08da      	lsrs	r2, r3, #3
 8024b52:	687b      	ldr	r3, [r7, #4]
 8024b54:	3208      	adds	r2, #8
 8024b56:	69b9      	ldr	r1, [r7, #24]
 8024b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8024b5c:	687b      	ldr	r3, [r7, #4]
 8024b5e:	681b      	ldr	r3, [r3, #0]
 8024b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8024b62:	69fb      	ldr	r3, [r7, #28]
 8024b64:	005b      	lsls	r3, r3, #1
 8024b66:	2203      	movs	r2, #3
 8024b68:	fa02 f303 	lsl.w	r3, r2, r3
 8024b6c:	43db      	mvns	r3, r3
 8024b6e:	69ba      	ldr	r2, [r7, #24]
 8024b70:	4013      	ands	r3, r2
 8024b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8024b74:	683b      	ldr	r3, [r7, #0]
 8024b76:	685b      	ldr	r3, [r3, #4]
 8024b78:	f003 0203 	and.w	r2, r3, #3
 8024b7c:	69fb      	ldr	r3, [r7, #28]
 8024b7e:	005b      	lsls	r3, r3, #1
 8024b80:	fa02 f303 	lsl.w	r3, r2, r3
 8024b84:	69ba      	ldr	r2, [r7, #24]
 8024b86:	4313      	orrs	r3, r2
 8024b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8024b8a:	687b      	ldr	r3, [r7, #4]
 8024b8c:	69ba      	ldr	r2, [r7, #24]
 8024b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8024b90:	683b      	ldr	r3, [r7, #0]
 8024b92:	685b      	ldr	r3, [r3, #4]
 8024b94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8024b98:	2b00      	cmp	r3, #0
 8024b9a:	f000 80c0 	beq.w	8024d1e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8024b9e:	2300      	movs	r3, #0
 8024ba0:	60fb      	str	r3, [r7, #12]
 8024ba2:	4b66      	ldr	r3, [pc, #408]	; (8024d3c <HAL_GPIO_Init+0x324>)
 8024ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024ba6:	4a65      	ldr	r2, [pc, #404]	; (8024d3c <HAL_GPIO_Init+0x324>)
 8024ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8024bac:	6453      	str	r3, [r2, #68]	; 0x44
 8024bae:	4b63      	ldr	r3, [pc, #396]	; (8024d3c <HAL_GPIO_Init+0x324>)
 8024bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024bb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8024bb6:	60fb      	str	r3, [r7, #12]
 8024bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8024bba:	4a61      	ldr	r2, [pc, #388]	; (8024d40 <HAL_GPIO_Init+0x328>)
 8024bbc:	69fb      	ldr	r3, [r7, #28]
 8024bbe:	089b      	lsrs	r3, r3, #2
 8024bc0:	3302      	adds	r3, #2
 8024bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8024bc8:	69fb      	ldr	r3, [r7, #28]
 8024bca:	f003 0303 	and.w	r3, r3, #3
 8024bce:	009b      	lsls	r3, r3, #2
 8024bd0:	220f      	movs	r2, #15
 8024bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8024bd6:	43db      	mvns	r3, r3
 8024bd8:	69ba      	ldr	r2, [r7, #24]
 8024bda:	4013      	ands	r3, r2
 8024bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8024bde:	687b      	ldr	r3, [r7, #4]
 8024be0:	4a58      	ldr	r2, [pc, #352]	; (8024d44 <HAL_GPIO_Init+0x32c>)
 8024be2:	4293      	cmp	r3, r2
 8024be4:	d037      	beq.n	8024c56 <HAL_GPIO_Init+0x23e>
 8024be6:	687b      	ldr	r3, [r7, #4]
 8024be8:	4a57      	ldr	r2, [pc, #348]	; (8024d48 <HAL_GPIO_Init+0x330>)
 8024bea:	4293      	cmp	r3, r2
 8024bec:	d031      	beq.n	8024c52 <HAL_GPIO_Init+0x23a>
 8024bee:	687b      	ldr	r3, [r7, #4]
 8024bf0:	4a56      	ldr	r2, [pc, #344]	; (8024d4c <HAL_GPIO_Init+0x334>)
 8024bf2:	4293      	cmp	r3, r2
 8024bf4:	d02b      	beq.n	8024c4e <HAL_GPIO_Init+0x236>
 8024bf6:	687b      	ldr	r3, [r7, #4]
 8024bf8:	4a55      	ldr	r2, [pc, #340]	; (8024d50 <HAL_GPIO_Init+0x338>)
 8024bfa:	4293      	cmp	r3, r2
 8024bfc:	d025      	beq.n	8024c4a <HAL_GPIO_Init+0x232>
 8024bfe:	687b      	ldr	r3, [r7, #4]
 8024c00:	4a54      	ldr	r2, [pc, #336]	; (8024d54 <HAL_GPIO_Init+0x33c>)
 8024c02:	4293      	cmp	r3, r2
 8024c04:	d01f      	beq.n	8024c46 <HAL_GPIO_Init+0x22e>
 8024c06:	687b      	ldr	r3, [r7, #4]
 8024c08:	4a53      	ldr	r2, [pc, #332]	; (8024d58 <HAL_GPIO_Init+0x340>)
 8024c0a:	4293      	cmp	r3, r2
 8024c0c:	d019      	beq.n	8024c42 <HAL_GPIO_Init+0x22a>
 8024c0e:	687b      	ldr	r3, [r7, #4]
 8024c10:	4a52      	ldr	r2, [pc, #328]	; (8024d5c <HAL_GPIO_Init+0x344>)
 8024c12:	4293      	cmp	r3, r2
 8024c14:	d013      	beq.n	8024c3e <HAL_GPIO_Init+0x226>
 8024c16:	687b      	ldr	r3, [r7, #4]
 8024c18:	4a51      	ldr	r2, [pc, #324]	; (8024d60 <HAL_GPIO_Init+0x348>)
 8024c1a:	4293      	cmp	r3, r2
 8024c1c:	d00d      	beq.n	8024c3a <HAL_GPIO_Init+0x222>
 8024c1e:	687b      	ldr	r3, [r7, #4]
 8024c20:	4a50      	ldr	r2, [pc, #320]	; (8024d64 <HAL_GPIO_Init+0x34c>)
 8024c22:	4293      	cmp	r3, r2
 8024c24:	d007      	beq.n	8024c36 <HAL_GPIO_Init+0x21e>
 8024c26:	687b      	ldr	r3, [r7, #4]
 8024c28:	4a4f      	ldr	r2, [pc, #316]	; (8024d68 <HAL_GPIO_Init+0x350>)
 8024c2a:	4293      	cmp	r3, r2
 8024c2c:	d101      	bne.n	8024c32 <HAL_GPIO_Init+0x21a>
 8024c2e:	2309      	movs	r3, #9
 8024c30:	e012      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c32:	230a      	movs	r3, #10
 8024c34:	e010      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c36:	2308      	movs	r3, #8
 8024c38:	e00e      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c3a:	2307      	movs	r3, #7
 8024c3c:	e00c      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c3e:	2306      	movs	r3, #6
 8024c40:	e00a      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c42:	2305      	movs	r3, #5
 8024c44:	e008      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c46:	2304      	movs	r3, #4
 8024c48:	e006      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c4a:	2303      	movs	r3, #3
 8024c4c:	e004      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c4e:	2302      	movs	r3, #2
 8024c50:	e002      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c52:	2301      	movs	r3, #1
 8024c54:	e000      	b.n	8024c58 <HAL_GPIO_Init+0x240>
 8024c56:	2300      	movs	r3, #0
 8024c58:	69fa      	ldr	r2, [r7, #28]
 8024c5a:	f002 0203 	and.w	r2, r2, #3
 8024c5e:	0092      	lsls	r2, r2, #2
 8024c60:	4093      	lsls	r3, r2
 8024c62:	69ba      	ldr	r2, [r7, #24]
 8024c64:	4313      	orrs	r3, r2
 8024c66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8024c68:	4935      	ldr	r1, [pc, #212]	; (8024d40 <HAL_GPIO_Init+0x328>)
 8024c6a:	69fb      	ldr	r3, [r7, #28]
 8024c6c:	089b      	lsrs	r3, r3, #2
 8024c6e:	3302      	adds	r3, #2
 8024c70:	69ba      	ldr	r2, [r7, #24]
 8024c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8024c76:	4b3d      	ldr	r3, [pc, #244]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024c78:	689b      	ldr	r3, [r3, #8]
 8024c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024c7c:	693b      	ldr	r3, [r7, #16]
 8024c7e:	43db      	mvns	r3, r3
 8024c80:	69ba      	ldr	r2, [r7, #24]
 8024c82:	4013      	ands	r3, r2
 8024c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8024c86:	683b      	ldr	r3, [r7, #0]
 8024c88:	685b      	ldr	r3, [r3, #4]
 8024c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8024c8e:	2b00      	cmp	r3, #0
 8024c90:	d003      	beq.n	8024c9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8024c92:	69ba      	ldr	r2, [r7, #24]
 8024c94:	693b      	ldr	r3, [r7, #16]
 8024c96:	4313      	orrs	r3, r2
 8024c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8024c9a:	4a34      	ldr	r2, [pc, #208]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024c9c:	69bb      	ldr	r3, [r7, #24]
 8024c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8024ca0:	4b32      	ldr	r3, [pc, #200]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024ca2:	68db      	ldr	r3, [r3, #12]
 8024ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024ca6:	693b      	ldr	r3, [r7, #16]
 8024ca8:	43db      	mvns	r3, r3
 8024caa:	69ba      	ldr	r2, [r7, #24]
 8024cac:	4013      	ands	r3, r2
 8024cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8024cb0:	683b      	ldr	r3, [r7, #0]
 8024cb2:	685b      	ldr	r3, [r3, #4]
 8024cb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8024cb8:	2b00      	cmp	r3, #0
 8024cba:	d003      	beq.n	8024cc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8024cbc:	69ba      	ldr	r2, [r7, #24]
 8024cbe:	693b      	ldr	r3, [r7, #16]
 8024cc0:	4313      	orrs	r3, r2
 8024cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8024cc4:	4a29      	ldr	r2, [pc, #164]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024cc6:	69bb      	ldr	r3, [r7, #24]
 8024cc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8024cca:	4b28      	ldr	r3, [pc, #160]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024ccc:	685b      	ldr	r3, [r3, #4]
 8024cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024cd0:	693b      	ldr	r3, [r7, #16]
 8024cd2:	43db      	mvns	r3, r3
 8024cd4:	69ba      	ldr	r2, [r7, #24]
 8024cd6:	4013      	ands	r3, r2
 8024cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8024cda:	683b      	ldr	r3, [r7, #0]
 8024cdc:	685b      	ldr	r3, [r3, #4]
 8024cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8024ce2:	2b00      	cmp	r3, #0
 8024ce4:	d003      	beq.n	8024cee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8024ce6:	69ba      	ldr	r2, [r7, #24]
 8024ce8:	693b      	ldr	r3, [r7, #16]
 8024cea:	4313      	orrs	r3, r2
 8024cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8024cee:	4a1f      	ldr	r2, [pc, #124]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024cf0:	69bb      	ldr	r3, [r7, #24]
 8024cf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8024cf4:	4b1d      	ldr	r3, [pc, #116]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024cf6:	681b      	ldr	r3, [r3, #0]
 8024cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024cfa:	693b      	ldr	r3, [r7, #16]
 8024cfc:	43db      	mvns	r3, r3
 8024cfe:	69ba      	ldr	r2, [r7, #24]
 8024d00:	4013      	ands	r3, r2
 8024d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8024d04:	683b      	ldr	r3, [r7, #0]
 8024d06:	685b      	ldr	r3, [r3, #4]
 8024d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8024d0c:	2b00      	cmp	r3, #0
 8024d0e:	d003      	beq.n	8024d18 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8024d10:	69ba      	ldr	r2, [r7, #24]
 8024d12:	693b      	ldr	r3, [r7, #16]
 8024d14:	4313      	orrs	r3, r2
 8024d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8024d18:	4a14      	ldr	r2, [pc, #80]	; (8024d6c <HAL_GPIO_Init+0x354>)
 8024d1a:	69bb      	ldr	r3, [r7, #24]
 8024d1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024d1e:	69fb      	ldr	r3, [r7, #28]
 8024d20:	3301      	adds	r3, #1
 8024d22:	61fb      	str	r3, [r7, #28]
 8024d24:	69fb      	ldr	r3, [r7, #28]
 8024d26:	2b0f      	cmp	r3, #15
 8024d28:	f67f ae84 	bls.w	8024a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8024d2c:	bf00      	nop
 8024d2e:	bf00      	nop
 8024d30:	3724      	adds	r7, #36	; 0x24
 8024d32:	46bd      	mov	sp, r7
 8024d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024d38:	4770      	bx	lr
 8024d3a:	bf00      	nop
 8024d3c:	40023800 	.word	0x40023800
 8024d40:	40013800 	.word	0x40013800
 8024d44:	40020000 	.word	0x40020000
 8024d48:	40020400 	.word	0x40020400
 8024d4c:	40020800 	.word	0x40020800
 8024d50:	40020c00 	.word	0x40020c00
 8024d54:	40021000 	.word	0x40021000
 8024d58:	40021400 	.word	0x40021400
 8024d5c:	40021800 	.word	0x40021800
 8024d60:	40021c00 	.word	0x40021c00
 8024d64:	40022000 	.word	0x40022000
 8024d68:	40022400 	.word	0x40022400
 8024d6c:	40013c00 	.word	0x40013c00

08024d70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8024d70:	b480      	push	{r7}
 8024d72:	b087      	sub	sp, #28
 8024d74:	af00      	add	r7, sp, #0
 8024d76:	6078      	str	r0, [r7, #4]
 8024d78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8024d7a:	2300      	movs	r3, #0
 8024d7c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8024d7e:	2300      	movs	r3, #0
 8024d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8024d82:	2300      	movs	r3, #0
 8024d84:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024d86:	2300      	movs	r3, #0
 8024d88:	617b      	str	r3, [r7, #20]
 8024d8a:	e0d9      	b.n	8024f40 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8024d8c:	2201      	movs	r2, #1
 8024d8e:	697b      	ldr	r3, [r7, #20]
 8024d90:	fa02 f303 	lsl.w	r3, r2, r3
 8024d94:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8024d96:	683a      	ldr	r2, [r7, #0]
 8024d98:	693b      	ldr	r3, [r7, #16]
 8024d9a:	4013      	ands	r3, r2
 8024d9c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8024d9e:	68fa      	ldr	r2, [r7, #12]
 8024da0:	693b      	ldr	r3, [r7, #16]
 8024da2:	429a      	cmp	r2, r3
 8024da4:	f040 80c9 	bne.w	8024f3a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8024da8:	4a6b      	ldr	r2, [pc, #428]	; (8024f58 <HAL_GPIO_DeInit+0x1e8>)
 8024daa:	697b      	ldr	r3, [r7, #20]
 8024dac:	089b      	lsrs	r3, r3, #2
 8024dae:	3302      	adds	r3, #2
 8024db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024db4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8024db6:	697b      	ldr	r3, [r7, #20]
 8024db8:	f003 0303 	and.w	r3, r3, #3
 8024dbc:	009b      	lsls	r3, r3, #2
 8024dbe:	220f      	movs	r2, #15
 8024dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8024dc4:	68ba      	ldr	r2, [r7, #8]
 8024dc6:	4013      	ands	r3, r2
 8024dc8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8024dca:	687b      	ldr	r3, [r7, #4]
 8024dcc:	4a63      	ldr	r2, [pc, #396]	; (8024f5c <HAL_GPIO_DeInit+0x1ec>)
 8024dce:	4293      	cmp	r3, r2
 8024dd0:	d037      	beq.n	8024e42 <HAL_GPIO_DeInit+0xd2>
 8024dd2:	687b      	ldr	r3, [r7, #4]
 8024dd4:	4a62      	ldr	r2, [pc, #392]	; (8024f60 <HAL_GPIO_DeInit+0x1f0>)
 8024dd6:	4293      	cmp	r3, r2
 8024dd8:	d031      	beq.n	8024e3e <HAL_GPIO_DeInit+0xce>
 8024dda:	687b      	ldr	r3, [r7, #4]
 8024ddc:	4a61      	ldr	r2, [pc, #388]	; (8024f64 <HAL_GPIO_DeInit+0x1f4>)
 8024dde:	4293      	cmp	r3, r2
 8024de0:	d02b      	beq.n	8024e3a <HAL_GPIO_DeInit+0xca>
 8024de2:	687b      	ldr	r3, [r7, #4]
 8024de4:	4a60      	ldr	r2, [pc, #384]	; (8024f68 <HAL_GPIO_DeInit+0x1f8>)
 8024de6:	4293      	cmp	r3, r2
 8024de8:	d025      	beq.n	8024e36 <HAL_GPIO_DeInit+0xc6>
 8024dea:	687b      	ldr	r3, [r7, #4]
 8024dec:	4a5f      	ldr	r2, [pc, #380]	; (8024f6c <HAL_GPIO_DeInit+0x1fc>)
 8024dee:	4293      	cmp	r3, r2
 8024df0:	d01f      	beq.n	8024e32 <HAL_GPIO_DeInit+0xc2>
 8024df2:	687b      	ldr	r3, [r7, #4]
 8024df4:	4a5e      	ldr	r2, [pc, #376]	; (8024f70 <HAL_GPIO_DeInit+0x200>)
 8024df6:	4293      	cmp	r3, r2
 8024df8:	d019      	beq.n	8024e2e <HAL_GPIO_DeInit+0xbe>
 8024dfa:	687b      	ldr	r3, [r7, #4]
 8024dfc:	4a5d      	ldr	r2, [pc, #372]	; (8024f74 <HAL_GPIO_DeInit+0x204>)
 8024dfe:	4293      	cmp	r3, r2
 8024e00:	d013      	beq.n	8024e2a <HAL_GPIO_DeInit+0xba>
 8024e02:	687b      	ldr	r3, [r7, #4]
 8024e04:	4a5c      	ldr	r2, [pc, #368]	; (8024f78 <HAL_GPIO_DeInit+0x208>)
 8024e06:	4293      	cmp	r3, r2
 8024e08:	d00d      	beq.n	8024e26 <HAL_GPIO_DeInit+0xb6>
 8024e0a:	687b      	ldr	r3, [r7, #4]
 8024e0c:	4a5b      	ldr	r2, [pc, #364]	; (8024f7c <HAL_GPIO_DeInit+0x20c>)
 8024e0e:	4293      	cmp	r3, r2
 8024e10:	d007      	beq.n	8024e22 <HAL_GPIO_DeInit+0xb2>
 8024e12:	687b      	ldr	r3, [r7, #4]
 8024e14:	4a5a      	ldr	r2, [pc, #360]	; (8024f80 <HAL_GPIO_DeInit+0x210>)
 8024e16:	4293      	cmp	r3, r2
 8024e18:	d101      	bne.n	8024e1e <HAL_GPIO_DeInit+0xae>
 8024e1a:	2309      	movs	r3, #9
 8024e1c:	e012      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e1e:	230a      	movs	r3, #10
 8024e20:	e010      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e22:	2308      	movs	r3, #8
 8024e24:	e00e      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e26:	2307      	movs	r3, #7
 8024e28:	e00c      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e2a:	2306      	movs	r3, #6
 8024e2c:	e00a      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e2e:	2305      	movs	r3, #5
 8024e30:	e008      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e32:	2304      	movs	r3, #4
 8024e34:	e006      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e36:	2303      	movs	r3, #3
 8024e38:	e004      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e3a:	2302      	movs	r3, #2
 8024e3c:	e002      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e3e:	2301      	movs	r3, #1
 8024e40:	e000      	b.n	8024e44 <HAL_GPIO_DeInit+0xd4>
 8024e42:	2300      	movs	r3, #0
 8024e44:	697a      	ldr	r2, [r7, #20]
 8024e46:	f002 0203 	and.w	r2, r2, #3
 8024e4a:	0092      	lsls	r2, r2, #2
 8024e4c:	4093      	lsls	r3, r2
 8024e4e:	68ba      	ldr	r2, [r7, #8]
 8024e50:	429a      	cmp	r2, r3
 8024e52:	d132      	bne.n	8024eba <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8024e54:	4b4b      	ldr	r3, [pc, #300]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e56:	681a      	ldr	r2, [r3, #0]
 8024e58:	68fb      	ldr	r3, [r7, #12]
 8024e5a:	43db      	mvns	r3, r3
 8024e5c:	4949      	ldr	r1, [pc, #292]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e5e:	4013      	ands	r3, r2
 8024e60:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8024e62:	4b48      	ldr	r3, [pc, #288]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e64:	685a      	ldr	r2, [r3, #4]
 8024e66:	68fb      	ldr	r3, [r7, #12]
 8024e68:	43db      	mvns	r3, r3
 8024e6a:	4946      	ldr	r1, [pc, #280]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e6c:	4013      	ands	r3, r2
 8024e6e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8024e70:	4b44      	ldr	r3, [pc, #272]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e72:	68da      	ldr	r2, [r3, #12]
 8024e74:	68fb      	ldr	r3, [r7, #12]
 8024e76:	43db      	mvns	r3, r3
 8024e78:	4942      	ldr	r1, [pc, #264]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e7a:	4013      	ands	r3, r2
 8024e7c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8024e7e:	4b41      	ldr	r3, [pc, #260]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e80:	689a      	ldr	r2, [r3, #8]
 8024e82:	68fb      	ldr	r3, [r7, #12]
 8024e84:	43db      	mvns	r3, r3
 8024e86:	493f      	ldr	r1, [pc, #252]	; (8024f84 <HAL_GPIO_DeInit+0x214>)
 8024e88:	4013      	ands	r3, r2
 8024e8a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8024e8c:	697b      	ldr	r3, [r7, #20]
 8024e8e:	f003 0303 	and.w	r3, r3, #3
 8024e92:	009b      	lsls	r3, r3, #2
 8024e94:	220f      	movs	r2, #15
 8024e96:	fa02 f303 	lsl.w	r3, r2, r3
 8024e9a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8024e9c:	4a2e      	ldr	r2, [pc, #184]	; (8024f58 <HAL_GPIO_DeInit+0x1e8>)
 8024e9e:	697b      	ldr	r3, [r7, #20]
 8024ea0:	089b      	lsrs	r3, r3, #2
 8024ea2:	3302      	adds	r3, #2
 8024ea4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8024ea8:	68bb      	ldr	r3, [r7, #8]
 8024eaa:	43da      	mvns	r2, r3
 8024eac:	482a      	ldr	r0, [pc, #168]	; (8024f58 <HAL_GPIO_DeInit+0x1e8>)
 8024eae:	697b      	ldr	r3, [r7, #20]
 8024eb0:	089b      	lsrs	r3, r3, #2
 8024eb2:	400a      	ands	r2, r1
 8024eb4:	3302      	adds	r3, #2
 8024eb6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8024eba:	687b      	ldr	r3, [r7, #4]
 8024ebc:	681a      	ldr	r2, [r3, #0]
 8024ebe:	697b      	ldr	r3, [r7, #20]
 8024ec0:	005b      	lsls	r3, r3, #1
 8024ec2:	2103      	movs	r1, #3
 8024ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8024ec8:	43db      	mvns	r3, r3
 8024eca:	401a      	ands	r2, r3
 8024ecc:	687b      	ldr	r3, [r7, #4]
 8024ece:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8024ed0:	697b      	ldr	r3, [r7, #20]
 8024ed2:	08da      	lsrs	r2, r3, #3
 8024ed4:	687b      	ldr	r3, [r7, #4]
 8024ed6:	3208      	adds	r2, #8
 8024ed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8024edc:	697b      	ldr	r3, [r7, #20]
 8024ede:	f003 0307 	and.w	r3, r3, #7
 8024ee2:	009b      	lsls	r3, r3, #2
 8024ee4:	220f      	movs	r2, #15
 8024ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8024eea:	43db      	mvns	r3, r3
 8024eec:	697a      	ldr	r2, [r7, #20]
 8024eee:	08d2      	lsrs	r2, r2, #3
 8024ef0:	4019      	ands	r1, r3
 8024ef2:	687b      	ldr	r3, [r7, #4]
 8024ef4:	3208      	adds	r2, #8
 8024ef6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8024efa:	687b      	ldr	r3, [r7, #4]
 8024efc:	68da      	ldr	r2, [r3, #12]
 8024efe:	697b      	ldr	r3, [r7, #20]
 8024f00:	005b      	lsls	r3, r3, #1
 8024f02:	2103      	movs	r1, #3
 8024f04:	fa01 f303 	lsl.w	r3, r1, r3
 8024f08:	43db      	mvns	r3, r3
 8024f0a:	401a      	ands	r2, r3
 8024f0c:	687b      	ldr	r3, [r7, #4]
 8024f0e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8024f10:	687b      	ldr	r3, [r7, #4]
 8024f12:	685a      	ldr	r2, [r3, #4]
 8024f14:	2101      	movs	r1, #1
 8024f16:	697b      	ldr	r3, [r7, #20]
 8024f18:	fa01 f303 	lsl.w	r3, r1, r3
 8024f1c:	43db      	mvns	r3, r3
 8024f1e:	401a      	ands	r2, r3
 8024f20:	687b      	ldr	r3, [r7, #4]
 8024f22:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8024f24:	687b      	ldr	r3, [r7, #4]
 8024f26:	689a      	ldr	r2, [r3, #8]
 8024f28:	697b      	ldr	r3, [r7, #20]
 8024f2a:	005b      	lsls	r3, r3, #1
 8024f2c:	2103      	movs	r1, #3
 8024f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8024f32:	43db      	mvns	r3, r3
 8024f34:	401a      	ands	r2, r3
 8024f36:	687b      	ldr	r3, [r7, #4]
 8024f38:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024f3a:	697b      	ldr	r3, [r7, #20]
 8024f3c:	3301      	adds	r3, #1
 8024f3e:	617b      	str	r3, [r7, #20]
 8024f40:	697b      	ldr	r3, [r7, #20]
 8024f42:	2b0f      	cmp	r3, #15
 8024f44:	f67f af22 	bls.w	8024d8c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8024f48:	bf00      	nop
 8024f4a:	bf00      	nop
 8024f4c:	371c      	adds	r7, #28
 8024f4e:	46bd      	mov	sp, r7
 8024f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f54:	4770      	bx	lr
 8024f56:	bf00      	nop
 8024f58:	40013800 	.word	0x40013800
 8024f5c:	40020000 	.word	0x40020000
 8024f60:	40020400 	.word	0x40020400
 8024f64:	40020800 	.word	0x40020800
 8024f68:	40020c00 	.word	0x40020c00
 8024f6c:	40021000 	.word	0x40021000
 8024f70:	40021400 	.word	0x40021400
 8024f74:	40021800 	.word	0x40021800
 8024f78:	40021c00 	.word	0x40021c00
 8024f7c:	40022000 	.word	0x40022000
 8024f80:	40022400 	.word	0x40022400
 8024f84:	40013c00 	.word	0x40013c00

08024f88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8024f88:	b480      	push	{r7}
 8024f8a:	b083      	sub	sp, #12
 8024f8c:	af00      	add	r7, sp, #0
 8024f8e:	6078      	str	r0, [r7, #4]
 8024f90:	460b      	mov	r3, r1
 8024f92:	807b      	strh	r3, [r7, #2]
 8024f94:	4613      	mov	r3, r2
 8024f96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8024f98:	787b      	ldrb	r3, [r7, #1]
 8024f9a:	2b00      	cmp	r3, #0
 8024f9c:	d003      	beq.n	8024fa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8024f9e:	887a      	ldrh	r2, [r7, #2]
 8024fa0:	687b      	ldr	r3, [r7, #4]
 8024fa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8024fa4:	e003      	b.n	8024fae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8024fa6:	887b      	ldrh	r3, [r7, #2]
 8024fa8:	041a      	lsls	r2, r3, #16
 8024faa:	687b      	ldr	r3, [r7, #4]
 8024fac:	619a      	str	r2, [r3, #24]
}
 8024fae:	bf00      	nop
 8024fb0:	370c      	adds	r7, #12
 8024fb2:	46bd      	mov	sp, r7
 8024fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024fb8:	4770      	bx	lr
	...

08024fbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8024fbc:	b580      	push	{r7, lr}
 8024fbe:	b082      	sub	sp, #8
 8024fc0:	af00      	add	r7, sp, #0
 8024fc2:	4603      	mov	r3, r0
 8024fc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8024fc6:	4b08      	ldr	r3, [pc, #32]	; (8024fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8024fc8:	695a      	ldr	r2, [r3, #20]
 8024fca:	88fb      	ldrh	r3, [r7, #6]
 8024fcc:	4013      	ands	r3, r2
 8024fce:	2b00      	cmp	r3, #0
 8024fd0:	d006      	beq.n	8024fe0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8024fd2:	4a05      	ldr	r2, [pc, #20]	; (8024fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8024fd4:	88fb      	ldrh	r3, [r7, #6]
 8024fd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8024fd8:	88fb      	ldrh	r3, [r7, #6]
 8024fda:	4618      	mov	r0, r3
 8024fdc:	f7fc ffdc 	bl	8021f98 <HAL_GPIO_EXTI_Callback>
  }
}
 8024fe0:	bf00      	nop
 8024fe2:	3708      	adds	r7, #8
 8024fe4:	46bd      	mov	sp, r7
 8024fe6:	bd80      	pop	{r7, pc}
 8024fe8:	40013c00 	.word	0x40013c00

08024fec <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8024fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024fee:	b08f      	sub	sp, #60	; 0x3c
 8024ff0:	af0a      	add	r7, sp, #40	; 0x28
 8024ff2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8024ff4:	687b      	ldr	r3, [r7, #4]
 8024ff6:	2b00      	cmp	r3, #0
 8024ff8:	d101      	bne.n	8024ffe <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8024ffa:	2301      	movs	r3, #1
 8024ffc:	e054      	b.n	80250a8 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8024ffe:	687b      	ldr	r3, [r7, #4]
 8025000:	681b      	ldr	r3, [r3, #0]
 8025002:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8025004:	687b      	ldr	r3, [r7, #4]
 8025006:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 802500a:	b2db      	uxtb	r3, r3
 802500c:	2b00      	cmp	r3, #0
 802500e:	d106      	bne.n	802501e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8025010:	687b      	ldr	r3, [r7, #4]
 8025012:	2200      	movs	r2, #0
 8025014:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8025018:	6878      	ldr	r0, [r7, #4]
 802501a:	f008 fd01 	bl	802da20 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 802501e:	687b      	ldr	r3, [r7, #4]
 8025020:	2203      	movs	r2, #3
 8025022:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8025026:	68fb      	ldr	r3, [r7, #12]
 8025028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802502a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802502e:	2b00      	cmp	r3, #0
 8025030:	d102      	bne.n	8025038 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8025032:	687b      	ldr	r3, [r7, #4]
 8025034:	2200      	movs	r2, #0
 8025036:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8025038:	687b      	ldr	r3, [r7, #4]
 802503a:	681b      	ldr	r3, [r3, #0]
 802503c:	4618      	mov	r0, r3
 802503e:	f005 fd2f 	bl	802aaa0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8025042:	687b      	ldr	r3, [r7, #4]
 8025044:	681b      	ldr	r3, [r3, #0]
 8025046:	603b      	str	r3, [r7, #0]
 8025048:	687e      	ldr	r6, [r7, #4]
 802504a:	466d      	mov	r5, sp
 802504c:	f106 0410 	add.w	r4, r6, #16
 8025050:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8025052:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8025054:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8025056:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8025058:	e894 0003 	ldmia.w	r4, {r0, r1}
 802505c:	e885 0003 	stmia.w	r5, {r0, r1}
 8025060:	1d33      	adds	r3, r6, #4
 8025062:	cb0e      	ldmia	r3, {r1, r2, r3}
 8025064:	6838      	ldr	r0, [r7, #0]
 8025066:	f005 fca9 	bl	802a9bc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 802506a:	687b      	ldr	r3, [r7, #4]
 802506c:	681b      	ldr	r3, [r3, #0]
 802506e:	2101      	movs	r1, #1
 8025070:	4618      	mov	r0, r3
 8025072:	f005 fd26 	bl	802aac2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8025076:	687b      	ldr	r3, [r7, #4]
 8025078:	681b      	ldr	r3, [r3, #0]
 802507a:	603b      	str	r3, [r7, #0]
 802507c:	687e      	ldr	r6, [r7, #4]
 802507e:	466d      	mov	r5, sp
 8025080:	f106 0410 	add.w	r4, r6, #16
 8025084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8025086:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8025088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 802508a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 802508c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8025090:	e885 0003 	stmia.w	r5, {r0, r1}
 8025094:	1d33      	adds	r3, r6, #4
 8025096:	cb0e      	ldmia	r3, {r1, r2, r3}
 8025098:	6838      	ldr	r0, [r7, #0]
 802509a:	f005 feaf 	bl	802adfc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 802509e:	687b      	ldr	r3, [r7, #4]
 80250a0:	2201      	movs	r2, #1
 80250a2:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80250a6:	2300      	movs	r3, #0
}
 80250a8:	4618      	mov	r0, r3
 80250aa:	3714      	adds	r7, #20
 80250ac:	46bd      	mov	sp, r7
 80250ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080250b0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80250b0:	b590      	push	{r4, r7, lr}
 80250b2:	b089      	sub	sp, #36	; 0x24
 80250b4:	af04      	add	r7, sp, #16
 80250b6:	6078      	str	r0, [r7, #4]
 80250b8:	4608      	mov	r0, r1
 80250ba:	4611      	mov	r1, r2
 80250bc:	461a      	mov	r2, r3
 80250be:	4603      	mov	r3, r0
 80250c0:	70fb      	strb	r3, [r7, #3]
 80250c2:	460b      	mov	r3, r1
 80250c4:	70bb      	strb	r3, [r7, #2]
 80250c6:	4613      	mov	r3, r2
 80250c8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80250ca:	687b      	ldr	r3, [r7, #4]
 80250cc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80250d0:	2b01      	cmp	r3, #1
 80250d2:	d101      	bne.n	80250d8 <HAL_HCD_HC_Init+0x28>
 80250d4:	2302      	movs	r3, #2
 80250d6:	e076      	b.n	80251c6 <HAL_HCD_HC_Init+0x116>
 80250d8:	687b      	ldr	r3, [r7, #4]
 80250da:	2201      	movs	r2, #1
 80250dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80250e0:	78fb      	ldrb	r3, [r7, #3]
 80250e2:	687a      	ldr	r2, [r7, #4]
 80250e4:	212c      	movs	r1, #44	; 0x2c
 80250e6:	fb01 f303 	mul.w	r3, r1, r3
 80250ea:	4413      	add	r3, r2
 80250ec:	333d      	adds	r3, #61	; 0x3d
 80250ee:	2200      	movs	r2, #0
 80250f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80250f2:	78fb      	ldrb	r3, [r7, #3]
 80250f4:	687a      	ldr	r2, [r7, #4]
 80250f6:	212c      	movs	r1, #44	; 0x2c
 80250f8:	fb01 f303 	mul.w	r3, r1, r3
 80250fc:	4413      	add	r3, r2
 80250fe:	3338      	adds	r3, #56	; 0x38
 8025100:	787a      	ldrb	r2, [r7, #1]
 8025102:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8025104:	78fb      	ldrb	r3, [r7, #3]
 8025106:	687a      	ldr	r2, [r7, #4]
 8025108:	212c      	movs	r1, #44	; 0x2c
 802510a:	fb01 f303 	mul.w	r3, r1, r3
 802510e:	4413      	add	r3, r2
 8025110:	3340      	adds	r3, #64	; 0x40
 8025112:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8025114:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8025116:	78fb      	ldrb	r3, [r7, #3]
 8025118:	687a      	ldr	r2, [r7, #4]
 802511a:	212c      	movs	r1, #44	; 0x2c
 802511c:	fb01 f303 	mul.w	r3, r1, r3
 8025120:	4413      	add	r3, r2
 8025122:	3339      	adds	r3, #57	; 0x39
 8025124:	78fa      	ldrb	r2, [r7, #3]
 8025126:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8025128:	78fb      	ldrb	r3, [r7, #3]
 802512a:	687a      	ldr	r2, [r7, #4]
 802512c:	212c      	movs	r1, #44	; 0x2c
 802512e:	fb01 f303 	mul.w	r3, r1, r3
 8025132:	4413      	add	r3, r2
 8025134:	333f      	adds	r3, #63	; 0x3f
 8025136:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 802513a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 802513c:	78fb      	ldrb	r3, [r7, #3]
 802513e:	78ba      	ldrb	r2, [r7, #2]
 8025140:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8025144:	b2d0      	uxtb	r0, r2
 8025146:	687a      	ldr	r2, [r7, #4]
 8025148:	212c      	movs	r1, #44	; 0x2c
 802514a:	fb01 f303 	mul.w	r3, r1, r3
 802514e:	4413      	add	r3, r2
 8025150:	333a      	adds	r3, #58	; 0x3a
 8025152:	4602      	mov	r2, r0
 8025154:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8025156:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802515a:	2b00      	cmp	r3, #0
 802515c:	da09      	bge.n	8025172 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 802515e:	78fb      	ldrb	r3, [r7, #3]
 8025160:	687a      	ldr	r2, [r7, #4]
 8025162:	212c      	movs	r1, #44	; 0x2c
 8025164:	fb01 f303 	mul.w	r3, r1, r3
 8025168:	4413      	add	r3, r2
 802516a:	333b      	adds	r3, #59	; 0x3b
 802516c:	2201      	movs	r2, #1
 802516e:	701a      	strb	r2, [r3, #0]
 8025170:	e008      	b.n	8025184 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8025172:	78fb      	ldrb	r3, [r7, #3]
 8025174:	687a      	ldr	r2, [r7, #4]
 8025176:	212c      	movs	r1, #44	; 0x2c
 8025178:	fb01 f303 	mul.w	r3, r1, r3
 802517c:	4413      	add	r3, r2
 802517e:	333b      	adds	r3, #59	; 0x3b
 8025180:	2200      	movs	r2, #0
 8025182:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8025184:	78fb      	ldrb	r3, [r7, #3]
 8025186:	687a      	ldr	r2, [r7, #4]
 8025188:	212c      	movs	r1, #44	; 0x2c
 802518a:	fb01 f303 	mul.w	r3, r1, r3
 802518e:	4413      	add	r3, r2
 8025190:	333c      	adds	r3, #60	; 0x3c
 8025192:	f897 2020 	ldrb.w	r2, [r7, #32]
 8025196:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8025198:	687b      	ldr	r3, [r7, #4]
 802519a:	6818      	ldr	r0, [r3, #0]
 802519c:	787c      	ldrb	r4, [r7, #1]
 802519e:	78ba      	ldrb	r2, [r7, #2]
 80251a0:	78f9      	ldrb	r1, [r7, #3]
 80251a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80251a4:	9302      	str	r3, [sp, #8]
 80251a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80251aa:	9301      	str	r3, [sp, #4]
 80251ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80251b0:	9300      	str	r3, [sp, #0]
 80251b2:	4623      	mov	r3, r4
 80251b4:	f005 ffa8 	bl	802b108 <USB_HC_Init>
 80251b8:	4603      	mov	r3, r0
 80251ba:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80251bc:	687b      	ldr	r3, [r7, #4]
 80251be:	2200      	movs	r2, #0
 80251c0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80251c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80251c6:	4618      	mov	r0, r3
 80251c8:	3714      	adds	r7, #20
 80251ca:	46bd      	mov	sp, r7
 80251cc:	bd90      	pop	{r4, r7, pc}

080251ce <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80251ce:	b580      	push	{r7, lr}
 80251d0:	b084      	sub	sp, #16
 80251d2:	af00      	add	r7, sp, #0
 80251d4:	6078      	str	r0, [r7, #4]
 80251d6:	460b      	mov	r3, r1
 80251d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80251da:	2300      	movs	r3, #0
 80251dc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80251de:	687b      	ldr	r3, [r7, #4]
 80251e0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80251e4:	2b01      	cmp	r3, #1
 80251e6:	d101      	bne.n	80251ec <HAL_HCD_HC_Halt+0x1e>
 80251e8:	2302      	movs	r3, #2
 80251ea:	e00f      	b.n	802520c <HAL_HCD_HC_Halt+0x3e>
 80251ec:	687b      	ldr	r3, [r7, #4]
 80251ee:	2201      	movs	r2, #1
 80251f0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80251f4:	687b      	ldr	r3, [r7, #4]
 80251f6:	681b      	ldr	r3, [r3, #0]
 80251f8:	78fa      	ldrb	r2, [r7, #3]
 80251fa:	4611      	mov	r1, r2
 80251fc:	4618      	mov	r0, r3
 80251fe:	f006 f9f8 	bl	802b5f2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8025202:	687b      	ldr	r3, [r7, #4]
 8025204:	2200      	movs	r2, #0
 8025206:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 802520a:	7bfb      	ldrb	r3, [r7, #15]
}
 802520c:	4618      	mov	r0, r3
 802520e:	3710      	adds	r7, #16
 8025210:	46bd      	mov	sp, r7
 8025212:	bd80      	pop	{r7, pc}

08025214 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8025214:	b580      	push	{r7, lr}
 8025216:	b082      	sub	sp, #8
 8025218:	af00      	add	r7, sp, #0
 802521a:	6078      	str	r0, [r7, #4]
 802521c:	4608      	mov	r0, r1
 802521e:	4611      	mov	r1, r2
 8025220:	461a      	mov	r2, r3
 8025222:	4603      	mov	r3, r0
 8025224:	70fb      	strb	r3, [r7, #3]
 8025226:	460b      	mov	r3, r1
 8025228:	70bb      	strb	r3, [r7, #2]
 802522a:	4613      	mov	r3, r2
 802522c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 802522e:	78fb      	ldrb	r3, [r7, #3]
 8025230:	687a      	ldr	r2, [r7, #4]
 8025232:	212c      	movs	r1, #44	; 0x2c
 8025234:	fb01 f303 	mul.w	r3, r1, r3
 8025238:	4413      	add	r3, r2
 802523a:	333b      	adds	r3, #59	; 0x3b
 802523c:	78ba      	ldrb	r2, [r7, #2]
 802523e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8025240:	78fb      	ldrb	r3, [r7, #3]
 8025242:	687a      	ldr	r2, [r7, #4]
 8025244:	212c      	movs	r1, #44	; 0x2c
 8025246:	fb01 f303 	mul.w	r3, r1, r3
 802524a:	4413      	add	r3, r2
 802524c:	333f      	adds	r3, #63	; 0x3f
 802524e:	787a      	ldrb	r2, [r7, #1]
 8025250:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8025252:	7c3b      	ldrb	r3, [r7, #16]
 8025254:	2b00      	cmp	r3, #0
 8025256:	d112      	bne.n	802527e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8025258:	78fb      	ldrb	r3, [r7, #3]
 802525a:	687a      	ldr	r2, [r7, #4]
 802525c:	212c      	movs	r1, #44	; 0x2c
 802525e:	fb01 f303 	mul.w	r3, r1, r3
 8025262:	4413      	add	r3, r2
 8025264:	3342      	adds	r3, #66	; 0x42
 8025266:	2203      	movs	r2, #3
 8025268:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 802526a:	78fb      	ldrb	r3, [r7, #3]
 802526c:	687a      	ldr	r2, [r7, #4]
 802526e:	212c      	movs	r1, #44	; 0x2c
 8025270:	fb01 f303 	mul.w	r3, r1, r3
 8025274:	4413      	add	r3, r2
 8025276:	333d      	adds	r3, #61	; 0x3d
 8025278:	7f3a      	ldrb	r2, [r7, #28]
 802527a:	701a      	strb	r2, [r3, #0]
 802527c:	e008      	b.n	8025290 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 802527e:	78fb      	ldrb	r3, [r7, #3]
 8025280:	687a      	ldr	r2, [r7, #4]
 8025282:	212c      	movs	r1, #44	; 0x2c
 8025284:	fb01 f303 	mul.w	r3, r1, r3
 8025288:	4413      	add	r3, r2
 802528a:	3342      	adds	r3, #66	; 0x42
 802528c:	2202      	movs	r2, #2
 802528e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8025290:	787b      	ldrb	r3, [r7, #1]
 8025292:	2b03      	cmp	r3, #3
 8025294:	f200 80c6 	bhi.w	8025424 <HAL_HCD_HC_SubmitRequest+0x210>
 8025298:	a201      	add	r2, pc, #4	; (adr r2, 80252a0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 802529a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802529e:	bf00      	nop
 80252a0:	080252b1 	.word	0x080252b1
 80252a4:	08025411 	.word	0x08025411
 80252a8:	08025315 	.word	0x08025315
 80252ac:	08025393 	.word	0x08025393
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80252b0:	7c3b      	ldrb	r3, [r7, #16]
 80252b2:	2b01      	cmp	r3, #1
 80252b4:	f040 80b8 	bne.w	8025428 <HAL_HCD_HC_SubmitRequest+0x214>
 80252b8:	78bb      	ldrb	r3, [r7, #2]
 80252ba:	2b00      	cmp	r3, #0
 80252bc:	f040 80b4 	bne.w	8025428 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80252c0:	8b3b      	ldrh	r3, [r7, #24]
 80252c2:	2b00      	cmp	r3, #0
 80252c4:	d108      	bne.n	80252d8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80252c6:	78fb      	ldrb	r3, [r7, #3]
 80252c8:	687a      	ldr	r2, [r7, #4]
 80252ca:	212c      	movs	r1, #44	; 0x2c
 80252cc:	fb01 f303 	mul.w	r3, r1, r3
 80252d0:	4413      	add	r3, r2
 80252d2:	3355      	adds	r3, #85	; 0x55
 80252d4:	2201      	movs	r2, #1
 80252d6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80252d8:	78fb      	ldrb	r3, [r7, #3]
 80252da:	687a      	ldr	r2, [r7, #4]
 80252dc:	212c      	movs	r1, #44	; 0x2c
 80252de:	fb01 f303 	mul.w	r3, r1, r3
 80252e2:	4413      	add	r3, r2
 80252e4:	3355      	adds	r3, #85	; 0x55
 80252e6:	781b      	ldrb	r3, [r3, #0]
 80252e8:	2b00      	cmp	r3, #0
 80252ea:	d109      	bne.n	8025300 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80252ec:	78fb      	ldrb	r3, [r7, #3]
 80252ee:	687a      	ldr	r2, [r7, #4]
 80252f0:	212c      	movs	r1, #44	; 0x2c
 80252f2:	fb01 f303 	mul.w	r3, r1, r3
 80252f6:	4413      	add	r3, r2
 80252f8:	3342      	adds	r3, #66	; 0x42
 80252fa:	2200      	movs	r2, #0
 80252fc:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80252fe:	e093      	b.n	8025428 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8025300:	78fb      	ldrb	r3, [r7, #3]
 8025302:	687a      	ldr	r2, [r7, #4]
 8025304:	212c      	movs	r1, #44	; 0x2c
 8025306:	fb01 f303 	mul.w	r3, r1, r3
 802530a:	4413      	add	r3, r2
 802530c:	3342      	adds	r3, #66	; 0x42
 802530e:	2202      	movs	r2, #2
 8025310:	701a      	strb	r2, [r3, #0]
      break;
 8025312:	e089      	b.n	8025428 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8025314:	78bb      	ldrb	r3, [r7, #2]
 8025316:	2b00      	cmp	r3, #0
 8025318:	d11d      	bne.n	8025356 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 802531a:	78fb      	ldrb	r3, [r7, #3]
 802531c:	687a      	ldr	r2, [r7, #4]
 802531e:	212c      	movs	r1, #44	; 0x2c
 8025320:	fb01 f303 	mul.w	r3, r1, r3
 8025324:	4413      	add	r3, r2
 8025326:	3355      	adds	r3, #85	; 0x55
 8025328:	781b      	ldrb	r3, [r3, #0]
 802532a:	2b00      	cmp	r3, #0
 802532c:	d109      	bne.n	8025342 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 802532e:	78fb      	ldrb	r3, [r7, #3]
 8025330:	687a      	ldr	r2, [r7, #4]
 8025332:	212c      	movs	r1, #44	; 0x2c
 8025334:	fb01 f303 	mul.w	r3, r1, r3
 8025338:	4413      	add	r3, r2
 802533a:	3342      	adds	r3, #66	; 0x42
 802533c:	2200      	movs	r2, #0
 802533e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8025340:	e073      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8025342:	78fb      	ldrb	r3, [r7, #3]
 8025344:	687a      	ldr	r2, [r7, #4]
 8025346:	212c      	movs	r1, #44	; 0x2c
 8025348:	fb01 f303 	mul.w	r3, r1, r3
 802534c:	4413      	add	r3, r2
 802534e:	3342      	adds	r3, #66	; 0x42
 8025350:	2202      	movs	r2, #2
 8025352:	701a      	strb	r2, [r3, #0]
      break;
 8025354:	e069      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8025356:	78fb      	ldrb	r3, [r7, #3]
 8025358:	687a      	ldr	r2, [r7, #4]
 802535a:	212c      	movs	r1, #44	; 0x2c
 802535c:	fb01 f303 	mul.w	r3, r1, r3
 8025360:	4413      	add	r3, r2
 8025362:	3354      	adds	r3, #84	; 0x54
 8025364:	781b      	ldrb	r3, [r3, #0]
 8025366:	2b00      	cmp	r3, #0
 8025368:	d109      	bne.n	802537e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 802536a:	78fb      	ldrb	r3, [r7, #3]
 802536c:	687a      	ldr	r2, [r7, #4]
 802536e:	212c      	movs	r1, #44	; 0x2c
 8025370:	fb01 f303 	mul.w	r3, r1, r3
 8025374:	4413      	add	r3, r2
 8025376:	3342      	adds	r3, #66	; 0x42
 8025378:	2200      	movs	r2, #0
 802537a:	701a      	strb	r2, [r3, #0]
      break;
 802537c:	e055      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 802537e:	78fb      	ldrb	r3, [r7, #3]
 8025380:	687a      	ldr	r2, [r7, #4]
 8025382:	212c      	movs	r1, #44	; 0x2c
 8025384:	fb01 f303 	mul.w	r3, r1, r3
 8025388:	4413      	add	r3, r2
 802538a:	3342      	adds	r3, #66	; 0x42
 802538c:	2202      	movs	r2, #2
 802538e:	701a      	strb	r2, [r3, #0]
      break;
 8025390:	e04b      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8025392:	78bb      	ldrb	r3, [r7, #2]
 8025394:	2b00      	cmp	r3, #0
 8025396:	d11d      	bne.n	80253d4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8025398:	78fb      	ldrb	r3, [r7, #3]
 802539a:	687a      	ldr	r2, [r7, #4]
 802539c:	212c      	movs	r1, #44	; 0x2c
 802539e:	fb01 f303 	mul.w	r3, r1, r3
 80253a2:	4413      	add	r3, r2
 80253a4:	3355      	adds	r3, #85	; 0x55
 80253a6:	781b      	ldrb	r3, [r3, #0]
 80253a8:	2b00      	cmp	r3, #0
 80253aa:	d109      	bne.n	80253c0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80253ac:	78fb      	ldrb	r3, [r7, #3]
 80253ae:	687a      	ldr	r2, [r7, #4]
 80253b0:	212c      	movs	r1, #44	; 0x2c
 80253b2:	fb01 f303 	mul.w	r3, r1, r3
 80253b6:	4413      	add	r3, r2
 80253b8:	3342      	adds	r3, #66	; 0x42
 80253ba:	2200      	movs	r2, #0
 80253bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80253be:	e034      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80253c0:	78fb      	ldrb	r3, [r7, #3]
 80253c2:	687a      	ldr	r2, [r7, #4]
 80253c4:	212c      	movs	r1, #44	; 0x2c
 80253c6:	fb01 f303 	mul.w	r3, r1, r3
 80253ca:	4413      	add	r3, r2
 80253cc:	3342      	adds	r3, #66	; 0x42
 80253ce:	2202      	movs	r2, #2
 80253d0:	701a      	strb	r2, [r3, #0]
      break;
 80253d2:	e02a      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80253d4:	78fb      	ldrb	r3, [r7, #3]
 80253d6:	687a      	ldr	r2, [r7, #4]
 80253d8:	212c      	movs	r1, #44	; 0x2c
 80253da:	fb01 f303 	mul.w	r3, r1, r3
 80253de:	4413      	add	r3, r2
 80253e0:	3354      	adds	r3, #84	; 0x54
 80253e2:	781b      	ldrb	r3, [r3, #0]
 80253e4:	2b00      	cmp	r3, #0
 80253e6:	d109      	bne.n	80253fc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80253e8:	78fb      	ldrb	r3, [r7, #3]
 80253ea:	687a      	ldr	r2, [r7, #4]
 80253ec:	212c      	movs	r1, #44	; 0x2c
 80253ee:	fb01 f303 	mul.w	r3, r1, r3
 80253f2:	4413      	add	r3, r2
 80253f4:	3342      	adds	r3, #66	; 0x42
 80253f6:	2200      	movs	r2, #0
 80253f8:	701a      	strb	r2, [r3, #0]
      break;
 80253fa:	e016      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80253fc:	78fb      	ldrb	r3, [r7, #3]
 80253fe:	687a      	ldr	r2, [r7, #4]
 8025400:	212c      	movs	r1, #44	; 0x2c
 8025402:	fb01 f303 	mul.w	r3, r1, r3
 8025406:	4413      	add	r3, r2
 8025408:	3342      	adds	r3, #66	; 0x42
 802540a:	2202      	movs	r2, #2
 802540c:	701a      	strb	r2, [r3, #0]
      break;
 802540e:	e00c      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8025410:	78fb      	ldrb	r3, [r7, #3]
 8025412:	687a      	ldr	r2, [r7, #4]
 8025414:	212c      	movs	r1, #44	; 0x2c
 8025416:	fb01 f303 	mul.w	r3, r1, r3
 802541a:	4413      	add	r3, r2
 802541c:	3342      	adds	r3, #66	; 0x42
 802541e:	2200      	movs	r2, #0
 8025420:	701a      	strb	r2, [r3, #0]
      break;
 8025422:	e002      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8025424:	bf00      	nop
 8025426:	e000      	b.n	802542a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8025428:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 802542a:	78fb      	ldrb	r3, [r7, #3]
 802542c:	687a      	ldr	r2, [r7, #4]
 802542e:	212c      	movs	r1, #44	; 0x2c
 8025430:	fb01 f303 	mul.w	r3, r1, r3
 8025434:	4413      	add	r3, r2
 8025436:	3344      	adds	r3, #68	; 0x44
 8025438:	697a      	ldr	r2, [r7, #20]
 802543a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 802543c:	78fb      	ldrb	r3, [r7, #3]
 802543e:	8b3a      	ldrh	r2, [r7, #24]
 8025440:	6879      	ldr	r1, [r7, #4]
 8025442:	202c      	movs	r0, #44	; 0x2c
 8025444:	fb00 f303 	mul.w	r3, r0, r3
 8025448:	440b      	add	r3, r1
 802544a:	334c      	adds	r3, #76	; 0x4c
 802544c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 802544e:	78fb      	ldrb	r3, [r7, #3]
 8025450:	687a      	ldr	r2, [r7, #4]
 8025452:	212c      	movs	r1, #44	; 0x2c
 8025454:	fb01 f303 	mul.w	r3, r1, r3
 8025458:	4413      	add	r3, r2
 802545a:	3360      	adds	r3, #96	; 0x60
 802545c:	2200      	movs	r2, #0
 802545e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8025460:	78fb      	ldrb	r3, [r7, #3]
 8025462:	687a      	ldr	r2, [r7, #4]
 8025464:	212c      	movs	r1, #44	; 0x2c
 8025466:	fb01 f303 	mul.w	r3, r1, r3
 802546a:	4413      	add	r3, r2
 802546c:	3350      	adds	r3, #80	; 0x50
 802546e:	2200      	movs	r2, #0
 8025470:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8025472:	78fb      	ldrb	r3, [r7, #3]
 8025474:	687a      	ldr	r2, [r7, #4]
 8025476:	212c      	movs	r1, #44	; 0x2c
 8025478:	fb01 f303 	mul.w	r3, r1, r3
 802547c:	4413      	add	r3, r2
 802547e:	3339      	adds	r3, #57	; 0x39
 8025480:	78fa      	ldrb	r2, [r7, #3]
 8025482:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8025484:	78fb      	ldrb	r3, [r7, #3]
 8025486:	687a      	ldr	r2, [r7, #4]
 8025488:	212c      	movs	r1, #44	; 0x2c
 802548a:	fb01 f303 	mul.w	r3, r1, r3
 802548e:	4413      	add	r3, r2
 8025490:	3361      	adds	r3, #97	; 0x61
 8025492:	2200      	movs	r2, #0
 8025494:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8025496:	687b      	ldr	r3, [r7, #4]
 8025498:	6818      	ldr	r0, [r3, #0]
 802549a:	78fb      	ldrb	r3, [r7, #3]
 802549c:	222c      	movs	r2, #44	; 0x2c
 802549e:	fb02 f303 	mul.w	r3, r2, r3
 80254a2:	3338      	adds	r3, #56	; 0x38
 80254a4:	687a      	ldr	r2, [r7, #4]
 80254a6:	18d1      	adds	r1, r2, r3
 80254a8:	687b      	ldr	r3, [r7, #4]
 80254aa:	691b      	ldr	r3, [r3, #16]
 80254ac:	b2db      	uxtb	r3, r3
 80254ae:	461a      	mov	r2, r3
 80254b0:	f005 ff4c 	bl	802b34c <USB_HC_StartXfer>
 80254b4:	4603      	mov	r3, r0
}
 80254b6:	4618      	mov	r0, r3
 80254b8:	3708      	adds	r7, #8
 80254ba:	46bd      	mov	sp, r7
 80254bc:	bd80      	pop	{r7, pc}
 80254be:	bf00      	nop

080254c0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80254c0:	b580      	push	{r7, lr}
 80254c2:	b086      	sub	sp, #24
 80254c4:	af00      	add	r7, sp, #0
 80254c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80254c8:	687b      	ldr	r3, [r7, #4]
 80254ca:	681b      	ldr	r3, [r3, #0]
 80254cc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80254ce:	693b      	ldr	r3, [r7, #16]
 80254d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80254d2:	687b      	ldr	r3, [r7, #4]
 80254d4:	681b      	ldr	r3, [r3, #0]
 80254d6:	4618      	mov	r0, r3
 80254d8:	f005 fc4d 	bl	802ad76 <USB_GetMode>
 80254dc:	4603      	mov	r3, r0
 80254de:	2b01      	cmp	r3, #1
 80254e0:	f040 80f6 	bne.w	80256d0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80254e4:	687b      	ldr	r3, [r7, #4]
 80254e6:	681b      	ldr	r3, [r3, #0]
 80254e8:	4618      	mov	r0, r3
 80254ea:	f005 fc31 	bl	802ad50 <USB_ReadInterrupts>
 80254ee:	4603      	mov	r3, r0
 80254f0:	2b00      	cmp	r3, #0
 80254f2:	f000 80ec 	beq.w	80256ce <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80254f6:	687b      	ldr	r3, [r7, #4]
 80254f8:	681b      	ldr	r3, [r3, #0]
 80254fa:	4618      	mov	r0, r3
 80254fc:	f005 fc28 	bl	802ad50 <USB_ReadInterrupts>
 8025500:	4603      	mov	r3, r0
 8025502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8025506:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 802550a:	d104      	bne.n	8025516 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 802550c:	687b      	ldr	r3, [r7, #4]
 802550e:	681b      	ldr	r3, [r3, #0]
 8025510:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8025514:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8025516:	687b      	ldr	r3, [r7, #4]
 8025518:	681b      	ldr	r3, [r3, #0]
 802551a:	4618      	mov	r0, r3
 802551c:	f005 fc18 	bl	802ad50 <USB_ReadInterrupts>
 8025520:	4603      	mov	r3, r0
 8025522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8025526:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 802552a:	d104      	bne.n	8025536 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 802552c:	687b      	ldr	r3, [r7, #4]
 802552e:	681b      	ldr	r3, [r3, #0]
 8025530:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8025534:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8025536:	687b      	ldr	r3, [r7, #4]
 8025538:	681b      	ldr	r3, [r3, #0]
 802553a:	4618      	mov	r0, r3
 802553c:	f005 fc08 	bl	802ad50 <USB_ReadInterrupts>
 8025540:	4603      	mov	r3, r0
 8025542:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8025546:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 802554a:	d104      	bne.n	8025556 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 802554c:	687b      	ldr	r3, [r7, #4]
 802554e:	681b      	ldr	r3, [r3, #0]
 8025550:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8025554:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8025556:	687b      	ldr	r3, [r7, #4]
 8025558:	681b      	ldr	r3, [r3, #0]
 802555a:	4618      	mov	r0, r3
 802555c:	f005 fbf8 	bl	802ad50 <USB_ReadInterrupts>
 8025560:	4603      	mov	r3, r0
 8025562:	f003 0302 	and.w	r3, r3, #2
 8025566:	2b02      	cmp	r3, #2
 8025568:	d103      	bne.n	8025572 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 802556a:	687b      	ldr	r3, [r7, #4]
 802556c:	681b      	ldr	r3, [r3, #0]
 802556e:	2202      	movs	r2, #2
 8025570:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8025572:	687b      	ldr	r3, [r7, #4]
 8025574:	681b      	ldr	r3, [r3, #0]
 8025576:	4618      	mov	r0, r3
 8025578:	f005 fbea 	bl	802ad50 <USB_ReadInterrupts>
 802557c:	4603      	mov	r3, r0
 802557e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8025582:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8025586:	d11c      	bne.n	80255c2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8025588:	687b      	ldr	r3, [r7, #4]
 802558a:	681b      	ldr	r3, [r3, #0]
 802558c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8025590:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8025592:	68fb      	ldr	r3, [r7, #12]
 8025594:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8025598:	681b      	ldr	r3, [r3, #0]
 802559a:	f003 0301 	and.w	r3, r3, #1
 802559e:	2b00      	cmp	r3, #0
 80255a0:	d10f      	bne.n	80255c2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80255a2:	2110      	movs	r1, #16
 80255a4:	6938      	ldr	r0, [r7, #16]
 80255a6:	f005 fad9 	bl	802ab5c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80255aa:	6938      	ldr	r0, [r7, #16]
 80255ac:	f005 fb0a 	bl	802abc4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80255b0:	687b      	ldr	r3, [r7, #4]
 80255b2:	681b      	ldr	r3, [r3, #0]
 80255b4:	2101      	movs	r1, #1
 80255b6:	4618      	mov	r0, r3
 80255b8:	f005 fce0 	bl	802af7c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80255bc:	6878      	ldr	r0, [r7, #4]
 80255be:	f008 faa9 	bl	802db14 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80255c2:	687b      	ldr	r3, [r7, #4]
 80255c4:	681b      	ldr	r3, [r3, #0]
 80255c6:	4618      	mov	r0, r3
 80255c8:	f005 fbc2 	bl	802ad50 <USB_ReadInterrupts>
 80255cc:	4603      	mov	r3, r0
 80255ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80255d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80255d6:	d102      	bne.n	80255de <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80255d8:	6878      	ldr	r0, [r7, #4]
 80255da:	f001 f89e 	bl	802671a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80255de:	687b      	ldr	r3, [r7, #4]
 80255e0:	681b      	ldr	r3, [r3, #0]
 80255e2:	4618      	mov	r0, r3
 80255e4:	f005 fbb4 	bl	802ad50 <USB_ReadInterrupts>
 80255e8:	4603      	mov	r3, r0
 80255ea:	f003 0308 	and.w	r3, r3, #8
 80255ee:	2b08      	cmp	r3, #8
 80255f0:	d106      	bne.n	8025600 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80255f2:	6878      	ldr	r0, [r7, #4]
 80255f4:	f008 fa72 	bl	802dadc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80255f8:	687b      	ldr	r3, [r7, #4]
 80255fa:	681b      	ldr	r3, [r3, #0]
 80255fc:	2208      	movs	r2, #8
 80255fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8025600:	687b      	ldr	r3, [r7, #4]
 8025602:	681b      	ldr	r3, [r3, #0]
 8025604:	4618      	mov	r0, r3
 8025606:	f005 fba3 	bl	802ad50 <USB_ReadInterrupts>
 802560a:	4603      	mov	r3, r0
 802560c:	f003 0310 	and.w	r3, r3, #16
 8025610:	2b10      	cmp	r3, #16
 8025612:	d101      	bne.n	8025618 <HAL_HCD_IRQHandler+0x158>
 8025614:	2301      	movs	r3, #1
 8025616:	e000      	b.n	802561a <HAL_HCD_IRQHandler+0x15a>
 8025618:	2300      	movs	r3, #0
 802561a:	2b00      	cmp	r3, #0
 802561c:	d012      	beq.n	8025644 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 802561e:	687b      	ldr	r3, [r7, #4]
 8025620:	681b      	ldr	r3, [r3, #0]
 8025622:	699a      	ldr	r2, [r3, #24]
 8025624:	687b      	ldr	r3, [r7, #4]
 8025626:	681b      	ldr	r3, [r3, #0]
 8025628:	f022 0210 	bic.w	r2, r2, #16
 802562c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 802562e:	6878      	ldr	r0, [r7, #4]
 8025630:	f000 ffa1 	bl	8026576 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8025634:	687b      	ldr	r3, [r7, #4]
 8025636:	681b      	ldr	r3, [r3, #0]
 8025638:	699a      	ldr	r2, [r3, #24]
 802563a:	687b      	ldr	r3, [r7, #4]
 802563c:	681b      	ldr	r3, [r3, #0]
 802563e:	f042 0210 	orr.w	r2, r2, #16
 8025642:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8025644:	687b      	ldr	r3, [r7, #4]
 8025646:	681b      	ldr	r3, [r3, #0]
 8025648:	4618      	mov	r0, r3
 802564a:	f005 fb81 	bl	802ad50 <USB_ReadInterrupts>
 802564e:	4603      	mov	r3, r0
 8025650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8025654:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8025658:	d13a      	bne.n	80256d0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 802565a:	687b      	ldr	r3, [r7, #4]
 802565c:	681b      	ldr	r3, [r3, #0]
 802565e:	4618      	mov	r0, r3
 8025660:	f005 ffb6 	bl	802b5d0 <USB_HC_ReadInterrupt>
 8025664:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8025666:	2300      	movs	r3, #0
 8025668:	617b      	str	r3, [r7, #20]
 802566a:	e025      	b.n	80256b8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 802566c:	697b      	ldr	r3, [r7, #20]
 802566e:	f003 030f 	and.w	r3, r3, #15
 8025672:	68ba      	ldr	r2, [r7, #8]
 8025674:	fa22 f303 	lsr.w	r3, r2, r3
 8025678:	f003 0301 	and.w	r3, r3, #1
 802567c:	2b00      	cmp	r3, #0
 802567e:	d018      	beq.n	80256b2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8025680:	697b      	ldr	r3, [r7, #20]
 8025682:	015a      	lsls	r2, r3, #5
 8025684:	68fb      	ldr	r3, [r7, #12]
 8025686:	4413      	add	r3, r2
 8025688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802568c:	681b      	ldr	r3, [r3, #0]
 802568e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8025692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8025696:	d106      	bne.n	80256a6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8025698:	697b      	ldr	r3, [r7, #20]
 802569a:	b2db      	uxtb	r3, r3
 802569c:	4619      	mov	r1, r3
 802569e:	6878      	ldr	r0, [r7, #4]
 80256a0:	f000 f8ab 	bl	80257fa <HCD_HC_IN_IRQHandler>
 80256a4:	e005      	b.n	80256b2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80256a6:	697b      	ldr	r3, [r7, #20]
 80256a8:	b2db      	uxtb	r3, r3
 80256aa:	4619      	mov	r1, r3
 80256ac:	6878      	ldr	r0, [r7, #4]
 80256ae:	f000 fbf9 	bl	8025ea4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80256b2:	697b      	ldr	r3, [r7, #20]
 80256b4:	3301      	adds	r3, #1
 80256b6:	617b      	str	r3, [r7, #20]
 80256b8:	687b      	ldr	r3, [r7, #4]
 80256ba:	689b      	ldr	r3, [r3, #8]
 80256bc:	697a      	ldr	r2, [r7, #20]
 80256be:	429a      	cmp	r2, r3
 80256c0:	d3d4      	bcc.n	802566c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80256c2:	687b      	ldr	r3, [r7, #4]
 80256c4:	681b      	ldr	r3, [r3, #0]
 80256c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80256ca:	615a      	str	r2, [r3, #20]
 80256cc:	e000      	b.n	80256d0 <HAL_HCD_IRQHandler+0x210>
      return;
 80256ce:	bf00      	nop
    }
  }
}
 80256d0:	3718      	adds	r7, #24
 80256d2:	46bd      	mov	sp, r7
 80256d4:	bd80      	pop	{r7, pc}

080256d6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80256d6:	b580      	push	{r7, lr}
 80256d8:	b082      	sub	sp, #8
 80256da:	af00      	add	r7, sp, #0
 80256dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80256de:	687b      	ldr	r3, [r7, #4]
 80256e0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80256e4:	2b01      	cmp	r3, #1
 80256e6:	d101      	bne.n	80256ec <HAL_HCD_Start+0x16>
 80256e8:	2302      	movs	r3, #2
 80256ea:	e013      	b.n	8025714 <HAL_HCD_Start+0x3e>
 80256ec:	687b      	ldr	r3, [r7, #4]
 80256ee:	2201      	movs	r2, #1
 80256f0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80256f4:	687b      	ldr	r3, [r7, #4]
 80256f6:	681b      	ldr	r3, [r3, #0]
 80256f8:	2101      	movs	r1, #1
 80256fa:	4618      	mov	r0, r3
 80256fc:	f005 fca2 	bl	802b044 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8025700:	687b      	ldr	r3, [r7, #4]
 8025702:	681b      	ldr	r3, [r3, #0]
 8025704:	4618      	mov	r0, r3
 8025706:	f005 f9ba 	bl	802aa7e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 802570a:	687b      	ldr	r3, [r7, #4]
 802570c:	2200      	movs	r2, #0
 802570e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8025712:	2300      	movs	r3, #0
}
 8025714:	4618      	mov	r0, r3
 8025716:	3708      	adds	r7, #8
 8025718:	46bd      	mov	sp, r7
 802571a:	bd80      	pop	{r7, pc}

0802571c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 802571c:	b580      	push	{r7, lr}
 802571e:	b082      	sub	sp, #8
 8025720:	af00      	add	r7, sp, #0
 8025722:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8025724:	687b      	ldr	r3, [r7, #4]
 8025726:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 802572a:	2b01      	cmp	r3, #1
 802572c:	d101      	bne.n	8025732 <HAL_HCD_Stop+0x16>
 802572e:	2302      	movs	r3, #2
 8025730:	e00d      	b.n	802574e <HAL_HCD_Stop+0x32>
 8025732:	687b      	ldr	r3, [r7, #4]
 8025734:	2201      	movs	r2, #1
 8025736:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 802573a:	687b      	ldr	r3, [r7, #4]
 802573c:	681b      	ldr	r3, [r3, #0]
 802573e:	4618      	mov	r0, r3
 8025740:	f006 f890 	bl	802b864 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8025744:	687b      	ldr	r3, [r7, #4]
 8025746:	2200      	movs	r2, #0
 8025748:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 802574c:	2300      	movs	r3, #0
}
 802574e:	4618      	mov	r0, r3
 8025750:	3708      	adds	r7, #8
 8025752:	46bd      	mov	sp, r7
 8025754:	bd80      	pop	{r7, pc}

08025756 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8025756:	b580      	push	{r7, lr}
 8025758:	b082      	sub	sp, #8
 802575a:	af00      	add	r7, sp, #0
 802575c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 802575e:	687b      	ldr	r3, [r7, #4]
 8025760:	681b      	ldr	r3, [r3, #0]
 8025762:	4618      	mov	r0, r3
 8025764:	f005 fc44 	bl	802aff0 <USB_ResetPort>
 8025768:	4603      	mov	r3, r0
}
 802576a:	4618      	mov	r0, r3
 802576c:	3708      	adds	r7, #8
 802576e:	46bd      	mov	sp, r7
 8025770:	bd80      	pop	{r7, pc}

08025772 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8025772:	b480      	push	{r7}
 8025774:	b083      	sub	sp, #12
 8025776:	af00      	add	r7, sp, #0
 8025778:	6078      	str	r0, [r7, #4]
 802577a:	460b      	mov	r3, r1
 802577c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 802577e:	78fb      	ldrb	r3, [r7, #3]
 8025780:	687a      	ldr	r2, [r7, #4]
 8025782:	212c      	movs	r1, #44	; 0x2c
 8025784:	fb01 f303 	mul.w	r3, r1, r3
 8025788:	4413      	add	r3, r2
 802578a:	3360      	adds	r3, #96	; 0x60
 802578c:	781b      	ldrb	r3, [r3, #0]
}
 802578e:	4618      	mov	r0, r3
 8025790:	370c      	adds	r7, #12
 8025792:	46bd      	mov	sp, r7
 8025794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025798:	4770      	bx	lr

0802579a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 802579a:	b480      	push	{r7}
 802579c:	b083      	sub	sp, #12
 802579e:	af00      	add	r7, sp, #0
 80257a0:	6078      	str	r0, [r7, #4]
 80257a2:	460b      	mov	r3, r1
 80257a4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80257a6:	78fb      	ldrb	r3, [r7, #3]
 80257a8:	687a      	ldr	r2, [r7, #4]
 80257aa:	212c      	movs	r1, #44	; 0x2c
 80257ac:	fb01 f303 	mul.w	r3, r1, r3
 80257b0:	4413      	add	r3, r2
 80257b2:	3350      	adds	r3, #80	; 0x50
 80257b4:	681b      	ldr	r3, [r3, #0]
}
 80257b6:	4618      	mov	r0, r3
 80257b8:	370c      	adds	r7, #12
 80257ba:	46bd      	mov	sp, r7
 80257bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80257c0:	4770      	bx	lr

080257c2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80257c2:	b580      	push	{r7, lr}
 80257c4:	b082      	sub	sp, #8
 80257c6:	af00      	add	r7, sp, #0
 80257c8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80257ca:	687b      	ldr	r3, [r7, #4]
 80257cc:	681b      	ldr	r3, [r3, #0]
 80257ce:	4618      	mov	r0, r3
 80257d0:	f005 fc88 	bl	802b0e4 <USB_GetCurrentFrame>
 80257d4:	4603      	mov	r3, r0
}
 80257d6:	4618      	mov	r0, r3
 80257d8:	3708      	adds	r7, #8
 80257da:	46bd      	mov	sp, r7
 80257dc:	bd80      	pop	{r7, pc}

080257de <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80257de:	b580      	push	{r7, lr}
 80257e0:	b082      	sub	sp, #8
 80257e2:	af00      	add	r7, sp, #0
 80257e4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80257e6:	687b      	ldr	r3, [r7, #4]
 80257e8:	681b      	ldr	r3, [r3, #0]
 80257ea:	4618      	mov	r0, r3
 80257ec:	f005 fc63 	bl	802b0b6 <USB_GetHostSpeed>
 80257f0:	4603      	mov	r3, r0
}
 80257f2:	4618      	mov	r0, r3
 80257f4:	3708      	adds	r7, #8
 80257f6:	46bd      	mov	sp, r7
 80257f8:	bd80      	pop	{r7, pc}

080257fa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80257fa:	b580      	push	{r7, lr}
 80257fc:	b086      	sub	sp, #24
 80257fe:	af00      	add	r7, sp, #0
 8025800:	6078      	str	r0, [r7, #4]
 8025802:	460b      	mov	r3, r1
 8025804:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025806:	687b      	ldr	r3, [r7, #4]
 8025808:	681b      	ldr	r3, [r3, #0]
 802580a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802580c:	697b      	ldr	r3, [r7, #20]
 802580e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8025810:	78fb      	ldrb	r3, [r7, #3]
 8025812:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8025814:	68fb      	ldr	r3, [r7, #12]
 8025816:	015a      	lsls	r2, r3, #5
 8025818:	693b      	ldr	r3, [r7, #16]
 802581a:	4413      	add	r3, r2
 802581c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025820:	689b      	ldr	r3, [r3, #8]
 8025822:	f003 0304 	and.w	r3, r3, #4
 8025826:	2b04      	cmp	r3, #4
 8025828:	d11a      	bne.n	8025860 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 802582a:	68fb      	ldr	r3, [r7, #12]
 802582c:	015a      	lsls	r2, r3, #5
 802582e:	693b      	ldr	r3, [r7, #16]
 8025830:	4413      	add	r3, r2
 8025832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025836:	461a      	mov	r2, r3
 8025838:	2304      	movs	r3, #4
 802583a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 802583c:	687a      	ldr	r2, [r7, #4]
 802583e:	68fb      	ldr	r3, [r7, #12]
 8025840:	212c      	movs	r1, #44	; 0x2c
 8025842:	fb01 f303 	mul.w	r3, r1, r3
 8025846:	4413      	add	r3, r2
 8025848:	3361      	adds	r3, #97	; 0x61
 802584a:	2206      	movs	r2, #6
 802584c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802584e:	687b      	ldr	r3, [r7, #4]
 8025850:	681b      	ldr	r3, [r3, #0]
 8025852:	68fa      	ldr	r2, [r7, #12]
 8025854:	b2d2      	uxtb	r2, r2
 8025856:	4611      	mov	r1, r2
 8025858:	4618      	mov	r0, r3
 802585a:	f005 feca 	bl	802b5f2 <USB_HC_Halt>
 802585e:	e0af      	b.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8025860:	68fb      	ldr	r3, [r7, #12]
 8025862:	015a      	lsls	r2, r3, #5
 8025864:	693b      	ldr	r3, [r7, #16]
 8025866:	4413      	add	r3, r2
 8025868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802586c:	689b      	ldr	r3, [r3, #8]
 802586e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8025872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8025876:	d11b      	bne.n	80258b0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8025878:	68fb      	ldr	r3, [r7, #12]
 802587a:	015a      	lsls	r2, r3, #5
 802587c:	693b      	ldr	r3, [r7, #16]
 802587e:	4413      	add	r3, r2
 8025880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025884:	461a      	mov	r2, r3
 8025886:	f44f 7380 	mov.w	r3, #256	; 0x100
 802588a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 802588c:	687a      	ldr	r2, [r7, #4]
 802588e:	68fb      	ldr	r3, [r7, #12]
 8025890:	212c      	movs	r1, #44	; 0x2c
 8025892:	fb01 f303 	mul.w	r3, r1, r3
 8025896:	4413      	add	r3, r2
 8025898:	3361      	adds	r3, #97	; 0x61
 802589a:	2207      	movs	r2, #7
 802589c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802589e:	687b      	ldr	r3, [r7, #4]
 80258a0:	681b      	ldr	r3, [r3, #0]
 80258a2:	68fa      	ldr	r2, [r7, #12]
 80258a4:	b2d2      	uxtb	r2, r2
 80258a6:	4611      	mov	r1, r2
 80258a8:	4618      	mov	r0, r3
 80258aa:	f005 fea2 	bl	802b5f2 <USB_HC_Halt>
 80258ae:	e087      	b.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80258b0:	68fb      	ldr	r3, [r7, #12]
 80258b2:	015a      	lsls	r2, r3, #5
 80258b4:	693b      	ldr	r3, [r7, #16]
 80258b6:	4413      	add	r3, r2
 80258b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258bc:	689b      	ldr	r3, [r3, #8]
 80258be:	f003 0320 	and.w	r3, r3, #32
 80258c2:	2b20      	cmp	r3, #32
 80258c4:	d109      	bne.n	80258da <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80258c6:	68fb      	ldr	r3, [r7, #12]
 80258c8:	015a      	lsls	r2, r3, #5
 80258ca:	693b      	ldr	r3, [r7, #16]
 80258cc:	4413      	add	r3, r2
 80258ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258d2:	461a      	mov	r2, r3
 80258d4:	2320      	movs	r3, #32
 80258d6:	6093      	str	r3, [r2, #8]
 80258d8:	e072      	b.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80258da:	68fb      	ldr	r3, [r7, #12]
 80258dc:	015a      	lsls	r2, r3, #5
 80258de:	693b      	ldr	r3, [r7, #16]
 80258e0:	4413      	add	r3, r2
 80258e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258e6:	689b      	ldr	r3, [r3, #8]
 80258e8:	f003 0308 	and.w	r3, r3, #8
 80258ec:	2b08      	cmp	r3, #8
 80258ee:	d11a      	bne.n	8025926 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80258f0:	68fb      	ldr	r3, [r7, #12]
 80258f2:	015a      	lsls	r2, r3, #5
 80258f4:	693b      	ldr	r3, [r7, #16]
 80258f6:	4413      	add	r3, r2
 80258f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258fc:	461a      	mov	r2, r3
 80258fe:	2308      	movs	r3, #8
 8025900:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8025902:	687a      	ldr	r2, [r7, #4]
 8025904:	68fb      	ldr	r3, [r7, #12]
 8025906:	212c      	movs	r1, #44	; 0x2c
 8025908:	fb01 f303 	mul.w	r3, r1, r3
 802590c:	4413      	add	r3, r2
 802590e:	3361      	adds	r3, #97	; 0x61
 8025910:	2205      	movs	r2, #5
 8025912:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025914:	687b      	ldr	r3, [r7, #4]
 8025916:	681b      	ldr	r3, [r3, #0]
 8025918:	68fa      	ldr	r2, [r7, #12]
 802591a:	b2d2      	uxtb	r2, r2
 802591c:	4611      	mov	r1, r2
 802591e:	4618      	mov	r0, r3
 8025920:	f005 fe67 	bl	802b5f2 <USB_HC_Halt>
 8025924:	e04c      	b.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8025926:	68fb      	ldr	r3, [r7, #12]
 8025928:	015a      	lsls	r2, r3, #5
 802592a:	693b      	ldr	r3, [r7, #16]
 802592c:	4413      	add	r3, r2
 802592e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025932:	689b      	ldr	r3, [r3, #8]
 8025934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802593c:	d11b      	bne.n	8025976 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 802593e:	68fb      	ldr	r3, [r7, #12]
 8025940:	015a      	lsls	r2, r3, #5
 8025942:	693b      	ldr	r3, [r7, #16]
 8025944:	4413      	add	r3, r2
 8025946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802594a:	461a      	mov	r2, r3
 802594c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8025950:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8025952:	687a      	ldr	r2, [r7, #4]
 8025954:	68fb      	ldr	r3, [r7, #12]
 8025956:	212c      	movs	r1, #44	; 0x2c
 8025958:	fb01 f303 	mul.w	r3, r1, r3
 802595c:	4413      	add	r3, r2
 802595e:	3361      	adds	r3, #97	; 0x61
 8025960:	2208      	movs	r2, #8
 8025962:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025964:	687b      	ldr	r3, [r7, #4]
 8025966:	681b      	ldr	r3, [r3, #0]
 8025968:	68fa      	ldr	r2, [r7, #12]
 802596a:	b2d2      	uxtb	r2, r2
 802596c:	4611      	mov	r1, r2
 802596e:	4618      	mov	r0, r3
 8025970:	f005 fe3f 	bl	802b5f2 <USB_HC_Halt>
 8025974:	e024      	b.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8025976:	68fb      	ldr	r3, [r7, #12]
 8025978:	015a      	lsls	r2, r3, #5
 802597a:	693b      	ldr	r3, [r7, #16]
 802597c:	4413      	add	r3, r2
 802597e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025982:	689b      	ldr	r3, [r3, #8]
 8025984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025988:	2b80      	cmp	r3, #128	; 0x80
 802598a:	d119      	bne.n	80259c0 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 802598c:	68fb      	ldr	r3, [r7, #12]
 802598e:	015a      	lsls	r2, r3, #5
 8025990:	693b      	ldr	r3, [r7, #16]
 8025992:	4413      	add	r3, r2
 8025994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025998:	461a      	mov	r2, r3
 802599a:	2380      	movs	r3, #128	; 0x80
 802599c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 802599e:	687a      	ldr	r2, [r7, #4]
 80259a0:	68fb      	ldr	r3, [r7, #12]
 80259a2:	212c      	movs	r1, #44	; 0x2c
 80259a4:	fb01 f303 	mul.w	r3, r1, r3
 80259a8:	4413      	add	r3, r2
 80259aa:	3361      	adds	r3, #97	; 0x61
 80259ac:	2206      	movs	r2, #6
 80259ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80259b0:	687b      	ldr	r3, [r7, #4]
 80259b2:	681b      	ldr	r3, [r3, #0]
 80259b4:	68fa      	ldr	r2, [r7, #12]
 80259b6:	b2d2      	uxtb	r2, r2
 80259b8:	4611      	mov	r1, r2
 80259ba:	4618      	mov	r0, r3
 80259bc:	f005 fe19 	bl	802b5f2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80259c0:	68fb      	ldr	r3, [r7, #12]
 80259c2:	015a      	lsls	r2, r3, #5
 80259c4:	693b      	ldr	r3, [r7, #16]
 80259c6:	4413      	add	r3, r2
 80259c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80259cc:	689b      	ldr	r3, [r3, #8]
 80259ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80259d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80259d6:	d112      	bne.n	80259fe <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80259d8:	687b      	ldr	r3, [r7, #4]
 80259da:	681b      	ldr	r3, [r3, #0]
 80259dc:	68fa      	ldr	r2, [r7, #12]
 80259de:	b2d2      	uxtb	r2, r2
 80259e0:	4611      	mov	r1, r2
 80259e2:	4618      	mov	r0, r3
 80259e4:	f005 fe05 	bl	802b5f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80259e8:	68fb      	ldr	r3, [r7, #12]
 80259ea:	015a      	lsls	r2, r3, #5
 80259ec:	693b      	ldr	r3, [r7, #16]
 80259ee:	4413      	add	r3, r2
 80259f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80259f4:	461a      	mov	r2, r3
 80259f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80259fa:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80259fc:	e24e      	b.n	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80259fe:	68fb      	ldr	r3, [r7, #12]
 8025a00:	015a      	lsls	r2, r3, #5
 8025a02:	693b      	ldr	r3, [r7, #16]
 8025a04:	4413      	add	r3, r2
 8025a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a0a:	689b      	ldr	r3, [r3, #8]
 8025a0c:	f003 0301 	and.w	r3, r3, #1
 8025a10:	2b01      	cmp	r3, #1
 8025a12:	f040 80df 	bne.w	8025bd4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8025a16:	687b      	ldr	r3, [r7, #4]
 8025a18:	691b      	ldr	r3, [r3, #16]
 8025a1a:	2b00      	cmp	r3, #0
 8025a1c:	d019      	beq.n	8025a52 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8025a1e:	687a      	ldr	r2, [r7, #4]
 8025a20:	68fb      	ldr	r3, [r7, #12]
 8025a22:	212c      	movs	r1, #44	; 0x2c
 8025a24:	fb01 f303 	mul.w	r3, r1, r3
 8025a28:	4413      	add	r3, r2
 8025a2a:	3348      	adds	r3, #72	; 0x48
 8025a2c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8025a2e:	68fb      	ldr	r3, [r7, #12]
 8025a30:	0159      	lsls	r1, r3, #5
 8025a32:	693b      	ldr	r3, [r7, #16]
 8025a34:	440b      	add	r3, r1
 8025a36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a3a:	691b      	ldr	r3, [r3, #16]
 8025a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8025a40:	1ad2      	subs	r2, r2, r3
 8025a42:	6879      	ldr	r1, [r7, #4]
 8025a44:	68fb      	ldr	r3, [r7, #12]
 8025a46:	202c      	movs	r0, #44	; 0x2c
 8025a48:	fb00 f303 	mul.w	r3, r0, r3
 8025a4c:	440b      	add	r3, r1
 8025a4e:	3350      	adds	r3, #80	; 0x50
 8025a50:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8025a52:	687a      	ldr	r2, [r7, #4]
 8025a54:	68fb      	ldr	r3, [r7, #12]
 8025a56:	212c      	movs	r1, #44	; 0x2c
 8025a58:	fb01 f303 	mul.w	r3, r1, r3
 8025a5c:	4413      	add	r3, r2
 8025a5e:	3361      	adds	r3, #97	; 0x61
 8025a60:	2201      	movs	r2, #1
 8025a62:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025a64:	687a      	ldr	r2, [r7, #4]
 8025a66:	68fb      	ldr	r3, [r7, #12]
 8025a68:	212c      	movs	r1, #44	; 0x2c
 8025a6a:	fb01 f303 	mul.w	r3, r1, r3
 8025a6e:	4413      	add	r3, r2
 8025a70:	335c      	adds	r3, #92	; 0x5c
 8025a72:	2200      	movs	r2, #0
 8025a74:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8025a76:	68fb      	ldr	r3, [r7, #12]
 8025a78:	015a      	lsls	r2, r3, #5
 8025a7a:	693b      	ldr	r3, [r7, #16]
 8025a7c:	4413      	add	r3, r2
 8025a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a82:	461a      	mov	r2, r3
 8025a84:	2301      	movs	r3, #1
 8025a86:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025a88:	687a      	ldr	r2, [r7, #4]
 8025a8a:	68fb      	ldr	r3, [r7, #12]
 8025a8c:	212c      	movs	r1, #44	; 0x2c
 8025a8e:	fb01 f303 	mul.w	r3, r1, r3
 8025a92:	4413      	add	r3, r2
 8025a94:	333f      	adds	r3, #63	; 0x3f
 8025a96:	781b      	ldrb	r3, [r3, #0]
 8025a98:	2b00      	cmp	r3, #0
 8025a9a:	d009      	beq.n	8025ab0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8025a9c:	687a      	ldr	r2, [r7, #4]
 8025a9e:	68fb      	ldr	r3, [r7, #12]
 8025aa0:	212c      	movs	r1, #44	; 0x2c
 8025aa2:	fb01 f303 	mul.w	r3, r1, r3
 8025aa6:	4413      	add	r3, r2
 8025aa8:	333f      	adds	r3, #63	; 0x3f
 8025aaa:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025aac:	2b02      	cmp	r3, #2
 8025aae:	d111      	bne.n	8025ad4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025ab0:	687b      	ldr	r3, [r7, #4]
 8025ab2:	681b      	ldr	r3, [r3, #0]
 8025ab4:	68fa      	ldr	r2, [r7, #12]
 8025ab6:	b2d2      	uxtb	r2, r2
 8025ab8:	4611      	mov	r1, r2
 8025aba:	4618      	mov	r0, r3
 8025abc:	f005 fd99 	bl	802b5f2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025ac0:	68fb      	ldr	r3, [r7, #12]
 8025ac2:	015a      	lsls	r2, r3, #5
 8025ac4:	693b      	ldr	r3, [r7, #16]
 8025ac6:	4413      	add	r3, r2
 8025ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025acc:	461a      	mov	r2, r3
 8025ace:	2310      	movs	r3, #16
 8025ad0:	6093      	str	r3, [r2, #8]
 8025ad2:	e03a      	b.n	8025b4a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8025ad4:	687a      	ldr	r2, [r7, #4]
 8025ad6:	68fb      	ldr	r3, [r7, #12]
 8025ad8:	212c      	movs	r1, #44	; 0x2c
 8025ada:	fb01 f303 	mul.w	r3, r1, r3
 8025ade:	4413      	add	r3, r2
 8025ae0:	333f      	adds	r3, #63	; 0x3f
 8025ae2:	781b      	ldrb	r3, [r3, #0]
 8025ae4:	2b03      	cmp	r3, #3
 8025ae6:	d009      	beq.n	8025afc <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8025ae8:	687a      	ldr	r2, [r7, #4]
 8025aea:	68fb      	ldr	r3, [r7, #12]
 8025aec:	212c      	movs	r1, #44	; 0x2c
 8025aee:	fb01 f303 	mul.w	r3, r1, r3
 8025af2:	4413      	add	r3, r2
 8025af4:	333f      	adds	r3, #63	; 0x3f
 8025af6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8025af8:	2b01      	cmp	r3, #1
 8025afa:	d126      	bne.n	8025b4a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8025afc:	68fb      	ldr	r3, [r7, #12]
 8025afe:	015a      	lsls	r2, r3, #5
 8025b00:	693b      	ldr	r3, [r7, #16]
 8025b02:	4413      	add	r3, r2
 8025b04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025b08:	681b      	ldr	r3, [r3, #0]
 8025b0a:	68fa      	ldr	r2, [r7, #12]
 8025b0c:	0151      	lsls	r1, r2, #5
 8025b0e:	693a      	ldr	r2, [r7, #16]
 8025b10:	440a      	add	r2, r1
 8025b12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025b16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8025b1a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8025b1c:	687a      	ldr	r2, [r7, #4]
 8025b1e:	68fb      	ldr	r3, [r7, #12]
 8025b20:	212c      	movs	r1, #44	; 0x2c
 8025b22:	fb01 f303 	mul.w	r3, r1, r3
 8025b26:	4413      	add	r3, r2
 8025b28:	3360      	adds	r3, #96	; 0x60
 8025b2a:	2201      	movs	r2, #1
 8025b2c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8025b2e:	68fb      	ldr	r3, [r7, #12]
 8025b30:	b2d9      	uxtb	r1, r3
 8025b32:	687a      	ldr	r2, [r7, #4]
 8025b34:	68fb      	ldr	r3, [r7, #12]
 8025b36:	202c      	movs	r0, #44	; 0x2c
 8025b38:	fb00 f303 	mul.w	r3, r0, r3
 8025b3c:	4413      	add	r3, r2
 8025b3e:	3360      	adds	r3, #96	; 0x60
 8025b40:	781b      	ldrb	r3, [r3, #0]
 8025b42:	461a      	mov	r2, r3
 8025b44:	6878      	ldr	r0, [r7, #4]
 8025b46:	f007 fff3 	bl	802db30 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8025b4a:	687b      	ldr	r3, [r7, #4]
 8025b4c:	691b      	ldr	r3, [r3, #16]
 8025b4e:	2b01      	cmp	r3, #1
 8025b50:	d12b      	bne.n	8025baa <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8025b52:	687a      	ldr	r2, [r7, #4]
 8025b54:	68fb      	ldr	r3, [r7, #12]
 8025b56:	212c      	movs	r1, #44	; 0x2c
 8025b58:	fb01 f303 	mul.w	r3, r1, r3
 8025b5c:	4413      	add	r3, r2
 8025b5e:	3348      	adds	r3, #72	; 0x48
 8025b60:	681b      	ldr	r3, [r3, #0]
 8025b62:	6879      	ldr	r1, [r7, #4]
 8025b64:	68fa      	ldr	r2, [r7, #12]
 8025b66:	202c      	movs	r0, #44	; 0x2c
 8025b68:	fb00 f202 	mul.w	r2, r0, r2
 8025b6c:	440a      	add	r2, r1
 8025b6e:	3240      	adds	r2, #64	; 0x40
 8025b70:	8812      	ldrh	r2, [r2, #0]
 8025b72:	fbb3 f3f2 	udiv	r3, r3, r2
 8025b76:	f003 0301 	and.w	r3, r3, #1
 8025b7a:	2b00      	cmp	r3, #0
 8025b7c:	f000 818e 	beq.w	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8025b80:	687a      	ldr	r2, [r7, #4]
 8025b82:	68fb      	ldr	r3, [r7, #12]
 8025b84:	212c      	movs	r1, #44	; 0x2c
 8025b86:	fb01 f303 	mul.w	r3, r1, r3
 8025b8a:	4413      	add	r3, r2
 8025b8c:	3354      	adds	r3, #84	; 0x54
 8025b8e:	781b      	ldrb	r3, [r3, #0]
 8025b90:	f083 0301 	eor.w	r3, r3, #1
 8025b94:	b2d8      	uxtb	r0, r3
 8025b96:	687a      	ldr	r2, [r7, #4]
 8025b98:	68fb      	ldr	r3, [r7, #12]
 8025b9a:	212c      	movs	r1, #44	; 0x2c
 8025b9c:	fb01 f303 	mul.w	r3, r1, r3
 8025ba0:	4413      	add	r3, r2
 8025ba2:	3354      	adds	r3, #84	; 0x54
 8025ba4:	4602      	mov	r2, r0
 8025ba6:	701a      	strb	r2, [r3, #0]
}
 8025ba8:	e178      	b.n	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8025baa:	687a      	ldr	r2, [r7, #4]
 8025bac:	68fb      	ldr	r3, [r7, #12]
 8025bae:	212c      	movs	r1, #44	; 0x2c
 8025bb0:	fb01 f303 	mul.w	r3, r1, r3
 8025bb4:	4413      	add	r3, r2
 8025bb6:	3354      	adds	r3, #84	; 0x54
 8025bb8:	781b      	ldrb	r3, [r3, #0]
 8025bba:	f083 0301 	eor.w	r3, r3, #1
 8025bbe:	b2d8      	uxtb	r0, r3
 8025bc0:	687a      	ldr	r2, [r7, #4]
 8025bc2:	68fb      	ldr	r3, [r7, #12]
 8025bc4:	212c      	movs	r1, #44	; 0x2c
 8025bc6:	fb01 f303 	mul.w	r3, r1, r3
 8025bca:	4413      	add	r3, r2
 8025bcc:	3354      	adds	r3, #84	; 0x54
 8025bce:	4602      	mov	r2, r0
 8025bd0:	701a      	strb	r2, [r3, #0]
}
 8025bd2:	e163      	b.n	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8025bd4:	68fb      	ldr	r3, [r7, #12]
 8025bd6:	015a      	lsls	r2, r3, #5
 8025bd8:	693b      	ldr	r3, [r7, #16]
 8025bda:	4413      	add	r3, r2
 8025bdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025be0:	689b      	ldr	r3, [r3, #8]
 8025be2:	f003 0302 	and.w	r3, r3, #2
 8025be6:	2b02      	cmp	r3, #2
 8025be8:	f040 80f6 	bne.w	8025dd8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8025bec:	687a      	ldr	r2, [r7, #4]
 8025bee:	68fb      	ldr	r3, [r7, #12]
 8025bf0:	212c      	movs	r1, #44	; 0x2c
 8025bf2:	fb01 f303 	mul.w	r3, r1, r3
 8025bf6:	4413      	add	r3, r2
 8025bf8:	3361      	adds	r3, #97	; 0x61
 8025bfa:	781b      	ldrb	r3, [r3, #0]
 8025bfc:	2b01      	cmp	r3, #1
 8025bfe:	d109      	bne.n	8025c14 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8025c00:	687a      	ldr	r2, [r7, #4]
 8025c02:	68fb      	ldr	r3, [r7, #12]
 8025c04:	212c      	movs	r1, #44	; 0x2c
 8025c06:	fb01 f303 	mul.w	r3, r1, r3
 8025c0a:	4413      	add	r3, r2
 8025c0c:	3360      	adds	r3, #96	; 0x60
 8025c0e:	2201      	movs	r2, #1
 8025c10:	701a      	strb	r2, [r3, #0]
 8025c12:	e0c9      	b.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8025c14:	687a      	ldr	r2, [r7, #4]
 8025c16:	68fb      	ldr	r3, [r7, #12]
 8025c18:	212c      	movs	r1, #44	; 0x2c
 8025c1a:	fb01 f303 	mul.w	r3, r1, r3
 8025c1e:	4413      	add	r3, r2
 8025c20:	3361      	adds	r3, #97	; 0x61
 8025c22:	781b      	ldrb	r3, [r3, #0]
 8025c24:	2b05      	cmp	r3, #5
 8025c26:	d109      	bne.n	8025c3c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8025c28:	687a      	ldr	r2, [r7, #4]
 8025c2a:	68fb      	ldr	r3, [r7, #12]
 8025c2c:	212c      	movs	r1, #44	; 0x2c
 8025c2e:	fb01 f303 	mul.w	r3, r1, r3
 8025c32:	4413      	add	r3, r2
 8025c34:	3360      	adds	r3, #96	; 0x60
 8025c36:	2205      	movs	r2, #5
 8025c38:	701a      	strb	r2, [r3, #0]
 8025c3a:	e0b5      	b.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025c3c:	687a      	ldr	r2, [r7, #4]
 8025c3e:	68fb      	ldr	r3, [r7, #12]
 8025c40:	212c      	movs	r1, #44	; 0x2c
 8025c42:	fb01 f303 	mul.w	r3, r1, r3
 8025c46:	4413      	add	r3, r2
 8025c48:	3361      	adds	r3, #97	; 0x61
 8025c4a:	781b      	ldrb	r3, [r3, #0]
 8025c4c:	2b06      	cmp	r3, #6
 8025c4e:	d009      	beq.n	8025c64 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8025c50:	687a      	ldr	r2, [r7, #4]
 8025c52:	68fb      	ldr	r3, [r7, #12]
 8025c54:	212c      	movs	r1, #44	; 0x2c
 8025c56:	fb01 f303 	mul.w	r3, r1, r3
 8025c5a:	4413      	add	r3, r2
 8025c5c:	3361      	adds	r3, #97	; 0x61
 8025c5e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025c60:	2b08      	cmp	r3, #8
 8025c62:	d150      	bne.n	8025d06 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8025c64:	687a      	ldr	r2, [r7, #4]
 8025c66:	68fb      	ldr	r3, [r7, #12]
 8025c68:	212c      	movs	r1, #44	; 0x2c
 8025c6a:	fb01 f303 	mul.w	r3, r1, r3
 8025c6e:	4413      	add	r3, r2
 8025c70:	335c      	adds	r3, #92	; 0x5c
 8025c72:	681b      	ldr	r3, [r3, #0]
 8025c74:	1c5a      	adds	r2, r3, #1
 8025c76:	6879      	ldr	r1, [r7, #4]
 8025c78:	68fb      	ldr	r3, [r7, #12]
 8025c7a:	202c      	movs	r0, #44	; 0x2c
 8025c7c:	fb00 f303 	mul.w	r3, r0, r3
 8025c80:	440b      	add	r3, r1
 8025c82:	335c      	adds	r3, #92	; 0x5c
 8025c84:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025c86:	687a      	ldr	r2, [r7, #4]
 8025c88:	68fb      	ldr	r3, [r7, #12]
 8025c8a:	212c      	movs	r1, #44	; 0x2c
 8025c8c:	fb01 f303 	mul.w	r3, r1, r3
 8025c90:	4413      	add	r3, r2
 8025c92:	335c      	adds	r3, #92	; 0x5c
 8025c94:	681b      	ldr	r3, [r3, #0]
 8025c96:	2b02      	cmp	r3, #2
 8025c98:	d912      	bls.n	8025cc0 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8025c9a:	687a      	ldr	r2, [r7, #4]
 8025c9c:	68fb      	ldr	r3, [r7, #12]
 8025c9e:	212c      	movs	r1, #44	; 0x2c
 8025ca0:	fb01 f303 	mul.w	r3, r1, r3
 8025ca4:	4413      	add	r3, r2
 8025ca6:	335c      	adds	r3, #92	; 0x5c
 8025ca8:	2200      	movs	r2, #0
 8025caa:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8025cac:	687a      	ldr	r2, [r7, #4]
 8025cae:	68fb      	ldr	r3, [r7, #12]
 8025cb0:	212c      	movs	r1, #44	; 0x2c
 8025cb2:	fb01 f303 	mul.w	r3, r1, r3
 8025cb6:	4413      	add	r3, r2
 8025cb8:	3360      	adds	r3, #96	; 0x60
 8025cba:	2204      	movs	r2, #4
 8025cbc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025cbe:	e073      	b.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025cc0:	687a      	ldr	r2, [r7, #4]
 8025cc2:	68fb      	ldr	r3, [r7, #12]
 8025cc4:	212c      	movs	r1, #44	; 0x2c
 8025cc6:	fb01 f303 	mul.w	r3, r1, r3
 8025cca:	4413      	add	r3, r2
 8025ccc:	3360      	adds	r3, #96	; 0x60
 8025cce:	2202      	movs	r2, #2
 8025cd0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8025cd2:	68fb      	ldr	r3, [r7, #12]
 8025cd4:	015a      	lsls	r2, r3, #5
 8025cd6:	693b      	ldr	r3, [r7, #16]
 8025cd8:	4413      	add	r3, r2
 8025cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025cde:	681b      	ldr	r3, [r3, #0]
 8025ce0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8025ce2:	68bb      	ldr	r3, [r7, #8]
 8025ce4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025ce8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025cea:	68bb      	ldr	r3, [r7, #8]
 8025cec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025cf0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8025cf2:	68fb      	ldr	r3, [r7, #12]
 8025cf4:	015a      	lsls	r2, r3, #5
 8025cf6:	693b      	ldr	r3, [r7, #16]
 8025cf8:	4413      	add	r3, r2
 8025cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025cfe:	461a      	mov	r2, r3
 8025d00:	68bb      	ldr	r3, [r7, #8]
 8025d02:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025d04:	e050      	b.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8025d06:	687a      	ldr	r2, [r7, #4]
 8025d08:	68fb      	ldr	r3, [r7, #12]
 8025d0a:	212c      	movs	r1, #44	; 0x2c
 8025d0c:	fb01 f303 	mul.w	r3, r1, r3
 8025d10:	4413      	add	r3, r2
 8025d12:	3361      	adds	r3, #97	; 0x61
 8025d14:	781b      	ldrb	r3, [r3, #0]
 8025d16:	2b03      	cmp	r3, #3
 8025d18:	d122      	bne.n	8025d60 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8025d1a:	687a      	ldr	r2, [r7, #4]
 8025d1c:	68fb      	ldr	r3, [r7, #12]
 8025d1e:	212c      	movs	r1, #44	; 0x2c
 8025d20:	fb01 f303 	mul.w	r3, r1, r3
 8025d24:	4413      	add	r3, r2
 8025d26:	3360      	adds	r3, #96	; 0x60
 8025d28:	2202      	movs	r2, #2
 8025d2a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8025d2c:	68fb      	ldr	r3, [r7, #12]
 8025d2e:	015a      	lsls	r2, r3, #5
 8025d30:	693b      	ldr	r3, [r7, #16]
 8025d32:	4413      	add	r3, r2
 8025d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d38:	681b      	ldr	r3, [r3, #0]
 8025d3a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8025d3c:	68bb      	ldr	r3, [r7, #8]
 8025d3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025d42:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025d44:	68bb      	ldr	r3, [r7, #8]
 8025d46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025d4a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8025d4c:	68fb      	ldr	r3, [r7, #12]
 8025d4e:	015a      	lsls	r2, r3, #5
 8025d50:	693b      	ldr	r3, [r7, #16]
 8025d52:	4413      	add	r3, r2
 8025d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d58:	461a      	mov	r2, r3
 8025d5a:	68bb      	ldr	r3, [r7, #8]
 8025d5c:	6013      	str	r3, [r2, #0]
 8025d5e:	e023      	b.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8025d60:	687a      	ldr	r2, [r7, #4]
 8025d62:	68fb      	ldr	r3, [r7, #12]
 8025d64:	212c      	movs	r1, #44	; 0x2c
 8025d66:	fb01 f303 	mul.w	r3, r1, r3
 8025d6a:	4413      	add	r3, r2
 8025d6c:	3361      	adds	r3, #97	; 0x61
 8025d6e:	781b      	ldrb	r3, [r3, #0]
 8025d70:	2b07      	cmp	r3, #7
 8025d72:	d119      	bne.n	8025da8 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8025d74:	687a      	ldr	r2, [r7, #4]
 8025d76:	68fb      	ldr	r3, [r7, #12]
 8025d78:	212c      	movs	r1, #44	; 0x2c
 8025d7a:	fb01 f303 	mul.w	r3, r1, r3
 8025d7e:	4413      	add	r3, r2
 8025d80:	335c      	adds	r3, #92	; 0x5c
 8025d82:	681b      	ldr	r3, [r3, #0]
 8025d84:	1c5a      	adds	r2, r3, #1
 8025d86:	6879      	ldr	r1, [r7, #4]
 8025d88:	68fb      	ldr	r3, [r7, #12]
 8025d8a:	202c      	movs	r0, #44	; 0x2c
 8025d8c:	fb00 f303 	mul.w	r3, r0, r3
 8025d90:	440b      	add	r3, r1
 8025d92:	335c      	adds	r3, #92	; 0x5c
 8025d94:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8025d96:	687a      	ldr	r2, [r7, #4]
 8025d98:	68fb      	ldr	r3, [r7, #12]
 8025d9a:	212c      	movs	r1, #44	; 0x2c
 8025d9c:	fb01 f303 	mul.w	r3, r1, r3
 8025da0:	4413      	add	r3, r2
 8025da2:	3360      	adds	r3, #96	; 0x60
 8025da4:	2204      	movs	r2, #4
 8025da6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8025da8:	68fb      	ldr	r3, [r7, #12]
 8025daa:	015a      	lsls	r2, r3, #5
 8025dac:	693b      	ldr	r3, [r7, #16]
 8025dae:	4413      	add	r3, r2
 8025db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025db4:	461a      	mov	r2, r3
 8025db6:	2302      	movs	r3, #2
 8025db8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8025dba:	68fb      	ldr	r3, [r7, #12]
 8025dbc:	b2d9      	uxtb	r1, r3
 8025dbe:	687a      	ldr	r2, [r7, #4]
 8025dc0:	68fb      	ldr	r3, [r7, #12]
 8025dc2:	202c      	movs	r0, #44	; 0x2c
 8025dc4:	fb00 f303 	mul.w	r3, r0, r3
 8025dc8:	4413      	add	r3, r2
 8025dca:	3360      	adds	r3, #96	; 0x60
 8025dcc:	781b      	ldrb	r3, [r3, #0]
 8025dce:	461a      	mov	r2, r3
 8025dd0:	6878      	ldr	r0, [r7, #4]
 8025dd2:	f007 fead 	bl	802db30 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8025dd6:	e061      	b.n	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8025dd8:	68fb      	ldr	r3, [r7, #12]
 8025dda:	015a      	lsls	r2, r3, #5
 8025ddc:	693b      	ldr	r3, [r7, #16]
 8025dde:	4413      	add	r3, r2
 8025de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025de4:	689b      	ldr	r3, [r3, #8]
 8025de6:	f003 0310 	and.w	r3, r3, #16
 8025dea:	2b10      	cmp	r3, #16
 8025dec:	d156      	bne.n	8025e9c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8025dee:	687a      	ldr	r2, [r7, #4]
 8025df0:	68fb      	ldr	r3, [r7, #12]
 8025df2:	212c      	movs	r1, #44	; 0x2c
 8025df4:	fb01 f303 	mul.w	r3, r1, r3
 8025df8:	4413      	add	r3, r2
 8025dfa:	333f      	adds	r3, #63	; 0x3f
 8025dfc:	781b      	ldrb	r3, [r3, #0]
 8025dfe:	2b03      	cmp	r3, #3
 8025e00:	d111      	bne.n	8025e26 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8025e02:	687a      	ldr	r2, [r7, #4]
 8025e04:	68fb      	ldr	r3, [r7, #12]
 8025e06:	212c      	movs	r1, #44	; 0x2c
 8025e08:	fb01 f303 	mul.w	r3, r1, r3
 8025e0c:	4413      	add	r3, r2
 8025e0e:	335c      	adds	r3, #92	; 0x5c
 8025e10:	2200      	movs	r2, #0
 8025e12:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025e14:	687b      	ldr	r3, [r7, #4]
 8025e16:	681b      	ldr	r3, [r3, #0]
 8025e18:	68fa      	ldr	r2, [r7, #12]
 8025e1a:	b2d2      	uxtb	r2, r2
 8025e1c:	4611      	mov	r1, r2
 8025e1e:	4618      	mov	r0, r3
 8025e20:	f005 fbe7 	bl	802b5f2 <USB_HC_Halt>
 8025e24:	e031      	b.n	8025e8a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025e26:	687a      	ldr	r2, [r7, #4]
 8025e28:	68fb      	ldr	r3, [r7, #12]
 8025e2a:	212c      	movs	r1, #44	; 0x2c
 8025e2c:	fb01 f303 	mul.w	r3, r1, r3
 8025e30:	4413      	add	r3, r2
 8025e32:	333f      	adds	r3, #63	; 0x3f
 8025e34:	781b      	ldrb	r3, [r3, #0]
 8025e36:	2b00      	cmp	r3, #0
 8025e38:	d009      	beq.n	8025e4e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8025e3a:	687a      	ldr	r2, [r7, #4]
 8025e3c:	68fb      	ldr	r3, [r7, #12]
 8025e3e:	212c      	movs	r1, #44	; 0x2c
 8025e40:	fb01 f303 	mul.w	r3, r1, r3
 8025e44:	4413      	add	r3, r2
 8025e46:	333f      	adds	r3, #63	; 0x3f
 8025e48:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025e4a:	2b02      	cmp	r3, #2
 8025e4c:	d11d      	bne.n	8025e8a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8025e4e:	687a      	ldr	r2, [r7, #4]
 8025e50:	68fb      	ldr	r3, [r7, #12]
 8025e52:	212c      	movs	r1, #44	; 0x2c
 8025e54:	fb01 f303 	mul.w	r3, r1, r3
 8025e58:	4413      	add	r3, r2
 8025e5a:	335c      	adds	r3, #92	; 0x5c
 8025e5c:	2200      	movs	r2, #0
 8025e5e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8025e60:	687b      	ldr	r3, [r7, #4]
 8025e62:	691b      	ldr	r3, [r3, #16]
 8025e64:	2b00      	cmp	r3, #0
 8025e66:	d110      	bne.n	8025e8a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8025e68:	687a      	ldr	r2, [r7, #4]
 8025e6a:	68fb      	ldr	r3, [r7, #12]
 8025e6c:	212c      	movs	r1, #44	; 0x2c
 8025e6e:	fb01 f303 	mul.w	r3, r1, r3
 8025e72:	4413      	add	r3, r2
 8025e74:	3361      	adds	r3, #97	; 0x61
 8025e76:	2203      	movs	r2, #3
 8025e78:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025e7a:	687b      	ldr	r3, [r7, #4]
 8025e7c:	681b      	ldr	r3, [r3, #0]
 8025e7e:	68fa      	ldr	r2, [r7, #12]
 8025e80:	b2d2      	uxtb	r2, r2
 8025e82:	4611      	mov	r1, r2
 8025e84:	4618      	mov	r0, r3
 8025e86:	f005 fbb4 	bl	802b5f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025e8a:	68fb      	ldr	r3, [r7, #12]
 8025e8c:	015a      	lsls	r2, r3, #5
 8025e8e:	693b      	ldr	r3, [r7, #16]
 8025e90:	4413      	add	r3, r2
 8025e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e96:	461a      	mov	r2, r3
 8025e98:	2310      	movs	r3, #16
 8025e9a:	6093      	str	r3, [r2, #8]
}
 8025e9c:	bf00      	nop
 8025e9e:	3718      	adds	r7, #24
 8025ea0:	46bd      	mov	sp, r7
 8025ea2:	bd80      	pop	{r7, pc}

08025ea4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8025ea4:	b580      	push	{r7, lr}
 8025ea6:	b088      	sub	sp, #32
 8025ea8:	af00      	add	r7, sp, #0
 8025eaa:	6078      	str	r0, [r7, #4]
 8025eac:	460b      	mov	r3, r1
 8025eae:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025eb0:	687b      	ldr	r3, [r7, #4]
 8025eb2:	681b      	ldr	r3, [r3, #0]
 8025eb4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025eb6:	69fb      	ldr	r3, [r7, #28]
 8025eb8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8025eba:	78fb      	ldrb	r3, [r7, #3]
 8025ebc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8025ebe:	697b      	ldr	r3, [r7, #20]
 8025ec0:	015a      	lsls	r2, r3, #5
 8025ec2:	69bb      	ldr	r3, [r7, #24]
 8025ec4:	4413      	add	r3, r2
 8025ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025eca:	689b      	ldr	r3, [r3, #8]
 8025ecc:	f003 0304 	and.w	r3, r3, #4
 8025ed0:	2b04      	cmp	r3, #4
 8025ed2:	d11a      	bne.n	8025f0a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8025ed4:	697b      	ldr	r3, [r7, #20]
 8025ed6:	015a      	lsls	r2, r3, #5
 8025ed8:	69bb      	ldr	r3, [r7, #24]
 8025eda:	4413      	add	r3, r2
 8025edc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ee0:	461a      	mov	r2, r3
 8025ee2:	2304      	movs	r3, #4
 8025ee4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8025ee6:	687a      	ldr	r2, [r7, #4]
 8025ee8:	697b      	ldr	r3, [r7, #20]
 8025eea:	212c      	movs	r1, #44	; 0x2c
 8025eec:	fb01 f303 	mul.w	r3, r1, r3
 8025ef0:	4413      	add	r3, r2
 8025ef2:	3361      	adds	r3, #97	; 0x61
 8025ef4:	2206      	movs	r2, #6
 8025ef6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025ef8:	687b      	ldr	r3, [r7, #4]
 8025efa:	681b      	ldr	r3, [r3, #0]
 8025efc:	697a      	ldr	r2, [r7, #20]
 8025efe:	b2d2      	uxtb	r2, r2
 8025f00:	4611      	mov	r1, r2
 8025f02:	4618      	mov	r0, r3
 8025f04:	f005 fb75 	bl	802b5f2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8025f08:	e331      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8025f0a:	697b      	ldr	r3, [r7, #20]
 8025f0c:	015a      	lsls	r2, r3, #5
 8025f0e:	69bb      	ldr	r3, [r7, #24]
 8025f10:	4413      	add	r3, r2
 8025f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f16:	689b      	ldr	r3, [r3, #8]
 8025f18:	f003 0320 	and.w	r3, r3, #32
 8025f1c:	2b20      	cmp	r3, #32
 8025f1e:	d12e      	bne.n	8025f7e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8025f20:	697b      	ldr	r3, [r7, #20]
 8025f22:	015a      	lsls	r2, r3, #5
 8025f24:	69bb      	ldr	r3, [r7, #24]
 8025f26:	4413      	add	r3, r2
 8025f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f2c:	461a      	mov	r2, r3
 8025f2e:	2320      	movs	r3, #32
 8025f30:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8025f32:	687a      	ldr	r2, [r7, #4]
 8025f34:	697b      	ldr	r3, [r7, #20]
 8025f36:	212c      	movs	r1, #44	; 0x2c
 8025f38:	fb01 f303 	mul.w	r3, r1, r3
 8025f3c:	4413      	add	r3, r2
 8025f3e:	333d      	adds	r3, #61	; 0x3d
 8025f40:	781b      	ldrb	r3, [r3, #0]
 8025f42:	2b01      	cmp	r3, #1
 8025f44:	f040 8313 	bne.w	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8025f48:	687a      	ldr	r2, [r7, #4]
 8025f4a:	697b      	ldr	r3, [r7, #20]
 8025f4c:	212c      	movs	r1, #44	; 0x2c
 8025f4e:	fb01 f303 	mul.w	r3, r1, r3
 8025f52:	4413      	add	r3, r2
 8025f54:	333d      	adds	r3, #61	; 0x3d
 8025f56:	2200      	movs	r2, #0
 8025f58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025f5a:	687a      	ldr	r2, [r7, #4]
 8025f5c:	697b      	ldr	r3, [r7, #20]
 8025f5e:	212c      	movs	r1, #44	; 0x2c
 8025f60:	fb01 f303 	mul.w	r3, r1, r3
 8025f64:	4413      	add	r3, r2
 8025f66:	3360      	adds	r3, #96	; 0x60
 8025f68:	2202      	movs	r2, #2
 8025f6a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025f6c:	687b      	ldr	r3, [r7, #4]
 8025f6e:	681b      	ldr	r3, [r3, #0]
 8025f70:	697a      	ldr	r2, [r7, #20]
 8025f72:	b2d2      	uxtb	r2, r2
 8025f74:	4611      	mov	r1, r2
 8025f76:	4618      	mov	r0, r3
 8025f78:	f005 fb3b 	bl	802b5f2 <USB_HC_Halt>
}
 8025f7c:	e2f7      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8025f7e:	697b      	ldr	r3, [r7, #20]
 8025f80:	015a      	lsls	r2, r3, #5
 8025f82:	69bb      	ldr	r3, [r7, #24]
 8025f84:	4413      	add	r3, r2
 8025f86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f8a:	689b      	ldr	r3, [r3, #8]
 8025f8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8025f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8025f94:	d112      	bne.n	8025fbc <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8025f96:	697b      	ldr	r3, [r7, #20]
 8025f98:	015a      	lsls	r2, r3, #5
 8025f9a:	69bb      	ldr	r3, [r7, #24]
 8025f9c:	4413      	add	r3, r2
 8025f9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025fa2:	461a      	mov	r2, r3
 8025fa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8025fa8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025faa:	687b      	ldr	r3, [r7, #4]
 8025fac:	681b      	ldr	r3, [r3, #0]
 8025fae:	697a      	ldr	r2, [r7, #20]
 8025fb0:	b2d2      	uxtb	r2, r2
 8025fb2:	4611      	mov	r1, r2
 8025fb4:	4618      	mov	r0, r3
 8025fb6:	f005 fb1c 	bl	802b5f2 <USB_HC_Halt>
}
 8025fba:	e2d8      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8025fbc:	697b      	ldr	r3, [r7, #20]
 8025fbe:	015a      	lsls	r2, r3, #5
 8025fc0:	69bb      	ldr	r3, [r7, #24]
 8025fc2:	4413      	add	r3, r2
 8025fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025fc8:	689b      	ldr	r3, [r3, #8]
 8025fca:	f003 0301 	and.w	r3, r3, #1
 8025fce:	2b01      	cmp	r3, #1
 8025fd0:	d140      	bne.n	8026054 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025fd2:	687a      	ldr	r2, [r7, #4]
 8025fd4:	697b      	ldr	r3, [r7, #20]
 8025fd6:	212c      	movs	r1, #44	; 0x2c
 8025fd8:	fb01 f303 	mul.w	r3, r1, r3
 8025fdc:	4413      	add	r3, r2
 8025fde:	335c      	adds	r3, #92	; 0x5c
 8025fe0:	2200      	movs	r2, #0
 8025fe2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8025fe4:	697b      	ldr	r3, [r7, #20]
 8025fe6:	015a      	lsls	r2, r3, #5
 8025fe8:	69bb      	ldr	r3, [r7, #24]
 8025fea:	4413      	add	r3, r2
 8025fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ff0:	689b      	ldr	r3, [r3, #8]
 8025ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025ff6:	2b40      	cmp	r3, #64	; 0x40
 8025ff8:	d111      	bne.n	802601e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8025ffa:	687a      	ldr	r2, [r7, #4]
 8025ffc:	697b      	ldr	r3, [r7, #20]
 8025ffe:	212c      	movs	r1, #44	; 0x2c
 8026000:	fb01 f303 	mul.w	r3, r1, r3
 8026004:	4413      	add	r3, r2
 8026006:	333d      	adds	r3, #61	; 0x3d
 8026008:	2201      	movs	r2, #1
 802600a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 802600c:	697b      	ldr	r3, [r7, #20]
 802600e:	015a      	lsls	r2, r3, #5
 8026010:	69bb      	ldr	r3, [r7, #24]
 8026012:	4413      	add	r3, r2
 8026014:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026018:	461a      	mov	r2, r3
 802601a:	2340      	movs	r3, #64	; 0x40
 802601c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 802601e:	697b      	ldr	r3, [r7, #20]
 8026020:	015a      	lsls	r2, r3, #5
 8026022:	69bb      	ldr	r3, [r7, #24]
 8026024:	4413      	add	r3, r2
 8026026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802602a:	461a      	mov	r2, r3
 802602c:	2301      	movs	r3, #1
 802602e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8026030:	687a      	ldr	r2, [r7, #4]
 8026032:	697b      	ldr	r3, [r7, #20]
 8026034:	212c      	movs	r1, #44	; 0x2c
 8026036:	fb01 f303 	mul.w	r3, r1, r3
 802603a:	4413      	add	r3, r2
 802603c:	3361      	adds	r3, #97	; 0x61
 802603e:	2201      	movs	r2, #1
 8026040:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8026042:	687b      	ldr	r3, [r7, #4]
 8026044:	681b      	ldr	r3, [r3, #0]
 8026046:	697a      	ldr	r2, [r7, #20]
 8026048:	b2d2      	uxtb	r2, r2
 802604a:	4611      	mov	r1, r2
 802604c:	4618      	mov	r0, r3
 802604e:	f005 fad0 	bl	802b5f2 <USB_HC_Halt>
}
 8026052:	e28c      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8026054:	697b      	ldr	r3, [r7, #20]
 8026056:	015a      	lsls	r2, r3, #5
 8026058:	69bb      	ldr	r3, [r7, #24]
 802605a:	4413      	add	r3, r2
 802605c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026060:	689b      	ldr	r3, [r3, #8]
 8026062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026066:	2b40      	cmp	r3, #64	; 0x40
 8026068:	d12c      	bne.n	80260c4 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 802606a:	687a      	ldr	r2, [r7, #4]
 802606c:	697b      	ldr	r3, [r7, #20]
 802606e:	212c      	movs	r1, #44	; 0x2c
 8026070:	fb01 f303 	mul.w	r3, r1, r3
 8026074:	4413      	add	r3, r2
 8026076:	3361      	adds	r3, #97	; 0x61
 8026078:	2204      	movs	r2, #4
 802607a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 802607c:	687a      	ldr	r2, [r7, #4]
 802607e:	697b      	ldr	r3, [r7, #20]
 8026080:	212c      	movs	r1, #44	; 0x2c
 8026082:	fb01 f303 	mul.w	r3, r1, r3
 8026086:	4413      	add	r3, r2
 8026088:	333d      	adds	r3, #61	; 0x3d
 802608a:	2201      	movs	r2, #1
 802608c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 802608e:	687a      	ldr	r2, [r7, #4]
 8026090:	697b      	ldr	r3, [r7, #20]
 8026092:	212c      	movs	r1, #44	; 0x2c
 8026094:	fb01 f303 	mul.w	r3, r1, r3
 8026098:	4413      	add	r3, r2
 802609a:	335c      	adds	r3, #92	; 0x5c
 802609c:	2200      	movs	r2, #0
 802609e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80260a0:	687b      	ldr	r3, [r7, #4]
 80260a2:	681b      	ldr	r3, [r3, #0]
 80260a4:	697a      	ldr	r2, [r7, #20]
 80260a6:	b2d2      	uxtb	r2, r2
 80260a8:	4611      	mov	r1, r2
 80260aa:	4618      	mov	r0, r3
 80260ac:	f005 faa1 	bl	802b5f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80260b0:	697b      	ldr	r3, [r7, #20]
 80260b2:	015a      	lsls	r2, r3, #5
 80260b4:	69bb      	ldr	r3, [r7, #24]
 80260b6:	4413      	add	r3, r2
 80260b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80260bc:	461a      	mov	r2, r3
 80260be:	2340      	movs	r3, #64	; 0x40
 80260c0:	6093      	str	r3, [r2, #8]
}
 80260c2:	e254      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80260c4:	697b      	ldr	r3, [r7, #20]
 80260c6:	015a      	lsls	r2, r3, #5
 80260c8:	69bb      	ldr	r3, [r7, #24]
 80260ca:	4413      	add	r3, r2
 80260cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80260d0:	689b      	ldr	r3, [r3, #8]
 80260d2:	f003 0308 	and.w	r3, r3, #8
 80260d6:	2b08      	cmp	r3, #8
 80260d8:	d11a      	bne.n	8026110 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80260da:	697b      	ldr	r3, [r7, #20]
 80260dc:	015a      	lsls	r2, r3, #5
 80260de:	69bb      	ldr	r3, [r7, #24]
 80260e0:	4413      	add	r3, r2
 80260e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80260e6:	461a      	mov	r2, r3
 80260e8:	2308      	movs	r3, #8
 80260ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80260ec:	687a      	ldr	r2, [r7, #4]
 80260ee:	697b      	ldr	r3, [r7, #20]
 80260f0:	212c      	movs	r1, #44	; 0x2c
 80260f2:	fb01 f303 	mul.w	r3, r1, r3
 80260f6:	4413      	add	r3, r2
 80260f8:	3361      	adds	r3, #97	; 0x61
 80260fa:	2205      	movs	r2, #5
 80260fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80260fe:	687b      	ldr	r3, [r7, #4]
 8026100:	681b      	ldr	r3, [r3, #0]
 8026102:	697a      	ldr	r2, [r7, #20]
 8026104:	b2d2      	uxtb	r2, r2
 8026106:	4611      	mov	r1, r2
 8026108:	4618      	mov	r0, r3
 802610a:	f005 fa72 	bl	802b5f2 <USB_HC_Halt>
}
 802610e:	e22e      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8026110:	697b      	ldr	r3, [r7, #20]
 8026112:	015a      	lsls	r2, r3, #5
 8026114:	69bb      	ldr	r3, [r7, #24]
 8026116:	4413      	add	r3, r2
 8026118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802611c:	689b      	ldr	r3, [r3, #8]
 802611e:	f003 0310 	and.w	r3, r3, #16
 8026122:	2b10      	cmp	r3, #16
 8026124:	d140      	bne.n	80261a8 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8026126:	687a      	ldr	r2, [r7, #4]
 8026128:	697b      	ldr	r3, [r7, #20]
 802612a:	212c      	movs	r1, #44	; 0x2c
 802612c:	fb01 f303 	mul.w	r3, r1, r3
 8026130:	4413      	add	r3, r2
 8026132:	335c      	adds	r3, #92	; 0x5c
 8026134:	2200      	movs	r2, #0
 8026136:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8026138:	687a      	ldr	r2, [r7, #4]
 802613a:	697b      	ldr	r3, [r7, #20]
 802613c:	212c      	movs	r1, #44	; 0x2c
 802613e:	fb01 f303 	mul.w	r3, r1, r3
 8026142:	4413      	add	r3, r2
 8026144:	3361      	adds	r3, #97	; 0x61
 8026146:	2203      	movs	r2, #3
 8026148:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 802614a:	687a      	ldr	r2, [r7, #4]
 802614c:	697b      	ldr	r3, [r7, #20]
 802614e:	212c      	movs	r1, #44	; 0x2c
 8026150:	fb01 f303 	mul.w	r3, r1, r3
 8026154:	4413      	add	r3, r2
 8026156:	333d      	adds	r3, #61	; 0x3d
 8026158:	781b      	ldrb	r3, [r3, #0]
 802615a:	2b00      	cmp	r3, #0
 802615c:	d112      	bne.n	8026184 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 802615e:	687a      	ldr	r2, [r7, #4]
 8026160:	697b      	ldr	r3, [r7, #20]
 8026162:	212c      	movs	r1, #44	; 0x2c
 8026164:	fb01 f303 	mul.w	r3, r1, r3
 8026168:	4413      	add	r3, r2
 802616a:	333c      	adds	r3, #60	; 0x3c
 802616c:	781b      	ldrb	r3, [r3, #0]
 802616e:	2b00      	cmp	r3, #0
 8026170:	d108      	bne.n	8026184 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8026172:	687a      	ldr	r2, [r7, #4]
 8026174:	697b      	ldr	r3, [r7, #20]
 8026176:	212c      	movs	r1, #44	; 0x2c
 8026178:	fb01 f303 	mul.w	r3, r1, r3
 802617c:	4413      	add	r3, r2
 802617e:	333d      	adds	r3, #61	; 0x3d
 8026180:	2201      	movs	r2, #1
 8026182:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8026184:	687b      	ldr	r3, [r7, #4]
 8026186:	681b      	ldr	r3, [r3, #0]
 8026188:	697a      	ldr	r2, [r7, #20]
 802618a:	b2d2      	uxtb	r2, r2
 802618c:	4611      	mov	r1, r2
 802618e:	4618      	mov	r0, r3
 8026190:	f005 fa2f 	bl	802b5f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8026194:	697b      	ldr	r3, [r7, #20]
 8026196:	015a      	lsls	r2, r3, #5
 8026198:	69bb      	ldr	r3, [r7, #24]
 802619a:	4413      	add	r3, r2
 802619c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80261a0:	461a      	mov	r2, r3
 80261a2:	2310      	movs	r3, #16
 80261a4:	6093      	str	r3, [r2, #8]
}
 80261a6:	e1e2      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80261a8:	697b      	ldr	r3, [r7, #20]
 80261aa:	015a      	lsls	r2, r3, #5
 80261ac:	69bb      	ldr	r3, [r7, #24]
 80261ae:	4413      	add	r3, r2
 80261b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80261b4:	689b      	ldr	r3, [r3, #8]
 80261b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80261ba:	2b80      	cmp	r3, #128	; 0x80
 80261bc:	d164      	bne.n	8026288 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80261be:	687b      	ldr	r3, [r7, #4]
 80261c0:	691b      	ldr	r3, [r3, #16]
 80261c2:	2b00      	cmp	r3, #0
 80261c4:	d111      	bne.n	80261ea <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80261c6:	687a      	ldr	r2, [r7, #4]
 80261c8:	697b      	ldr	r3, [r7, #20]
 80261ca:	212c      	movs	r1, #44	; 0x2c
 80261cc:	fb01 f303 	mul.w	r3, r1, r3
 80261d0:	4413      	add	r3, r2
 80261d2:	3361      	adds	r3, #97	; 0x61
 80261d4:	2206      	movs	r2, #6
 80261d6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80261d8:	687b      	ldr	r3, [r7, #4]
 80261da:	681b      	ldr	r3, [r3, #0]
 80261dc:	697a      	ldr	r2, [r7, #20]
 80261de:	b2d2      	uxtb	r2, r2
 80261e0:	4611      	mov	r1, r2
 80261e2:	4618      	mov	r0, r3
 80261e4:	f005 fa05 	bl	802b5f2 <USB_HC_Halt>
 80261e8:	e044      	b.n	8026274 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80261ea:	687a      	ldr	r2, [r7, #4]
 80261ec:	697b      	ldr	r3, [r7, #20]
 80261ee:	212c      	movs	r1, #44	; 0x2c
 80261f0:	fb01 f303 	mul.w	r3, r1, r3
 80261f4:	4413      	add	r3, r2
 80261f6:	335c      	adds	r3, #92	; 0x5c
 80261f8:	681b      	ldr	r3, [r3, #0]
 80261fa:	1c5a      	adds	r2, r3, #1
 80261fc:	6879      	ldr	r1, [r7, #4]
 80261fe:	697b      	ldr	r3, [r7, #20]
 8026200:	202c      	movs	r0, #44	; 0x2c
 8026202:	fb00 f303 	mul.w	r3, r0, r3
 8026206:	440b      	add	r3, r1
 8026208:	335c      	adds	r3, #92	; 0x5c
 802620a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 802620c:	687a      	ldr	r2, [r7, #4]
 802620e:	697b      	ldr	r3, [r7, #20]
 8026210:	212c      	movs	r1, #44	; 0x2c
 8026212:	fb01 f303 	mul.w	r3, r1, r3
 8026216:	4413      	add	r3, r2
 8026218:	335c      	adds	r3, #92	; 0x5c
 802621a:	681b      	ldr	r3, [r3, #0]
 802621c:	2b02      	cmp	r3, #2
 802621e:	d920      	bls.n	8026262 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8026220:	687a      	ldr	r2, [r7, #4]
 8026222:	697b      	ldr	r3, [r7, #20]
 8026224:	212c      	movs	r1, #44	; 0x2c
 8026226:	fb01 f303 	mul.w	r3, r1, r3
 802622a:	4413      	add	r3, r2
 802622c:	335c      	adds	r3, #92	; 0x5c
 802622e:	2200      	movs	r2, #0
 8026230:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8026232:	687a      	ldr	r2, [r7, #4]
 8026234:	697b      	ldr	r3, [r7, #20]
 8026236:	212c      	movs	r1, #44	; 0x2c
 8026238:	fb01 f303 	mul.w	r3, r1, r3
 802623c:	4413      	add	r3, r2
 802623e:	3360      	adds	r3, #96	; 0x60
 8026240:	2204      	movs	r2, #4
 8026242:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8026244:	697b      	ldr	r3, [r7, #20]
 8026246:	b2d9      	uxtb	r1, r3
 8026248:	687a      	ldr	r2, [r7, #4]
 802624a:	697b      	ldr	r3, [r7, #20]
 802624c:	202c      	movs	r0, #44	; 0x2c
 802624e:	fb00 f303 	mul.w	r3, r0, r3
 8026252:	4413      	add	r3, r2
 8026254:	3360      	adds	r3, #96	; 0x60
 8026256:	781b      	ldrb	r3, [r3, #0]
 8026258:	461a      	mov	r2, r3
 802625a:	6878      	ldr	r0, [r7, #4]
 802625c:	f007 fc68 	bl	802db30 <HAL_HCD_HC_NotifyURBChange_Callback>
 8026260:	e008      	b.n	8026274 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8026262:	687a      	ldr	r2, [r7, #4]
 8026264:	697b      	ldr	r3, [r7, #20]
 8026266:	212c      	movs	r1, #44	; 0x2c
 8026268:	fb01 f303 	mul.w	r3, r1, r3
 802626c:	4413      	add	r3, r2
 802626e:	3360      	adds	r3, #96	; 0x60
 8026270:	2202      	movs	r2, #2
 8026272:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8026274:	697b      	ldr	r3, [r7, #20]
 8026276:	015a      	lsls	r2, r3, #5
 8026278:	69bb      	ldr	r3, [r7, #24]
 802627a:	4413      	add	r3, r2
 802627c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026280:	461a      	mov	r2, r3
 8026282:	2380      	movs	r3, #128	; 0x80
 8026284:	6093      	str	r3, [r2, #8]
}
 8026286:	e172      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8026288:	697b      	ldr	r3, [r7, #20]
 802628a:	015a      	lsls	r2, r3, #5
 802628c:	69bb      	ldr	r3, [r7, #24]
 802628e:	4413      	add	r3, r2
 8026290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026294:	689b      	ldr	r3, [r3, #8]
 8026296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802629a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802629e:	d11b      	bne.n	80262d8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80262a0:	687a      	ldr	r2, [r7, #4]
 80262a2:	697b      	ldr	r3, [r7, #20]
 80262a4:	212c      	movs	r1, #44	; 0x2c
 80262a6:	fb01 f303 	mul.w	r3, r1, r3
 80262aa:	4413      	add	r3, r2
 80262ac:	3361      	adds	r3, #97	; 0x61
 80262ae:	2208      	movs	r2, #8
 80262b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80262b2:	687b      	ldr	r3, [r7, #4]
 80262b4:	681b      	ldr	r3, [r3, #0]
 80262b6:	697a      	ldr	r2, [r7, #20]
 80262b8:	b2d2      	uxtb	r2, r2
 80262ba:	4611      	mov	r1, r2
 80262bc:	4618      	mov	r0, r3
 80262be:	f005 f998 	bl	802b5f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80262c2:	697b      	ldr	r3, [r7, #20]
 80262c4:	015a      	lsls	r2, r3, #5
 80262c6:	69bb      	ldr	r3, [r7, #24]
 80262c8:	4413      	add	r3, r2
 80262ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80262ce:	461a      	mov	r2, r3
 80262d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80262d4:	6093      	str	r3, [r2, #8]
}
 80262d6:	e14a      	b.n	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80262d8:	697b      	ldr	r3, [r7, #20]
 80262da:	015a      	lsls	r2, r3, #5
 80262dc:	69bb      	ldr	r3, [r7, #24]
 80262de:	4413      	add	r3, r2
 80262e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80262e4:	689b      	ldr	r3, [r3, #8]
 80262e6:	f003 0302 	and.w	r3, r3, #2
 80262ea:	2b02      	cmp	r3, #2
 80262ec:	f040 813f 	bne.w	802656e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80262f0:	687a      	ldr	r2, [r7, #4]
 80262f2:	697b      	ldr	r3, [r7, #20]
 80262f4:	212c      	movs	r1, #44	; 0x2c
 80262f6:	fb01 f303 	mul.w	r3, r1, r3
 80262fa:	4413      	add	r3, r2
 80262fc:	3361      	adds	r3, #97	; 0x61
 80262fe:	781b      	ldrb	r3, [r3, #0]
 8026300:	2b01      	cmp	r3, #1
 8026302:	d17d      	bne.n	8026400 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8026304:	687a      	ldr	r2, [r7, #4]
 8026306:	697b      	ldr	r3, [r7, #20]
 8026308:	212c      	movs	r1, #44	; 0x2c
 802630a:	fb01 f303 	mul.w	r3, r1, r3
 802630e:	4413      	add	r3, r2
 8026310:	3360      	adds	r3, #96	; 0x60
 8026312:	2201      	movs	r2, #1
 8026314:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8026316:	687a      	ldr	r2, [r7, #4]
 8026318:	697b      	ldr	r3, [r7, #20]
 802631a:	212c      	movs	r1, #44	; 0x2c
 802631c:	fb01 f303 	mul.w	r3, r1, r3
 8026320:	4413      	add	r3, r2
 8026322:	333f      	adds	r3, #63	; 0x3f
 8026324:	781b      	ldrb	r3, [r3, #0]
 8026326:	2b02      	cmp	r3, #2
 8026328:	d00a      	beq.n	8026340 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 802632a:	687a      	ldr	r2, [r7, #4]
 802632c:	697b      	ldr	r3, [r7, #20]
 802632e:	212c      	movs	r1, #44	; 0x2c
 8026330:	fb01 f303 	mul.w	r3, r1, r3
 8026334:	4413      	add	r3, r2
 8026336:	333f      	adds	r3, #63	; 0x3f
 8026338:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 802633a:	2b03      	cmp	r3, #3
 802633c:	f040 8100 	bne.w	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8026340:	687b      	ldr	r3, [r7, #4]
 8026342:	691b      	ldr	r3, [r3, #16]
 8026344:	2b00      	cmp	r3, #0
 8026346:	d113      	bne.n	8026370 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8026348:	687a      	ldr	r2, [r7, #4]
 802634a:	697b      	ldr	r3, [r7, #20]
 802634c:	212c      	movs	r1, #44	; 0x2c
 802634e:	fb01 f303 	mul.w	r3, r1, r3
 8026352:	4413      	add	r3, r2
 8026354:	3355      	adds	r3, #85	; 0x55
 8026356:	781b      	ldrb	r3, [r3, #0]
 8026358:	f083 0301 	eor.w	r3, r3, #1
 802635c:	b2d8      	uxtb	r0, r3
 802635e:	687a      	ldr	r2, [r7, #4]
 8026360:	697b      	ldr	r3, [r7, #20]
 8026362:	212c      	movs	r1, #44	; 0x2c
 8026364:	fb01 f303 	mul.w	r3, r1, r3
 8026368:	4413      	add	r3, r2
 802636a:	3355      	adds	r3, #85	; 0x55
 802636c:	4602      	mov	r2, r0
 802636e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8026370:	687b      	ldr	r3, [r7, #4]
 8026372:	691b      	ldr	r3, [r3, #16]
 8026374:	2b01      	cmp	r3, #1
 8026376:	f040 80e3 	bne.w	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
 802637a:	687a      	ldr	r2, [r7, #4]
 802637c:	697b      	ldr	r3, [r7, #20]
 802637e:	212c      	movs	r1, #44	; 0x2c
 8026380:	fb01 f303 	mul.w	r3, r1, r3
 8026384:	4413      	add	r3, r2
 8026386:	334c      	adds	r3, #76	; 0x4c
 8026388:	681b      	ldr	r3, [r3, #0]
 802638a:	2b00      	cmp	r3, #0
 802638c:	f000 80d8 	beq.w	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8026390:	687a      	ldr	r2, [r7, #4]
 8026392:	697b      	ldr	r3, [r7, #20]
 8026394:	212c      	movs	r1, #44	; 0x2c
 8026396:	fb01 f303 	mul.w	r3, r1, r3
 802639a:	4413      	add	r3, r2
 802639c:	334c      	adds	r3, #76	; 0x4c
 802639e:	681b      	ldr	r3, [r3, #0]
 80263a0:	6879      	ldr	r1, [r7, #4]
 80263a2:	697a      	ldr	r2, [r7, #20]
 80263a4:	202c      	movs	r0, #44	; 0x2c
 80263a6:	fb00 f202 	mul.w	r2, r0, r2
 80263aa:	440a      	add	r2, r1
 80263ac:	3240      	adds	r2, #64	; 0x40
 80263ae:	8812      	ldrh	r2, [r2, #0]
 80263b0:	4413      	add	r3, r2
 80263b2:	3b01      	subs	r3, #1
 80263b4:	6879      	ldr	r1, [r7, #4]
 80263b6:	697a      	ldr	r2, [r7, #20]
 80263b8:	202c      	movs	r0, #44	; 0x2c
 80263ba:	fb00 f202 	mul.w	r2, r0, r2
 80263be:	440a      	add	r2, r1
 80263c0:	3240      	adds	r2, #64	; 0x40
 80263c2:	8812      	ldrh	r2, [r2, #0]
 80263c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80263c8:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80263ca:	68fb      	ldr	r3, [r7, #12]
 80263cc:	f003 0301 	and.w	r3, r3, #1
 80263d0:	2b00      	cmp	r3, #0
 80263d2:	f000 80b5 	beq.w	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80263d6:	687a      	ldr	r2, [r7, #4]
 80263d8:	697b      	ldr	r3, [r7, #20]
 80263da:	212c      	movs	r1, #44	; 0x2c
 80263dc:	fb01 f303 	mul.w	r3, r1, r3
 80263e0:	4413      	add	r3, r2
 80263e2:	3355      	adds	r3, #85	; 0x55
 80263e4:	781b      	ldrb	r3, [r3, #0]
 80263e6:	f083 0301 	eor.w	r3, r3, #1
 80263ea:	b2d8      	uxtb	r0, r3
 80263ec:	687a      	ldr	r2, [r7, #4]
 80263ee:	697b      	ldr	r3, [r7, #20]
 80263f0:	212c      	movs	r1, #44	; 0x2c
 80263f2:	fb01 f303 	mul.w	r3, r1, r3
 80263f6:	4413      	add	r3, r2
 80263f8:	3355      	adds	r3, #85	; 0x55
 80263fa:	4602      	mov	r2, r0
 80263fc:	701a      	strb	r2, [r3, #0]
 80263fe:	e09f      	b.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8026400:	687a      	ldr	r2, [r7, #4]
 8026402:	697b      	ldr	r3, [r7, #20]
 8026404:	212c      	movs	r1, #44	; 0x2c
 8026406:	fb01 f303 	mul.w	r3, r1, r3
 802640a:	4413      	add	r3, r2
 802640c:	3361      	adds	r3, #97	; 0x61
 802640e:	781b      	ldrb	r3, [r3, #0]
 8026410:	2b03      	cmp	r3, #3
 8026412:	d109      	bne.n	8026428 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8026414:	687a      	ldr	r2, [r7, #4]
 8026416:	697b      	ldr	r3, [r7, #20]
 8026418:	212c      	movs	r1, #44	; 0x2c
 802641a:	fb01 f303 	mul.w	r3, r1, r3
 802641e:	4413      	add	r3, r2
 8026420:	3360      	adds	r3, #96	; 0x60
 8026422:	2202      	movs	r2, #2
 8026424:	701a      	strb	r2, [r3, #0]
 8026426:	e08b      	b.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8026428:	687a      	ldr	r2, [r7, #4]
 802642a:	697b      	ldr	r3, [r7, #20]
 802642c:	212c      	movs	r1, #44	; 0x2c
 802642e:	fb01 f303 	mul.w	r3, r1, r3
 8026432:	4413      	add	r3, r2
 8026434:	3361      	adds	r3, #97	; 0x61
 8026436:	781b      	ldrb	r3, [r3, #0]
 8026438:	2b04      	cmp	r3, #4
 802643a:	d109      	bne.n	8026450 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 802643c:	687a      	ldr	r2, [r7, #4]
 802643e:	697b      	ldr	r3, [r7, #20]
 8026440:	212c      	movs	r1, #44	; 0x2c
 8026442:	fb01 f303 	mul.w	r3, r1, r3
 8026446:	4413      	add	r3, r2
 8026448:	3360      	adds	r3, #96	; 0x60
 802644a:	2202      	movs	r2, #2
 802644c:	701a      	strb	r2, [r3, #0]
 802644e:	e077      	b.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8026450:	687a      	ldr	r2, [r7, #4]
 8026452:	697b      	ldr	r3, [r7, #20]
 8026454:	212c      	movs	r1, #44	; 0x2c
 8026456:	fb01 f303 	mul.w	r3, r1, r3
 802645a:	4413      	add	r3, r2
 802645c:	3361      	adds	r3, #97	; 0x61
 802645e:	781b      	ldrb	r3, [r3, #0]
 8026460:	2b05      	cmp	r3, #5
 8026462:	d109      	bne.n	8026478 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8026464:	687a      	ldr	r2, [r7, #4]
 8026466:	697b      	ldr	r3, [r7, #20]
 8026468:	212c      	movs	r1, #44	; 0x2c
 802646a:	fb01 f303 	mul.w	r3, r1, r3
 802646e:	4413      	add	r3, r2
 8026470:	3360      	adds	r3, #96	; 0x60
 8026472:	2205      	movs	r2, #5
 8026474:	701a      	strb	r2, [r3, #0]
 8026476:	e063      	b.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8026478:	687a      	ldr	r2, [r7, #4]
 802647a:	697b      	ldr	r3, [r7, #20]
 802647c:	212c      	movs	r1, #44	; 0x2c
 802647e:	fb01 f303 	mul.w	r3, r1, r3
 8026482:	4413      	add	r3, r2
 8026484:	3361      	adds	r3, #97	; 0x61
 8026486:	781b      	ldrb	r3, [r3, #0]
 8026488:	2b06      	cmp	r3, #6
 802648a:	d009      	beq.n	80264a0 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 802648c:	687a      	ldr	r2, [r7, #4]
 802648e:	697b      	ldr	r3, [r7, #20]
 8026490:	212c      	movs	r1, #44	; 0x2c
 8026492:	fb01 f303 	mul.w	r3, r1, r3
 8026496:	4413      	add	r3, r2
 8026498:	3361      	adds	r3, #97	; 0x61
 802649a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 802649c:	2b08      	cmp	r3, #8
 802649e:	d14f      	bne.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80264a0:	687a      	ldr	r2, [r7, #4]
 80264a2:	697b      	ldr	r3, [r7, #20]
 80264a4:	212c      	movs	r1, #44	; 0x2c
 80264a6:	fb01 f303 	mul.w	r3, r1, r3
 80264aa:	4413      	add	r3, r2
 80264ac:	335c      	adds	r3, #92	; 0x5c
 80264ae:	681b      	ldr	r3, [r3, #0]
 80264b0:	1c5a      	adds	r2, r3, #1
 80264b2:	6879      	ldr	r1, [r7, #4]
 80264b4:	697b      	ldr	r3, [r7, #20]
 80264b6:	202c      	movs	r0, #44	; 0x2c
 80264b8:	fb00 f303 	mul.w	r3, r0, r3
 80264bc:	440b      	add	r3, r1
 80264be:	335c      	adds	r3, #92	; 0x5c
 80264c0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80264c2:	687a      	ldr	r2, [r7, #4]
 80264c4:	697b      	ldr	r3, [r7, #20]
 80264c6:	212c      	movs	r1, #44	; 0x2c
 80264c8:	fb01 f303 	mul.w	r3, r1, r3
 80264cc:	4413      	add	r3, r2
 80264ce:	335c      	adds	r3, #92	; 0x5c
 80264d0:	681b      	ldr	r3, [r3, #0]
 80264d2:	2b02      	cmp	r3, #2
 80264d4:	d912      	bls.n	80264fc <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80264d6:	687a      	ldr	r2, [r7, #4]
 80264d8:	697b      	ldr	r3, [r7, #20]
 80264da:	212c      	movs	r1, #44	; 0x2c
 80264dc:	fb01 f303 	mul.w	r3, r1, r3
 80264e0:	4413      	add	r3, r2
 80264e2:	335c      	adds	r3, #92	; 0x5c
 80264e4:	2200      	movs	r2, #0
 80264e6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80264e8:	687a      	ldr	r2, [r7, #4]
 80264ea:	697b      	ldr	r3, [r7, #20]
 80264ec:	212c      	movs	r1, #44	; 0x2c
 80264ee:	fb01 f303 	mul.w	r3, r1, r3
 80264f2:	4413      	add	r3, r2
 80264f4:	3360      	adds	r3, #96	; 0x60
 80264f6:	2204      	movs	r2, #4
 80264f8:	701a      	strb	r2, [r3, #0]
 80264fa:	e021      	b.n	8026540 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80264fc:	687a      	ldr	r2, [r7, #4]
 80264fe:	697b      	ldr	r3, [r7, #20]
 8026500:	212c      	movs	r1, #44	; 0x2c
 8026502:	fb01 f303 	mul.w	r3, r1, r3
 8026506:	4413      	add	r3, r2
 8026508:	3360      	adds	r3, #96	; 0x60
 802650a:	2202      	movs	r2, #2
 802650c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 802650e:	697b      	ldr	r3, [r7, #20]
 8026510:	015a      	lsls	r2, r3, #5
 8026512:	69bb      	ldr	r3, [r7, #24]
 8026514:	4413      	add	r3, r2
 8026516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802651a:	681b      	ldr	r3, [r3, #0]
 802651c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802651e:	693b      	ldr	r3, [r7, #16]
 8026520:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8026524:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8026526:	693b      	ldr	r3, [r7, #16]
 8026528:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802652c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 802652e:	697b      	ldr	r3, [r7, #20]
 8026530:	015a      	lsls	r2, r3, #5
 8026532:	69bb      	ldr	r3, [r7, #24]
 8026534:	4413      	add	r3, r2
 8026536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802653a:	461a      	mov	r2, r3
 802653c:	693b      	ldr	r3, [r7, #16]
 802653e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8026540:	697b      	ldr	r3, [r7, #20]
 8026542:	015a      	lsls	r2, r3, #5
 8026544:	69bb      	ldr	r3, [r7, #24]
 8026546:	4413      	add	r3, r2
 8026548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802654c:	461a      	mov	r2, r3
 802654e:	2302      	movs	r3, #2
 8026550:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8026552:	697b      	ldr	r3, [r7, #20]
 8026554:	b2d9      	uxtb	r1, r3
 8026556:	687a      	ldr	r2, [r7, #4]
 8026558:	697b      	ldr	r3, [r7, #20]
 802655a:	202c      	movs	r0, #44	; 0x2c
 802655c:	fb00 f303 	mul.w	r3, r0, r3
 8026560:	4413      	add	r3, r2
 8026562:	3360      	adds	r3, #96	; 0x60
 8026564:	781b      	ldrb	r3, [r3, #0]
 8026566:	461a      	mov	r2, r3
 8026568:	6878      	ldr	r0, [r7, #4]
 802656a:	f007 fae1 	bl	802db30 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 802656e:	bf00      	nop
 8026570:	3720      	adds	r7, #32
 8026572:	46bd      	mov	sp, r7
 8026574:	bd80      	pop	{r7, pc}

08026576 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8026576:	b580      	push	{r7, lr}
 8026578:	b08a      	sub	sp, #40	; 0x28
 802657a:	af00      	add	r7, sp, #0
 802657c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 802657e:	687b      	ldr	r3, [r7, #4]
 8026580:	681b      	ldr	r3, [r3, #0]
 8026582:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8026584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026586:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8026588:	687b      	ldr	r3, [r7, #4]
 802658a:	681b      	ldr	r3, [r3, #0]
 802658c:	6a1b      	ldr	r3, [r3, #32]
 802658e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8026590:	69fb      	ldr	r3, [r7, #28]
 8026592:	f003 030f 	and.w	r3, r3, #15
 8026596:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8026598:	69fb      	ldr	r3, [r7, #28]
 802659a:	0c5b      	lsrs	r3, r3, #17
 802659c:	f003 030f 	and.w	r3, r3, #15
 80265a0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80265a2:	69fb      	ldr	r3, [r7, #28]
 80265a4:	091b      	lsrs	r3, r3, #4
 80265a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80265aa:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80265ac:	697b      	ldr	r3, [r7, #20]
 80265ae:	2b02      	cmp	r3, #2
 80265b0:	d004      	beq.n	80265bc <HCD_RXQLVL_IRQHandler+0x46>
 80265b2:	697b      	ldr	r3, [r7, #20]
 80265b4:	2b05      	cmp	r3, #5
 80265b6:	f000 80a9 	beq.w	802670c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80265ba:	e0aa      	b.n	8026712 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80265bc:	693b      	ldr	r3, [r7, #16]
 80265be:	2b00      	cmp	r3, #0
 80265c0:	f000 80a6 	beq.w	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
 80265c4:	687a      	ldr	r2, [r7, #4]
 80265c6:	69bb      	ldr	r3, [r7, #24]
 80265c8:	212c      	movs	r1, #44	; 0x2c
 80265ca:	fb01 f303 	mul.w	r3, r1, r3
 80265ce:	4413      	add	r3, r2
 80265d0:	3344      	adds	r3, #68	; 0x44
 80265d2:	681b      	ldr	r3, [r3, #0]
 80265d4:	2b00      	cmp	r3, #0
 80265d6:	f000 809b 	beq.w	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80265da:	687a      	ldr	r2, [r7, #4]
 80265dc:	69bb      	ldr	r3, [r7, #24]
 80265de:	212c      	movs	r1, #44	; 0x2c
 80265e0:	fb01 f303 	mul.w	r3, r1, r3
 80265e4:	4413      	add	r3, r2
 80265e6:	3350      	adds	r3, #80	; 0x50
 80265e8:	681a      	ldr	r2, [r3, #0]
 80265ea:	693b      	ldr	r3, [r7, #16]
 80265ec:	441a      	add	r2, r3
 80265ee:	6879      	ldr	r1, [r7, #4]
 80265f0:	69bb      	ldr	r3, [r7, #24]
 80265f2:	202c      	movs	r0, #44	; 0x2c
 80265f4:	fb00 f303 	mul.w	r3, r0, r3
 80265f8:	440b      	add	r3, r1
 80265fa:	334c      	adds	r3, #76	; 0x4c
 80265fc:	681b      	ldr	r3, [r3, #0]
 80265fe:	429a      	cmp	r2, r3
 8026600:	d87a      	bhi.n	80266f8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8026602:	687b      	ldr	r3, [r7, #4]
 8026604:	6818      	ldr	r0, [r3, #0]
 8026606:	687a      	ldr	r2, [r7, #4]
 8026608:	69bb      	ldr	r3, [r7, #24]
 802660a:	212c      	movs	r1, #44	; 0x2c
 802660c:	fb01 f303 	mul.w	r3, r1, r3
 8026610:	4413      	add	r3, r2
 8026612:	3344      	adds	r3, #68	; 0x44
 8026614:	681b      	ldr	r3, [r3, #0]
 8026616:	693a      	ldr	r2, [r7, #16]
 8026618:	b292      	uxth	r2, r2
 802661a:	4619      	mov	r1, r3
 802661c:	f004 fb40 	bl	802aca0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8026620:	687a      	ldr	r2, [r7, #4]
 8026622:	69bb      	ldr	r3, [r7, #24]
 8026624:	212c      	movs	r1, #44	; 0x2c
 8026626:	fb01 f303 	mul.w	r3, r1, r3
 802662a:	4413      	add	r3, r2
 802662c:	3344      	adds	r3, #68	; 0x44
 802662e:	681a      	ldr	r2, [r3, #0]
 8026630:	693b      	ldr	r3, [r7, #16]
 8026632:	441a      	add	r2, r3
 8026634:	6879      	ldr	r1, [r7, #4]
 8026636:	69bb      	ldr	r3, [r7, #24]
 8026638:	202c      	movs	r0, #44	; 0x2c
 802663a:	fb00 f303 	mul.w	r3, r0, r3
 802663e:	440b      	add	r3, r1
 8026640:	3344      	adds	r3, #68	; 0x44
 8026642:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8026644:	687a      	ldr	r2, [r7, #4]
 8026646:	69bb      	ldr	r3, [r7, #24]
 8026648:	212c      	movs	r1, #44	; 0x2c
 802664a:	fb01 f303 	mul.w	r3, r1, r3
 802664e:	4413      	add	r3, r2
 8026650:	3350      	adds	r3, #80	; 0x50
 8026652:	681a      	ldr	r2, [r3, #0]
 8026654:	693b      	ldr	r3, [r7, #16]
 8026656:	441a      	add	r2, r3
 8026658:	6879      	ldr	r1, [r7, #4]
 802665a:	69bb      	ldr	r3, [r7, #24]
 802665c:	202c      	movs	r0, #44	; 0x2c
 802665e:	fb00 f303 	mul.w	r3, r0, r3
 8026662:	440b      	add	r3, r1
 8026664:	3350      	adds	r3, #80	; 0x50
 8026666:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8026668:	69bb      	ldr	r3, [r7, #24]
 802666a:	015a      	lsls	r2, r3, #5
 802666c:	6a3b      	ldr	r3, [r7, #32]
 802666e:	4413      	add	r3, r2
 8026670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026674:	691b      	ldr	r3, [r3, #16]
 8026676:	0cdb      	lsrs	r3, r3, #19
 8026678:	f3c3 0309 	ubfx	r3, r3, #0, #10
 802667c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 802667e:	687a      	ldr	r2, [r7, #4]
 8026680:	69bb      	ldr	r3, [r7, #24]
 8026682:	212c      	movs	r1, #44	; 0x2c
 8026684:	fb01 f303 	mul.w	r3, r1, r3
 8026688:	4413      	add	r3, r2
 802668a:	3340      	adds	r3, #64	; 0x40
 802668c:	881b      	ldrh	r3, [r3, #0]
 802668e:	461a      	mov	r2, r3
 8026690:	693b      	ldr	r3, [r7, #16]
 8026692:	4293      	cmp	r3, r2
 8026694:	d13c      	bne.n	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
 8026696:	68fb      	ldr	r3, [r7, #12]
 8026698:	2b00      	cmp	r3, #0
 802669a:	d039      	beq.n	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 802669c:	69bb      	ldr	r3, [r7, #24]
 802669e:	015a      	lsls	r2, r3, #5
 80266a0:	6a3b      	ldr	r3, [r7, #32]
 80266a2:	4413      	add	r3, r2
 80266a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80266a8:	681b      	ldr	r3, [r3, #0]
 80266aa:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80266ac:	68bb      	ldr	r3, [r7, #8]
 80266ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80266b2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80266b4:	68bb      	ldr	r3, [r7, #8]
 80266b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80266ba:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80266bc:	69bb      	ldr	r3, [r7, #24]
 80266be:	015a      	lsls	r2, r3, #5
 80266c0:	6a3b      	ldr	r3, [r7, #32]
 80266c2:	4413      	add	r3, r2
 80266c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80266c8:	461a      	mov	r2, r3
 80266ca:	68bb      	ldr	r3, [r7, #8]
 80266cc:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80266ce:	687a      	ldr	r2, [r7, #4]
 80266d0:	69bb      	ldr	r3, [r7, #24]
 80266d2:	212c      	movs	r1, #44	; 0x2c
 80266d4:	fb01 f303 	mul.w	r3, r1, r3
 80266d8:	4413      	add	r3, r2
 80266da:	3354      	adds	r3, #84	; 0x54
 80266dc:	781b      	ldrb	r3, [r3, #0]
 80266de:	f083 0301 	eor.w	r3, r3, #1
 80266e2:	b2d8      	uxtb	r0, r3
 80266e4:	687a      	ldr	r2, [r7, #4]
 80266e6:	69bb      	ldr	r3, [r7, #24]
 80266e8:	212c      	movs	r1, #44	; 0x2c
 80266ea:	fb01 f303 	mul.w	r3, r1, r3
 80266ee:	4413      	add	r3, r2
 80266f0:	3354      	adds	r3, #84	; 0x54
 80266f2:	4602      	mov	r2, r0
 80266f4:	701a      	strb	r2, [r3, #0]
      break;
 80266f6:	e00b      	b.n	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80266f8:	687a      	ldr	r2, [r7, #4]
 80266fa:	69bb      	ldr	r3, [r7, #24]
 80266fc:	212c      	movs	r1, #44	; 0x2c
 80266fe:	fb01 f303 	mul.w	r3, r1, r3
 8026702:	4413      	add	r3, r2
 8026704:	3360      	adds	r3, #96	; 0x60
 8026706:	2204      	movs	r2, #4
 8026708:	701a      	strb	r2, [r3, #0]
      break;
 802670a:	e001      	b.n	8026710 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 802670c:	bf00      	nop
 802670e:	e000      	b.n	8026712 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8026710:	bf00      	nop
  }
}
 8026712:	bf00      	nop
 8026714:	3728      	adds	r7, #40	; 0x28
 8026716:	46bd      	mov	sp, r7
 8026718:	bd80      	pop	{r7, pc}

0802671a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 802671a:	b580      	push	{r7, lr}
 802671c:	b086      	sub	sp, #24
 802671e:	af00      	add	r7, sp, #0
 8026720:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8026722:	687b      	ldr	r3, [r7, #4]
 8026724:	681b      	ldr	r3, [r3, #0]
 8026726:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8026728:	697b      	ldr	r3, [r7, #20]
 802672a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 802672c:	693b      	ldr	r3, [r7, #16]
 802672e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8026732:	681b      	ldr	r3, [r3, #0]
 8026734:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8026736:	693b      	ldr	r3, [r7, #16]
 8026738:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802673c:	681b      	ldr	r3, [r3, #0]
 802673e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8026740:	68bb      	ldr	r3, [r7, #8]
 8026742:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8026746:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8026748:	68fb      	ldr	r3, [r7, #12]
 802674a:	f003 0302 	and.w	r3, r3, #2
 802674e:	2b02      	cmp	r3, #2
 8026750:	d10b      	bne.n	802676a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8026752:	68fb      	ldr	r3, [r7, #12]
 8026754:	f003 0301 	and.w	r3, r3, #1
 8026758:	2b01      	cmp	r3, #1
 802675a:	d102      	bne.n	8026762 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 802675c:	6878      	ldr	r0, [r7, #4]
 802675e:	f007 f9cb 	bl	802daf8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8026762:	68bb      	ldr	r3, [r7, #8]
 8026764:	f043 0302 	orr.w	r3, r3, #2
 8026768:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 802676a:	68fb      	ldr	r3, [r7, #12]
 802676c:	f003 0308 	and.w	r3, r3, #8
 8026770:	2b08      	cmp	r3, #8
 8026772:	d132      	bne.n	80267da <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8026774:	68bb      	ldr	r3, [r7, #8]
 8026776:	f043 0308 	orr.w	r3, r3, #8
 802677a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 802677c:	68fb      	ldr	r3, [r7, #12]
 802677e:	f003 0304 	and.w	r3, r3, #4
 8026782:	2b04      	cmp	r3, #4
 8026784:	d126      	bne.n	80267d4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8026786:	687b      	ldr	r3, [r7, #4]
 8026788:	699b      	ldr	r3, [r3, #24]
 802678a:	2b02      	cmp	r3, #2
 802678c:	d113      	bne.n	80267b6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 802678e:	68fb      	ldr	r3, [r7, #12]
 8026790:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8026794:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8026798:	d106      	bne.n	80267a8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 802679a:	687b      	ldr	r3, [r7, #4]
 802679c:	681b      	ldr	r3, [r3, #0]
 802679e:	2102      	movs	r1, #2
 80267a0:	4618      	mov	r0, r3
 80267a2:	f004 fbeb 	bl	802af7c <USB_InitFSLSPClkSel>
 80267a6:	e011      	b.n	80267cc <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80267a8:	687b      	ldr	r3, [r7, #4]
 80267aa:	681b      	ldr	r3, [r3, #0]
 80267ac:	2101      	movs	r1, #1
 80267ae:	4618      	mov	r0, r3
 80267b0:	f004 fbe4 	bl	802af7c <USB_InitFSLSPClkSel>
 80267b4:	e00a      	b.n	80267cc <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80267b6:	687b      	ldr	r3, [r7, #4]
 80267b8:	68db      	ldr	r3, [r3, #12]
 80267ba:	2b01      	cmp	r3, #1
 80267bc:	d106      	bne.n	80267cc <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80267be:	693b      	ldr	r3, [r7, #16]
 80267c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80267c4:	461a      	mov	r2, r3
 80267c6:	f64e 2360 	movw	r3, #60000	; 0xea60
 80267ca:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80267cc:	6878      	ldr	r0, [r7, #4]
 80267ce:	f007 f9bd 	bl	802db4c <HAL_HCD_PortEnabled_Callback>
 80267d2:	e002      	b.n	80267da <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80267d4:	6878      	ldr	r0, [r7, #4]
 80267d6:	f007 f9c7 	bl	802db68 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80267da:	68fb      	ldr	r3, [r7, #12]
 80267dc:	f003 0320 	and.w	r3, r3, #32
 80267e0:	2b20      	cmp	r3, #32
 80267e2:	d103      	bne.n	80267ec <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80267e4:	68bb      	ldr	r3, [r7, #8]
 80267e6:	f043 0320 	orr.w	r3, r3, #32
 80267ea:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80267ec:	693b      	ldr	r3, [r7, #16]
 80267ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80267f2:	461a      	mov	r2, r3
 80267f4:	68bb      	ldr	r3, [r7, #8]
 80267f6:	6013      	str	r3, [r2, #0]
}
 80267f8:	bf00      	nop
 80267fa:	3718      	adds	r7, #24
 80267fc:	46bd      	mov	sp, r7
 80267fe:	bd80      	pop	{r7, pc}

08026800 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8026800:	b580      	push	{r7, lr}
 8026802:	b084      	sub	sp, #16
 8026804:	af00      	add	r7, sp, #0
 8026806:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8026808:	687b      	ldr	r3, [r7, #4]
 802680a:	2b00      	cmp	r3, #0
 802680c:	d101      	bne.n	8026812 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 802680e:	2301      	movs	r3, #1
 8026810:	e12b      	b.n	8026a6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8026812:	687b      	ldr	r3, [r7, #4]
 8026814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8026818:	b2db      	uxtb	r3, r3
 802681a:	2b00      	cmp	r3, #0
 802681c:	d106      	bne.n	802682c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 802681e:	687b      	ldr	r3, [r7, #4]
 8026820:	2200      	movs	r2, #0
 8026822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8026826:	6878      	ldr	r0, [r7, #4]
 8026828:	f7fa ff70 	bl	802170c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 802682c:	687b      	ldr	r3, [r7, #4]
 802682e:	2224      	movs	r2, #36	; 0x24
 8026830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8026834:	687b      	ldr	r3, [r7, #4]
 8026836:	681b      	ldr	r3, [r3, #0]
 8026838:	681a      	ldr	r2, [r3, #0]
 802683a:	687b      	ldr	r3, [r7, #4]
 802683c:	681b      	ldr	r3, [r3, #0]
 802683e:	f022 0201 	bic.w	r2, r2, #1
 8026842:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8026844:	687b      	ldr	r3, [r7, #4]
 8026846:	681b      	ldr	r3, [r3, #0]
 8026848:	681a      	ldr	r2, [r3, #0]
 802684a:	687b      	ldr	r3, [r7, #4]
 802684c:	681b      	ldr	r3, [r3, #0]
 802684e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8026852:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8026854:	687b      	ldr	r3, [r7, #4]
 8026856:	681b      	ldr	r3, [r3, #0]
 8026858:	681a      	ldr	r2, [r3, #0]
 802685a:	687b      	ldr	r3, [r7, #4]
 802685c:	681b      	ldr	r3, [r3, #0]
 802685e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8026862:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8026864:	f001 fa0c 	bl	8027c80 <HAL_RCC_GetPCLK1Freq>
 8026868:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 802686a:	687b      	ldr	r3, [r7, #4]
 802686c:	685b      	ldr	r3, [r3, #4]
 802686e:	4a81      	ldr	r2, [pc, #516]	; (8026a74 <HAL_I2C_Init+0x274>)
 8026870:	4293      	cmp	r3, r2
 8026872:	d807      	bhi.n	8026884 <HAL_I2C_Init+0x84>
 8026874:	68fb      	ldr	r3, [r7, #12]
 8026876:	4a80      	ldr	r2, [pc, #512]	; (8026a78 <HAL_I2C_Init+0x278>)
 8026878:	4293      	cmp	r3, r2
 802687a:	bf94      	ite	ls
 802687c:	2301      	movls	r3, #1
 802687e:	2300      	movhi	r3, #0
 8026880:	b2db      	uxtb	r3, r3
 8026882:	e006      	b.n	8026892 <HAL_I2C_Init+0x92>
 8026884:	68fb      	ldr	r3, [r7, #12]
 8026886:	4a7d      	ldr	r2, [pc, #500]	; (8026a7c <HAL_I2C_Init+0x27c>)
 8026888:	4293      	cmp	r3, r2
 802688a:	bf94      	ite	ls
 802688c:	2301      	movls	r3, #1
 802688e:	2300      	movhi	r3, #0
 8026890:	b2db      	uxtb	r3, r3
 8026892:	2b00      	cmp	r3, #0
 8026894:	d001      	beq.n	802689a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8026896:	2301      	movs	r3, #1
 8026898:	e0e7      	b.n	8026a6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 802689a:	68fb      	ldr	r3, [r7, #12]
 802689c:	4a78      	ldr	r2, [pc, #480]	; (8026a80 <HAL_I2C_Init+0x280>)
 802689e:	fba2 2303 	umull	r2, r3, r2, r3
 80268a2:	0c9b      	lsrs	r3, r3, #18
 80268a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80268a6:	687b      	ldr	r3, [r7, #4]
 80268a8:	681b      	ldr	r3, [r3, #0]
 80268aa:	685b      	ldr	r3, [r3, #4]
 80268ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80268b0:	687b      	ldr	r3, [r7, #4]
 80268b2:	681b      	ldr	r3, [r3, #0]
 80268b4:	68ba      	ldr	r2, [r7, #8]
 80268b6:	430a      	orrs	r2, r1
 80268b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80268ba:	687b      	ldr	r3, [r7, #4]
 80268bc:	681b      	ldr	r3, [r3, #0]
 80268be:	6a1b      	ldr	r3, [r3, #32]
 80268c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80268c4:	687b      	ldr	r3, [r7, #4]
 80268c6:	685b      	ldr	r3, [r3, #4]
 80268c8:	4a6a      	ldr	r2, [pc, #424]	; (8026a74 <HAL_I2C_Init+0x274>)
 80268ca:	4293      	cmp	r3, r2
 80268cc:	d802      	bhi.n	80268d4 <HAL_I2C_Init+0xd4>
 80268ce:	68bb      	ldr	r3, [r7, #8]
 80268d0:	3301      	adds	r3, #1
 80268d2:	e009      	b.n	80268e8 <HAL_I2C_Init+0xe8>
 80268d4:	68bb      	ldr	r3, [r7, #8]
 80268d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80268da:	fb02 f303 	mul.w	r3, r2, r3
 80268de:	4a69      	ldr	r2, [pc, #420]	; (8026a84 <HAL_I2C_Init+0x284>)
 80268e0:	fba2 2303 	umull	r2, r3, r2, r3
 80268e4:	099b      	lsrs	r3, r3, #6
 80268e6:	3301      	adds	r3, #1
 80268e8:	687a      	ldr	r2, [r7, #4]
 80268ea:	6812      	ldr	r2, [r2, #0]
 80268ec:	430b      	orrs	r3, r1
 80268ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80268f0:	687b      	ldr	r3, [r7, #4]
 80268f2:	681b      	ldr	r3, [r3, #0]
 80268f4:	69db      	ldr	r3, [r3, #28]
 80268f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80268fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80268fe:	687b      	ldr	r3, [r7, #4]
 8026900:	685b      	ldr	r3, [r3, #4]
 8026902:	495c      	ldr	r1, [pc, #368]	; (8026a74 <HAL_I2C_Init+0x274>)
 8026904:	428b      	cmp	r3, r1
 8026906:	d819      	bhi.n	802693c <HAL_I2C_Init+0x13c>
 8026908:	68fb      	ldr	r3, [r7, #12]
 802690a:	1e59      	subs	r1, r3, #1
 802690c:	687b      	ldr	r3, [r7, #4]
 802690e:	685b      	ldr	r3, [r3, #4]
 8026910:	005b      	lsls	r3, r3, #1
 8026912:	fbb1 f3f3 	udiv	r3, r1, r3
 8026916:	1c59      	adds	r1, r3, #1
 8026918:	f640 73fc 	movw	r3, #4092	; 0xffc
 802691c:	400b      	ands	r3, r1
 802691e:	2b00      	cmp	r3, #0
 8026920:	d00a      	beq.n	8026938 <HAL_I2C_Init+0x138>
 8026922:	68fb      	ldr	r3, [r7, #12]
 8026924:	1e59      	subs	r1, r3, #1
 8026926:	687b      	ldr	r3, [r7, #4]
 8026928:	685b      	ldr	r3, [r3, #4]
 802692a:	005b      	lsls	r3, r3, #1
 802692c:	fbb1 f3f3 	udiv	r3, r1, r3
 8026930:	3301      	adds	r3, #1
 8026932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026936:	e051      	b.n	80269dc <HAL_I2C_Init+0x1dc>
 8026938:	2304      	movs	r3, #4
 802693a:	e04f      	b.n	80269dc <HAL_I2C_Init+0x1dc>
 802693c:	687b      	ldr	r3, [r7, #4]
 802693e:	689b      	ldr	r3, [r3, #8]
 8026940:	2b00      	cmp	r3, #0
 8026942:	d111      	bne.n	8026968 <HAL_I2C_Init+0x168>
 8026944:	68fb      	ldr	r3, [r7, #12]
 8026946:	1e58      	subs	r0, r3, #1
 8026948:	687b      	ldr	r3, [r7, #4]
 802694a:	6859      	ldr	r1, [r3, #4]
 802694c:	460b      	mov	r3, r1
 802694e:	005b      	lsls	r3, r3, #1
 8026950:	440b      	add	r3, r1
 8026952:	fbb0 f3f3 	udiv	r3, r0, r3
 8026956:	3301      	adds	r3, #1
 8026958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802695c:	2b00      	cmp	r3, #0
 802695e:	bf0c      	ite	eq
 8026960:	2301      	moveq	r3, #1
 8026962:	2300      	movne	r3, #0
 8026964:	b2db      	uxtb	r3, r3
 8026966:	e012      	b.n	802698e <HAL_I2C_Init+0x18e>
 8026968:	68fb      	ldr	r3, [r7, #12]
 802696a:	1e58      	subs	r0, r3, #1
 802696c:	687b      	ldr	r3, [r7, #4]
 802696e:	6859      	ldr	r1, [r3, #4]
 8026970:	460b      	mov	r3, r1
 8026972:	009b      	lsls	r3, r3, #2
 8026974:	440b      	add	r3, r1
 8026976:	0099      	lsls	r1, r3, #2
 8026978:	440b      	add	r3, r1
 802697a:	fbb0 f3f3 	udiv	r3, r0, r3
 802697e:	3301      	adds	r3, #1
 8026980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026984:	2b00      	cmp	r3, #0
 8026986:	bf0c      	ite	eq
 8026988:	2301      	moveq	r3, #1
 802698a:	2300      	movne	r3, #0
 802698c:	b2db      	uxtb	r3, r3
 802698e:	2b00      	cmp	r3, #0
 8026990:	d001      	beq.n	8026996 <HAL_I2C_Init+0x196>
 8026992:	2301      	movs	r3, #1
 8026994:	e022      	b.n	80269dc <HAL_I2C_Init+0x1dc>
 8026996:	687b      	ldr	r3, [r7, #4]
 8026998:	689b      	ldr	r3, [r3, #8]
 802699a:	2b00      	cmp	r3, #0
 802699c:	d10e      	bne.n	80269bc <HAL_I2C_Init+0x1bc>
 802699e:	68fb      	ldr	r3, [r7, #12]
 80269a0:	1e58      	subs	r0, r3, #1
 80269a2:	687b      	ldr	r3, [r7, #4]
 80269a4:	6859      	ldr	r1, [r3, #4]
 80269a6:	460b      	mov	r3, r1
 80269a8:	005b      	lsls	r3, r3, #1
 80269aa:	440b      	add	r3, r1
 80269ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80269b0:	3301      	adds	r3, #1
 80269b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80269b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80269ba:	e00f      	b.n	80269dc <HAL_I2C_Init+0x1dc>
 80269bc:	68fb      	ldr	r3, [r7, #12]
 80269be:	1e58      	subs	r0, r3, #1
 80269c0:	687b      	ldr	r3, [r7, #4]
 80269c2:	6859      	ldr	r1, [r3, #4]
 80269c4:	460b      	mov	r3, r1
 80269c6:	009b      	lsls	r3, r3, #2
 80269c8:	440b      	add	r3, r1
 80269ca:	0099      	lsls	r1, r3, #2
 80269cc:	440b      	add	r3, r1
 80269ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80269d2:	3301      	adds	r3, #1
 80269d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80269d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80269dc:	6879      	ldr	r1, [r7, #4]
 80269de:	6809      	ldr	r1, [r1, #0]
 80269e0:	4313      	orrs	r3, r2
 80269e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80269e4:	687b      	ldr	r3, [r7, #4]
 80269e6:	681b      	ldr	r3, [r3, #0]
 80269e8:	681b      	ldr	r3, [r3, #0]
 80269ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80269ee:	687b      	ldr	r3, [r7, #4]
 80269f0:	69da      	ldr	r2, [r3, #28]
 80269f2:	687b      	ldr	r3, [r7, #4]
 80269f4:	6a1b      	ldr	r3, [r3, #32]
 80269f6:	431a      	orrs	r2, r3
 80269f8:	687b      	ldr	r3, [r7, #4]
 80269fa:	681b      	ldr	r3, [r3, #0]
 80269fc:	430a      	orrs	r2, r1
 80269fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8026a00:	687b      	ldr	r3, [r7, #4]
 8026a02:	681b      	ldr	r3, [r3, #0]
 8026a04:	689b      	ldr	r3, [r3, #8]
 8026a06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8026a0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8026a0e:	687a      	ldr	r2, [r7, #4]
 8026a10:	6911      	ldr	r1, [r2, #16]
 8026a12:	687a      	ldr	r2, [r7, #4]
 8026a14:	68d2      	ldr	r2, [r2, #12]
 8026a16:	4311      	orrs	r1, r2
 8026a18:	687a      	ldr	r2, [r7, #4]
 8026a1a:	6812      	ldr	r2, [r2, #0]
 8026a1c:	430b      	orrs	r3, r1
 8026a1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8026a20:	687b      	ldr	r3, [r7, #4]
 8026a22:	681b      	ldr	r3, [r3, #0]
 8026a24:	68db      	ldr	r3, [r3, #12]
 8026a26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8026a2a:	687b      	ldr	r3, [r7, #4]
 8026a2c:	695a      	ldr	r2, [r3, #20]
 8026a2e:	687b      	ldr	r3, [r7, #4]
 8026a30:	699b      	ldr	r3, [r3, #24]
 8026a32:	431a      	orrs	r2, r3
 8026a34:	687b      	ldr	r3, [r7, #4]
 8026a36:	681b      	ldr	r3, [r3, #0]
 8026a38:	430a      	orrs	r2, r1
 8026a3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8026a3c:	687b      	ldr	r3, [r7, #4]
 8026a3e:	681b      	ldr	r3, [r3, #0]
 8026a40:	681a      	ldr	r2, [r3, #0]
 8026a42:	687b      	ldr	r3, [r7, #4]
 8026a44:	681b      	ldr	r3, [r3, #0]
 8026a46:	f042 0201 	orr.w	r2, r2, #1
 8026a4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8026a4c:	687b      	ldr	r3, [r7, #4]
 8026a4e:	2200      	movs	r2, #0
 8026a50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8026a52:	687b      	ldr	r3, [r7, #4]
 8026a54:	2220      	movs	r2, #32
 8026a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8026a5a:	687b      	ldr	r3, [r7, #4]
 8026a5c:	2200      	movs	r2, #0
 8026a5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8026a60:	687b      	ldr	r3, [r7, #4]
 8026a62:	2200      	movs	r2, #0
 8026a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8026a68:	2300      	movs	r3, #0
}
 8026a6a:	4618      	mov	r0, r3
 8026a6c:	3710      	adds	r7, #16
 8026a6e:	46bd      	mov	sp, r7
 8026a70:	bd80      	pop	{r7, pc}
 8026a72:	bf00      	nop
 8026a74:	000186a0 	.word	0x000186a0
 8026a78:	001e847f 	.word	0x001e847f
 8026a7c:	003d08ff 	.word	0x003d08ff
 8026a80:	431bde83 	.word	0x431bde83
 8026a84:	10624dd3 	.word	0x10624dd3

08026a88 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8026a88:	b480      	push	{r7}
 8026a8a:	b083      	sub	sp, #12
 8026a8c:	af00      	add	r7, sp, #0
 8026a8e:	6078      	str	r0, [r7, #4]
 8026a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8026a92:	687b      	ldr	r3, [r7, #4]
 8026a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8026a98:	b2db      	uxtb	r3, r3
 8026a9a:	2b20      	cmp	r3, #32
 8026a9c:	d129      	bne.n	8026af2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8026a9e:	687b      	ldr	r3, [r7, #4]
 8026aa0:	2224      	movs	r2, #36	; 0x24
 8026aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8026aa6:	687b      	ldr	r3, [r7, #4]
 8026aa8:	681b      	ldr	r3, [r3, #0]
 8026aaa:	681a      	ldr	r2, [r3, #0]
 8026aac:	687b      	ldr	r3, [r7, #4]
 8026aae:	681b      	ldr	r3, [r3, #0]
 8026ab0:	f022 0201 	bic.w	r2, r2, #1
 8026ab4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8026ab6:	687b      	ldr	r3, [r7, #4]
 8026ab8:	681b      	ldr	r3, [r3, #0]
 8026aba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8026abc:	687b      	ldr	r3, [r7, #4]
 8026abe:	681b      	ldr	r3, [r3, #0]
 8026ac0:	f022 0210 	bic.w	r2, r2, #16
 8026ac4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8026ac6:	687b      	ldr	r3, [r7, #4]
 8026ac8:	681b      	ldr	r3, [r3, #0]
 8026aca:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8026acc:	687b      	ldr	r3, [r7, #4]
 8026ace:	681b      	ldr	r3, [r3, #0]
 8026ad0:	683a      	ldr	r2, [r7, #0]
 8026ad2:	430a      	orrs	r2, r1
 8026ad4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8026ad6:	687b      	ldr	r3, [r7, #4]
 8026ad8:	681b      	ldr	r3, [r3, #0]
 8026ada:	681a      	ldr	r2, [r3, #0]
 8026adc:	687b      	ldr	r3, [r7, #4]
 8026ade:	681b      	ldr	r3, [r3, #0]
 8026ae0:	f042 0201 	orr.w	r2, r2, #1
 8026ae4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8026ae6:	687b      	ldr	r3, [r7, #4]
 8026ae8:	2220      	movs	r2, #32
 8026aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8026aee:	2300      	movs	r3, #0
 8026af0:	e000      	b.n	8026af4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8026af2:	2302      	movs	r3, #2
  }
}
 8026af4:	4618      	mov	r0, r3
 8026af6:	370c      	adds	r7, #12
 8026af8:	46bd      	mov	sp, r7
 8026afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026afe:	4770      	bx	lr

08026b00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8026b00:	b480      	push	{r7}
 8026b02:	b085      	sub	sp, #20
 8026b04:	af00      	add	r7, sp, #0
 8026b06:	6078      	str	r0, [r7, #4]
 8026b08:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8026b0a:	2300      	movs	r3, #0
 8026b0c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8026b0e:	687b      	ldr	r3, [r7, #4]
 8026b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8026b14:	b2db      	uxtb	r3, r3
 8026b16:	2b20      	cmp	r3, #32
 8026b18:	d12a      	bne.n	8026b70 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8026b1a:	687b      	ldr	r3, [r7, #4]
 8026b1c:	2224      	movs	r2, #36	; 0x24
 8026b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8026b22:	687b      	ldr	r3, [r7, #4]
 8026b24:	681b      	ldr	r3, [r3, #0]
 8026b26:	681a      	ldr	r2, [r3, #0]
 8026b28:	687b      	ldr	r3, [r7, #4]
 8026b2a:	681b      	ldr	r3, [r3, #0]
 8026b2c:	f022 0201 	bic.w	r2, r2, #1
 8026b30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8026b32:	687b      	ldr	r3, [r7, #4]
 8026b34:	681b      	ldr	r3, [r3, #0]
 8026b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026b38:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8026b3a:	89fb      	ldrh	r3, [r7, #14]
 8026b3c:	f023 030f 	bic.w	r3, r3, #15
 8026b40:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8026b42:	683b      	ldr	r3, [r7, #0]
 8026b44:	b29a      	uxth	r2, r3
 8026b46:	89fb      	ldrh	r3, [r7, #14]
 8026b48:	4313      	orrs	r3, r2
 8026b4a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8026b4c:	687b      	ldr	r3, [r7, #4]
 8026b4e:	681b      	ldr	r3, [r3, #0]
 8026b50:	89fa      	ldrh	r2, [r7, #14]
 8026b52:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8026b54:	687b      	ldr	r3, [r7, #4]
 8026b56:	681b      	ldr	r3, [r3, #0]
 8026b58:	681a      	ldr	r2, [r3, #0]
 8026b5a:	687b      	ldr	r3, [r7, #4]
 8026b5c:	681b      	ldr	r3, [r3, #0]
 8026b5e:	f042 0201 	orr.w	r2, r2, #1
 8026b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8026b64:	687b      	ldr	r3, [r7, #4]
 8026b66:	2220      	movs	r2, #32
 8026b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8026b6c:	2300      	movs	r3, #0
 8026b6e:	e000      	b.n	8026b72 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8026b70:	2302      	movs	r3, #2
  }
}
 8026b72:	4618      	mov	r0, r3
 8026b74:	3714      	adds	r7, #20
 8026b76:	46bd      	mov	sp, r7
 8026b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b7c:	4770      	bx	lr
	...

08026b80 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8026b80:	b580      	push	{r7, lr}
 8026b82:	b084      	sub	sp, #16
 8026b84:	af00      	add	r7, sp, #0
 8026b86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8026b88:	687b      	ldr	r3, [r7, #4]
 8026b8a:	2b00      	cmp	r3, #0
 8026b8c:	d101      	bne.n	8026b92 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8026b8e:	2301      	movs	r3, #1
 8026b90:	e0bf      	b.n	8026d12 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8026b92:	687b      	ldr	r3, [r7, #4]
 8026b94:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8026b98:	b2db      	uxtb	r3, r3
 8026b9a:	2b00      	cmp	r3, #0
 8026b9c:	d106      	bne.n	8026bac <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8026b9e:	687b      	ldr	r3, [r7, #4]
 8026ba0:	2200      	movs	r2, #0
 8026ba2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8026ba6:	6878      	ldr	r0, [r7, #4]
 8026ba8:	f7fa fe1a 	bl	80217e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8026bac:	687b      	ldr	r3, [r7, #4]
 8026bae:	2202      	movs	r2, #2
 8026bb0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8026bb4:	687b      	ldr	r3, [r7, #4]
 8026bb6:	681b      	ldr	r3, [r3, #0]
 8026bb8:	699a      	ldr	r2, [r3, #24]
 8026bba:	687b      	ldr	r3, [r7, #4]
 8026bbc:	681b      	ldr	r3, [r3, #0]
 8026bbe:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8026bc2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	681b      	ldr	r3, [r3, #0]
 8026bc8:	6999      	ldr	r1, [r3, #24]
 8026bca:	687b      	ldr	r3, [r7, #4]
 8026bcc:	685a      	ldr	r2, [r3, #4]
 8026bce:	687b      	ldr	r3, [r7, #4]
 8026bd0:	689b      	ldr	r3, [r3, #8]
 8026bd2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8026bd4:	687b      	ldr	r3, [r7, #4]
 8026bd6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8026bd8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8026bda:	687b      	ldr	r3, [r7, #4]
 8026bdc:	691b      	ldr	r3, [r3, #16]
 8026bde:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8026be0:	687b      	ldr	r3, [r7, #4]
 8026be2:	681b      	ldr	r3, [r3, #0]
 8026be4:	430a      	orrs	r2, r1
 8026be6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8026be8:	687b      	ldr	r3, [r7, #4]
 8026bea:	681b      	ldr	r3, [r3, #0]
 8026bec:	6899      	ldr	r1, [r3, #8]
 8026bee:	687b      	ldr	r3, [r7, #4]
 8026bf0:	681a      	ldr	r2, [r3, #0]
 8026bf2:	4b4a      	ldr	r3, [pc, #296]	; (8026d1c <HAL_LTDC_Init+0x19c>)
 8026bf4:	400b      	ands	r3, r1
 8026bf6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8026bf8:	687b      	ldr	r3, [r7, #4]
 8026bfa:	695b      	ldr	r3, [r3, #20]
 8026bfc:	041b      	lsls	r3, r3, #16
 8026bfe:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8026c00:	687b      	ldr	r3, [r7, #4]
 8026c02:	681b      	ldr	r3, [r3, #0]
 8026c04:	6899      	ldr	r1, [r3, #8]
 8026c06:	687b      	ldr	r3, [r7, #4]
 8026c08:	699a      	ldr	r2, [r3, #24]
 8026c0a:	68fb      	ldr	r3, [r7, #12]
 8026c0c:	431a      	orrs	r2, r3
 8026c0e:	687b      	ldr	r3, [r7, #4]
 8026c10:	681b      	ldr	r3, [r3, #0]
 8026c12:	430a      	orrs	r2, r1
 8026c14:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8026c16:	687b      	ldr	r3, [r7, #4]
 8026c18:	681b      	ldr	r3, [r3, #0]
 8026c1a:	68d9      	ldr	r1, [r3, #12]
 8026c1c:	687b      	ldr	r3, [r7, #4]
 8026c1e:	681a      	ldr	r2, [r3, #0]
 8026c20:	4b3e      	ldr	r3, [pc, #248]	; (8026d1c <HAL_LTDC_Init+0x19c>)
 8026c22:	400b      	ands	r3, r1
 8026c24:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8026c26:	687b      	ldr	r3, [r7, #4]
 8026c28:	69db      	ldr	r3, [r3, #28]
 8026c2a:	041b      	lsls	r3, r3, #16
 8026c2c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8026c2e:	687b      	ldr	r3, [r7, #4]
 8026c30:	681b      	ldr	r3, [r3, #0]
 8026c32:	68d9      	ldr	r1, [r3, #12]
 8026c34:	687b      	ldr	r3, [r7, #4]
 8026c36:	6a1a      	ldr	r2, [r3, #32]
 8026c38:	68fb      	ldr	r3, [r7, #12]
 8026c3a:	431a      	orrs	r2, r3
 8026c3c:	687b      	ldr	r3, [r7, #4]
 8026c3e:	681b      	ldr	r3, [r3, #0]
 8026c40:	430a      	orrs	r2, r1
 8026c42:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8026c44:	687b      	ldr	r3, [r7, #4]
 8026c46:	681b      	ldr	r3, [r3, #0]
 8026c48:	6919      	ldr	r1, [r3, #16]
 8026c4a:	687b      	ldr	r3, [r7, #4]
 8026c4c:	681a      	ldr	r2, [r3, #0]
 8026c4e:	4b33      	ldr	r3, [pc, #204]	; (8026d1c <HAL_LTDC_Init+0x19c>)
 8026c50:	400b      	ands	r3, r1
 8026c52:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8026c54:	687b      	ldr	r3, [r7, #4]
 8026c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026c58:	041b      	lsls	r3, r3, #16
 8026c5a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8026c5c:	687b      	ldr	r3, [r7, #4]
 8026c5e:	681b      	ldr	r3, [r3, #0]
 8026c60:	6919      	ldr	r1, [r3, #16]
 8026c62:	687b      	ldr	r3, [r7, #4]
 8026c64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8026c66:	68fb      	ldr	r3, [r7, #12]
 8026c68:	431a      	orrs	r2, r3
 8026c6a:	687b      	ldr	r3, [r7, #4]
 8026c6c:	681b      	ldr	r3, [r3, #0]
 8026c6e:	430a      	orrs	r2, r1
 8026c70:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8026c72:	687b      	ldr	r3, [r7, #4]
 8026c74:	681b      	ldr	r3, [r3, #0]
 8026c76:	6959      	ldr	r1, [r3, #20]
 8026c78:	687b      	ldr	r3, [r7, #4]
 8026c7a:	681a      	ldr	r2, [r3, #0]
 8026c7c:	4b27      	ldr	r3, [pc, #156]	; (8026d1c <HAL_LTDC_Init+0x19c>)
 8026c7e:	400b      	ands	r3, r1
 8026c80:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8026c82:	687b      	ldr	r3, [r7, #4]
 8026c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026c86:	041b      	lsls	r3, r3, #16
 8026c88:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8026c8a:	687b      	ldr	r3, [r7, #4]
 8026c8c:	681b      	ldr	r3, [r3, #0]
 8026c8e:	6959      	ldr	r1, [r3, #20]
 8026c90:	687b      	ldr	r3, [r7, #4]
 8026c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8026c94:	68fb      	ldr	r3, [r7, #12]
 8026c96:	431a      	orrs	r2, r3
 8026c98:	687b      	ldr	r3, [r7, #4]
 8026c9a:	681b      	ldr	r3, [r3, #0]
 8026c9c:	430a      	orrs	r2, r1
 8026c9e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8026ca0:	687b      	ldr	r3, [r7, #4]
 8026ca2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8026ca6:	021b      	lsls	r3, r3, #8
 8026ca8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8026caa:	687b      	ldr	r3, [r7, #4]
 8026cac:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8026cb0:	041b      	lsls	r3, r3, #16
 8026cb2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8026cb4:	687b      	ldr	r3, [r7, #4]
 8026cb6:	681b      	ldr	r3, [r3, #0]
 8026cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8026cba:	687b      	ldr	r3, [r7, #4]
 8026cbc:	681b      	ldr	r3, [r3, #0]
 8026cbe:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8026cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8026cc4:	687b      	ldr	r3, [r7, #4]
 8026cc6:	681b      	ldr	r3, [r3, #0]
 8026cc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8026cca:	68ba      	ldr	r2, [r7, #8]
 8026ccc:	68fb      	ldr	r3, [r7, #12]
 8026cce:	4313      	orrs	r3, r2
 8026cd0:	687a      	ldr	r2, [r7, #4]
 8026cd2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8026cd6:	431a      	orrs	r2, r3
 8026cd8:	687b      	ldr	r3, [r7, #4]
 8026cda:	681b      	ldr	r3, [r3, #0]
 8026cdc:	430a      	orrs	r2, r1
 8026cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8026ce0:	687b      	ldr	r3, [r7, #4]
 8026ce2:	681b      	ldr	r3, [r3, #0]
 8026ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026ce6:	687b      	ldr	r3, [r7, #4]
 8026ce8:	681b      	ldr	r3, [r3, #0]
 8026cea:	f042 0206 	orr.w	r2, r2, #6
 8026cee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8026cf0:	687b      	ldr	r3, [r7, #4]
 8026cf2:	681b      	ldr	r3, [r3, #0]
 8026cf4:	699a      	ldr	r2, [r3, #24]
 8026cf6:	687b      	ldr	r3, [r7, #4]
 8026cf8:	681b      	ldr	r3, [r3, #0]
 8026cfa:	f042 0201 	orr.w	r2, r2, #1
 8026cfe:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8026d00:	687b      	ldr	r3, [r7, #4]
 8026d02:	2200      	movs	r2, #0
 8026d04:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8026d08:	687b      	ldr	r3, [r7, #4]
 8026d0a:	2201      	movs	r2, #1
 8026d0c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8026d10:	2300      	movs	r3, #0
}
 8026d12:	4618      	mov	r0, r3
 8026d14:	3710      	adds	r7, #16
 8026d16:	46bd      	mov	sp, r7
 8026d18:	bd80      	pop	{r7, pc}
 8026d1a:	bf00      	nop
 8026d1c:	f000f800 	.word	0xf000f800

08026d20 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8026d20:	b580      	push	{r7, lr}
 8026d22:	b084      	sub	sp, #16
 8026d24:	af00      	add	r7, sp, #0
 8026d26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8026d28:	687b      	ldr	r3, [r7, #4]
 8026d2a:	681b      	ldr	r3, [r3, #0]
 8026d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8026d2e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8026d30:	687b      	ldr	r3, [r7, #4]
 8026d32:	681b      	ldr	r3, [r3, #0]
 8026d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8026d36:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8026d38:	68fb      	ldr	r3, [r7, #12]
 8026d3a:	f003 0304 	and.w	r3, r3, #4
 8026d3e:	2b00      	cmp	r3, #0
 8026d40:	d023      	beq.n	8026d8a <HAL_LTDC_IRQHandler+0x6a>
 8026d42:	68bb      	ldr	r3, [r7, #8]
 8026d44:	f003 0304 	and.w	r3, r3, #4
 8026d48:	2b00      	cmp	r3, #0
 8026d4a:	d01e      	beq.n	8026d8a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8026d4c:	687b      	ldr	r3, [r7, #4]
 8026d4e:	681b      	ldr	r3, [r3, #0]
 8026d50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026d52:	687b      	ldr	r3, [r7, #4]
 8026d54:	681b      	ldr	r3, [r3, #0]
 8026d56:	f022 0204 	bic.w	r2, r2, #4
 8026d5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8026d5c:	687b      	ldr	r3, [r7, #4]
 8026d5e:	681b      	ldr	r3, [r3, #0]
 8026d60:	2204      	movs	r2, #4
 8026d62:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8026d64:	687b      	ldr	r3, [r7, #4]
 8026d66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8026d6a:	f043 0201 	orr.w	r2, r3, #1
 8026d6e:	687b      	ldr	r3, [r7, #4]
 8026d70:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8026d74:	687b      	ldr	r3, [r7, #4]
 8026d76:	2204      	movs	r2, #4
 8026d78:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8026d7c:	687b      	ldr	r3, [r7, #4]
 8026d7e:	2200      	movs	r2, #0
 8026d80:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8026d84:	6878      	ldr	r0, [r7, #4]
 8026d86:	f000 f86f 	bl	8026e68 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8026d8a:	68fb      	ldr	r3, [r7, #12]
 8026d8c:	f003 0302 	and.w	r3, r3, #2
 8026d90:	2b00      	cmp	r3, #0
 8026d92:	d023      	beq.n	8026ddc <HAL_LTDC_IRQHandler+0xbc>
 8026d94:	68bb      	ldr	r3, [r7, #8]
 8026d96:	f003 0302 	and.w	r3, r3, #2
 8026d9a:	2b00      	cmp	r3, #0
 8026d9c:	d01e      	beq.n	8026ddc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8026d9e:	687b      	ldr	r3, [r7, #4]
 8026da0:	681b      	ldr	r3, [r3, #0]
 8026da2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026da4:	687b      	ldr	r3, [r7, #4]
 8026da6:	681b      	ldr	r3, [r3, #0]
 8026da8:	f022 0202 	bic.w	r2, r2, #2
 8026dac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8026dae:	687b      	ldr	r3, [r7, #4]
 8026db0:	681b      	ldr	r3, [r3, #0]
 8026db2:	2202      	movs	r2, #2
 8026db4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8026db6:	687b      	ldr	r3, [r7, #4]
 8026db8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8026dbc:	f043 0202 	orr.w	r2, r3, #2
 8026dc0:	687b      	ldr	r3, [r7, #4]
 8026dc2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8026dc6:	687b      	ldr	r3, [r7, #4]
 8026dc8:	2204      	movs	r2, #4
 8026dca:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8026dce:	687b      	ldr	r3, [r7, #4]
 8026dd0:	2200      	movs	r2, #0
 8026dd2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8026dd6:	6878      	ldr	r0, [r7, #4]
 8026dd8:	f000 f846 	bl	8026e68 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8026ddc:	68fb      	ldr	r3, [r7, #12]
 8026dde:	f003 0301 	and.w	r3, r3, #1
 8026de2:	2b00      	cmp	r3, #0
 8026de4:	d01b      	beq.n	8026e1e <HAL_LTDC_IRQHandler+0xfe>
 8026de6:	68bb      	ldr	r3, [r7, #8]
 8026de8:	f003 0301 	and.w	r3, r3, #1
 8026dec:	2b00      	cmp	r3, #0
 8026dee:	d016      	beq.n	8026e1e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8026df0:	687b      	ldr	r3, [r7, #4]
 8026df2:	681b      	ldr	r3, [r3, #0]
 8026df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026df6:	687b      	ldr	r3, [r7, #4]
 8026df8:	681b      	ldr	r3, [r3, #0]
 8026dfa:	f022 0201 	bic.w	r2, r2, #1
 8026dfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8026e00:	687b      	ldr	r3, [r7, #4]
 8026e02:	681b      	ldr	r3, [r3, #0]
 8026e04:	2201      	movs	r2, #1
 8026e06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8026e08:	687b      	ldr	r3, [r7, #4]
 8026e0a:	2201      	movs	r2, #1
 8026e0c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8026e10:	687b      	ldr	r3, [r7, #4]
 8026e12:	2200      	movs	r2, #0
 8026e14:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8026e18:	6878      	ldr	r0, [r7, #4]
 8026e1a:	f000 f82f 	bl	8026e7c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8026e1e:	68fb      	ldr	r3, [r7, #12]
 8026e20:	f003 0308 	and.w	r3, r3, #8
 8026e24:	2b00      	cmp	r3, #0
 8026e26:	d01b      	beq.n	8026e60 <HAL_LTDC_IRQHandler+0x140>
 8026e28:	68bb      	ldr	r3, [r7, #8]
 8026e2a:	f003 0308 	and.w	r3, r3, #8
 8026e2e:	2b00      	cmp	r3, #0
 8026e30:	d016      	beq.n	8026e60 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8026e32:	687b      	ldr	r3, [r7, #4]
 8026e34:	681b      	ldr	r3, [r3, #0]
 8026e36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026e38:	687b      	ldr	r3, [r7, #4]
 8026e3a:	681b      	ldr	r3, [r3, #0]
 8026e3c:	f022 0208 	bic.w	r2, r2, #8
 8026e40:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8026e42:	687b      	ldr	r3, [r7, #4]
 8026e44:	681b      	ldr	r3, [r3, #0]
 8026e46:	2208      	movs	r2, #8
 8026e48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8026e4a:	687b      	ldr	r3, [r7, #4]
 8026e4c:	2201      	movs	r2, #1
 8026e4e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8026e52:	687b      	ldr	r3, [r7, #4]
 8026e54:	2200      	movs	r2, #0
 8026e56:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8026e5a:	6878      	ldr	r0, [r7, #4]
 8026e5c:	f000 f818 	bl	8026e90 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8026e60:	bf00      	nop
 8026e62:	3710      	adds	r7, #16
 8026e64:	46bd      	mov	sp, r7
 8026e66:	bd80      	pop	{r7, pc}

08026e68 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8026e68:	b480      	push	{r7}
 8026e6a:	b083      	sub	sp, #12
 8026e6c:	af00      	add	r7, sp, #0
 8026e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8026e70:	bf00      	nop
 8026e72:	370c      	adds	r7, #12
 8026e74:	46bd      	mov	sp, r7
 8026e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e7a:	4770      	bx	lr

08026e7c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8026e7c:	b480      	push	{r7}
 8026e7e:	b083      	sub	sp, #12
 8026e80:	af00      	add	r7, sp, #0
 8026e82:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8026e84:	bf00      	nop
 8026e86:	370c      	adds	r7, #12
 8026e88:	46bd      	mov	sp, r7
 8026e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e8e:	4770      	bx	lr

08026e90 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8026e90:	b480      	push	{r7}
 8026e92:	b083      	sub	sp, #12
 8026e94:	af00      	add	r7, sp, #0
 8026e96:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8026e98:	bf00      	nop
 8026e9a:	370c      	adds	r7, #12
 8026e9c:	46bd      	mov	sp, r7
 8026e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026ea2:	4770      	bx	lr

08026ea4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8026ea4:	b5b0      	push	{r4, r5, r7, lr}
 8026ea6:	b084      	sub	sp, #16
 8026ea8:	af00      	add	r7, sp, #0
 8026eaa:	60f8      	str	r0, [r7, #12]
 8026eac:	60b9      	str	r1, [r7, #8]
 8026eae:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8026eb0:	68fb      	ldr	r3, [r7, #12]
 8026eb2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8026eb6:	2b01      	cmp	r3, #1
 8026eb8:	d101      	bne.n	8026ebe <HAL_LTDC_ConfigLayer+0x1a>
 8026eba:	2302      	movs	r3, #2
 8026ebc:	e02c      	b.n	8026f18 <HAL_LTDC_ConfigLayer+0x74>
 8026ebe:	68fb      	ldr	r3, [r7, #12]
 8026ec0:	2201      	movs	r2, #1
 8026ec2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8026ec6:	68fb      	ldr	r3, [r7, #12]
 8026ec8:	2202      	movs	r2, #2
 8026eca:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8026ece:	68fa      	ldr	r2, [r7, #12]
 8026ed0:	687b      	ldr	r3, [r7, #4]
 8026ed2:	2134      	movs	r1, #52	; 0x34
 8026ed4:	fb01 f303 	mul.w	r3, r1, r3
 8026ed8:	4413      	add	r3, r2
 8026eda:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8026ede:	68bb      	ldr	r3, [r7, #8]
 8026ee0:	4614      	mov	r4, r2
 8026ee2:	461d      	mov	r5, r3
 8026ee4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026ee6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026ee8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026eea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026ef0:	682b      	ldr	r3, [r5, #0]
 8026ef2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8026ef4:	687a      	ldr	r2, [r7, #4]
 8026ef6:	68b9      	ldr	r1, [r7, #8]
 8026ef8:	68f8      	ldr	r0, [r7, #12]
 8026efa:	f000 f8b9 	bl	8027070 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8026efe:	68fb      	ldr	r3, [r7, #12]
 8026f00:	681b      	ldr	r3, [r3, #0]
 8026f02:	2201      	movs	r2, #1
 8026f04:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8026f06:	68fb      	ldr	r3, [r7, #12]
 8026f08:	2201      	movs	r2, #1
 8026f0a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8026f0e:	68fb      	ldr	r3, [r7, #12]
 8026f10:	2200      	movs	r2, #0
 8026f12:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8026f16:	2300      	movs	r3, #0
}
 8026f18:	4618      	mov	r0, r3
 8026f1a:	3710      	adds	r7, #16
 8026f1c:	46bd      	mov	sp, r7
 8026f1e:	bdb0      	pop	{r4, r5, r7, pc}

08026f20 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8026f20:	b480      	push	{r7}
 8026f22:	b085      	sub	sp, #20
 8026f24:	af00      	add	r7, sp, #0
 8026f26:	60f8      	str	r0, [r7, #12]
 8026f28:	60b9      	str	r1, [r7, #8]
 8026f2a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8026f2c:	68fb      	ldr	r3, [r7, #12]
 8026f2e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8026f32:	2b01      	cmp	r3, #1
 8026f34:	d101      	bne.n	8026f3a <HAL_LTDC_ConfigColorKeying+0x1a>
 8026f36:	2302      	movs	r3, #2
 8026f38:	e030      	b.n	8026f9c <HAL_LTDC_ConfigColorKeying+0x7c>
 8026f3a:	68fb      	ldr	r3, [r7, #12]
 8026f3c:	2201      	movs	r2, #1
 8026f3e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8026f42:	68fb      	ldr	r3, [r7, #12]
 8026f44:	2202      	movs	r2, #2
 8026f46:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8026f4a:	68fb      	ldr	r3, [r7, #12]
 8026f4c:	681b      	ldr	r3, [r3, #0]
 8026f4e:	461a      	mov	r2, r3
 8026f50:	687b      	ldr	r3, [r7, #4]
 8026f52:	01db      	lsls	r3, r3, #7
 8026f54:	4413      	add	r3, r2
 8026f56:	3384      	adds	r3, #132	; 0x84
 8026f58:	68db      	ldr	r3, [r3, #12]
 8026f5a:	68fa      	ldr	r2, [r7, #12]
 8026f5c:	6812      	ldr	r2, [r2, #0]
 8026f5e:	4611      	mov	r1, r2
 8026f60:	687a      	ldr	r2, [r7, #4]
 8026f62:	01d2      	lsls	r2, r2, #7
 8026f64:	440a      	add	r2, r1
 8026f66:	3284      	adds	r2, #132	; 0x84
 8026f68:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8026f6c:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8026f6e:	68fb      	ldr	r3, [r7, #12]
 8026f70:	681b      	ldr	r3, [r3, #0]
 8026f72:	461a      	mov	r2, r3
 8026f74:	687b      	ldr	r3, [r7, #4]
 8026f76:	01db      	lsls	r3, r3, #7
 8026f78:	4413      	add	r3, r2
 8026f7a:	3384      	adds	r3, #132	; 0x84
 8026f7c:	461a      	mov	r2, r3
 8026f7e:	68bb      	ldr	r3, [r7, #8]
 8026f80:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8026f82:	68fb      	ldr	r3, [r7, #12]
 8026f84:	681b      	ldr	r3, [r3, #0]
 8026f86:	2201      	movs	r2, #1
 8026f88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8026f8a:	68fb      	ldr	r3, [r7, #12]
 8026f8c:	2201      	movs	r2, #1
 8026f8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8026f92:	68fb      	ldr	r3, [r7, #12]
 8026f94:	2200      	movs	r2, #0
 8026f96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8026f9a:	2300      	movs	r3, #0
}
 8026f9c:	4618      	mov	r0, r3
 8026f9e:	3714      	adds	r7, #20
 8026fa0:	46bd      	mov	sp, r7
 8026fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026fa6:	4770      	bx	lr

08026fa8 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8026fa8:	b480      	push	{r7}
 8026faa:	b083      	sub	sp, #12
 8026fac:	af00      	add	r7, sp, #0
 8026fae:	6078      	str	r0, [r7, #4]
 8026fb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8026fb2:	687b      	ldr	r3, [r7, #4]
 8026fb4:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8026fb8:	2b01      	cmp	r3, #1
 8026fba:	d101      	bne.n	8026fc0 <HAL_LTDC_EnableColorKeying+0x18>
 8026fbc:	2302      	movs	r3, #2
 8026fbe:	e026      	b.n	802700e <HAL_LTDC_EnableColorKeying+0x66>
 8026fc0:	687b      	ldr	r3, [r7, #4]
 8026fc2:	2201      	movs	r2, #1
 8026fc4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8026fc8:	687b      	ldr	r3, [r7, #4]
 8026fca:	2202      	movs	r2, #2
 8026fcc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8026fd0:	687b      	ldr	r3, [r7, #4]
 8026fd2:	681b      	ldr	r3, [r3, #0]
 8026fd4:	461a      	mov	r2, r3
 8026fd6:	683b      	ldr	r3, [r7, #0]
 8026fd8:	01db      	lsls	r3, r3, #7
 8026fda:	4413      	add	r3, r2
 8026fdc:	3384      	adds	r3, #132	; 0x84
 8026fde:	681b      	ldr	r3, [r3, #0]
 8026fe0:	687a      	ldr	r2, [r7, #4]
 8026fe2:	6812      	ldr	r2, [r2, #0]
 8026fe4:	4611      	mov	r1, r2
 8026fe6:	683a      	ldr	r2, [r7, #0]
 8026fe8:	01d2      	lsls	r2, r2, #7
 8026fea:	440a      	add	r2, r1
 8026fec:	3284      	adds	r2, #132	; 0x84
 8026fee:	f043 0302 	orr.w	r3, r3, #2
 8026ff2:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8026ff4:	687b      	ldr	r3, [r7, #4]
 8026ff6:	681b      	ldr	r3, [r3, #0]
 8026ff8:	2201      	movs	r2, #1
 8026ffa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8026ffc:	687b      	ldr	r3, [r7, #4]
 8026ffe:	2201      	movs	r2, #1
 8027000:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8027004:	687b      	ldr	r3, [r7, #4]
 8027006:	2200      	movs	r2, #0
 8027008:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 802700c:	2300      	movs	r3, #0
}
 802700e:	4618      	mov	r0, r3
 8027010:	370c      	adds	r7, #12
 8027012:	46bd      	mov	sp, r7
 8027014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027018:	4770      	bx	lr
	...

0802701c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 802701c:	b480      	push	{r7}
 802701e:	b083      	sub	sp, #12
 8027020:	af00      	add	r7, sp, #0
 8027022:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8027024:	687b      	ldr	r3, [r7, #4]
 8027026:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 802702a:	2b01      	cmp	r3, #1
 802702c:	d101      	bne.n	8027032 <HAL_LTDC_EnableDither+0x16>
 802702e:	2302      	movs	r3, #2
 8027030:	e016      	b.n	8027060 <HAL_LTDC_EnableDither+0x44>
 8027032:	687b      	ldr	r3, [r7, #4]
 8027034:	2201      	movs	r2, #1
 8027036:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 802703a:	687b      	ldr	r3, [r7, #4]
 802703c:	2202      	movs	r2, #2
 802703e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8027042:	4b0a      	ldr	r3, [pc, #40]	; (802706c <HAL_LTDC_EnableDither+0x50>)
 8027044:	699b      	ldr	r3, [r3, #24]
 8027046:	4a09      	ldr	r2, [pc, #36]	; (802706c <HAL_LTDC_EnableDither+0x50>)
 8027048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802704c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 802704e:	687b      	ldr	r3, [r7, #4]
 8027050:	2201      	movs	r2, #1
 8027052:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8027056:	687b      	ldr	r3, [r7, #4]
 8027058:	2200      	movs	r2, #0
 802705a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 802705e:	2300      	movs	r3, #0
}
 8027060:	4618      	mov	r0, r3
 8027062:	370c      	adds	r7, #12
 8027064:	46bd      	mov	sp, r7
 8027066:	f85d 7b04 	ldr.w	r7, [sp], #4
 802706a:	4770      	bx	lr
 802706c:	40016800 	.word	0x40016800

08027070 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8027070:	b480      	push	{r7}
 8027072:	b089      	sub	sp, #36	; 0x24
 8027074:	af00      	add	r7, sp, #0
 8027076:	60f8      	str	r0, [r7, #12]
 8027078:	60b9      	str	r1, [r7, #8]
 802707a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 802707c:	68bb      	ldr	r3, [r7, #8]
 802707e:	685a      	ldr	r2, [r3, #4]
 8027080:	68fb      	ldr	r3, [r7, #12]
 8027082:	681b      	ldr	r3, [r3, #0]
 8027084:	68db      	ldr	r3, [r3, #12]
 8027086:	0c1b      	lsrs	r3, r3, #16
 8027088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802708c:	4413      	add	r3, r2
 802708e:	041b      	lsls	r3, r3, #16
 8027090:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8027092:	68fb      	ldr	r3, [r7, #12]
 8027094:	681b      	ldr	r3, [r3, #0]
 8027096:	461a      	mov	r2, r3
 8027098:	687b      	ldr	r3, [r7, #4]
 802709a:	01db      	lsls	r3, r3, #7
 802709c:	4413      	add	r3, r2
 802709e:	3384      	adds	r3, #132	; 0x84
 80270a0:	685b      	ldr	r3, [r3, #4]
 80270a2:	68fa      	ldr	r2, [r7, #12]
 80270a4:	6812      	ldr	r2, [r2, #0]
 80270a6:	4611      	mov	r1, r2
 80270a8:	687a      	ldr	r2, [r7, #4]
 80270aa:	01d2      	lsls	r2, r2, #7
 80270ac:	440a      	add	r2, r1
 80270ae:	3284      	adds	r2, #132	; 0x84
 80270b0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80270b4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80270b6:	68bb      	ldr	r3, [r7, #8]
 80270b8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80270ba:	68fb      	ldr	r3, [r7, #12]
 80270bc:	681b      	ldr	r3, [r3, #0]
 80270be:	68db      	ldr	r3, [r3, #12]
 80270c0:	0c1b      	lsrs	r3, r3, #16
 80270c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80270c6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80270c8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80270ca:	68fb      	ldr	r3, [r7, #12]
 80270cc:	681b      	ldr	r3, [r3, #0]
 80270ce:	4619      	mov	r1, r3
 80270d0:	687b      	ldr	r3, [r7, #4]
 80270d2:	01db      	lsls	r3, r3, #7
 80270d4:	440b      	add	r3, r1
 80270d6:	3384      	adds	r3, #132	; 0x84
 80270d8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80270da:	69fb      	ldr	r3, [r7, #28]
 80270dc:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80270de:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80270e0:	68bb      	ldr	r3, [r7, #8]
 80270e2:	68da      	ldr	r2, [r3, #12]
 80270e4:	68fb      	ldr	r3, [r7, #12]
 80270e6:	681b      	ldr	r3, [r3, #0]
 80270e8:	68db      	ldr	r3, [r3, #12]
 80270ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80270ee:	4413      	add	r3, r2
 80270f0:	041b      	lsls	r3, r3, #16
 80270f2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80270f4:	68fb      	ldr	r3, [r7, #12]
 80270f6:	681b      	ldr	r3, [r3, #0]
 80270f8:	461a      	mov	r2, r3
 80270fa:	687b      	ldr	r3, [r7, #4]
 80270fc:	01db      	lsls	r3, r3, #7
 80270fe:	4413      	add	r3, r2
 8027100:	3384      	adds	r3, #132	; 0x84
 8027102:	689b      	ldr	r3, [r3, #8]
 8027104:	68fa      	ldr	r2, [r7, #12]
 8027106:	6812      	ldr	r2, [r2, #0]
 8027108:	4611      	mov	r1, r2
 802710a:	687a      	ldr	r2, [r7, #4]
 802710c:	01d2      	lsls	r2, r2, #7
 802710e:	440a      	add	r2, r1
 8027110:	3284      	adds	r2, #132	; 0x84
 8027112:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8027116:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8027118:	68bb      	ldr	r3, [r7, #8]
 802711a:	689a      	ldr	r2, [r3, #8]
 802711c:	68fb      	ldr	r3, [r7, #12]
 802711e:	681b      	ldr	r3, [r3, #0]
 8027120:	68db      	ldr	r3, [r3, #12]
 8027122:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8027126:	4413      	add	r3, r2
 8027128:	1c5a      	adds	r2, r3, #1
 802712a:	68fb      	ldr	r3, [r7, #12]
 802712c:	681b      	ldr	r3, [r3, #0]
 802712e:	4619      	mov	r1, r3
 8027130:	687b      	ldr	r3, [r7, #4]
 8027132:	01db      	lsls	r3, r3, #7
 8027134:	440b      	add	r3, r1
 8027136:	3384      	adds	r3, #132	; 0x84
 8027138:	4619      	mov	r1, r3
 802713a:	69fb      	ldr	r3, [r7, #28]
 802713c:	4313      	orrs	r3, r2
 802713e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8027140:	68fb      	ldr	r3, [r7, #12]
 8027142:	681b      	ldr	r3, [r3, #0]
 8027144:	461a      	mov	r2, r3
 8027146:	687b      	ldr	r3, [r7, #4]
 8027148:	01db      	lsls	r3, r3, #7
 802714a:	4413      	add	r3, r2
 802714c:	3384      	adds	r3, #132	; 0x84
 802714e:	691b      	ldr	r3, [r3, #16]
 8027150:	68fa      	ldr	r2, [r7, #12]
 8027152:	6812      	ldr	r2, [r2, #0]
 8027154:	4611      	mov	r1, r2
 8027156:	687a      	ldr	r2, [r7, #4]
 8027158:	01d2      	lsls	r2, r2, #7
 802715a:	440a      	add	r2, r1
 802715c:	3284      	adds	r2, #132	; 0x84
 802715e:	f023 0307 	bic.w	r3, r3, #7
 8027162:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8027164:	68fb      	ldr	r3, [r7, #12]
 8027166:	681b      	ldr	r3, [r3, #0]
 8027168:	461a      	mov	r2, r3
 802716a:	687b      	ldr	r3, [r7, #4]
 802716c:	01db      	lsls	r3, r3, #7
 802716e:	4413      	add	r3, r2
 8027170:	3384      	adds	r3, #132	; 0x84
 8027172:	461a      	mov	r2, r3
 8027174:	68bb      	ldr	r3, [r7, #8]
 8027176:	691b      	ldr	r3, [r3, #16]
 8027178:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 802717a:	68bb      	ldr	r3, [r7, #8]
 802717c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8027180:	021b      	lsls	r3, r3, #8
 8027182:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8027184:	68bb      	ldr	r3, [r7, #8]
 8027186:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 802718a:	041b      	lsls	r3, r3, #16
 802718c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 802718e:	68bb      	ldr	r3, [r7, #8]
 8027190:	699b      	ldr	r3, [r3, #24]
 8027192:	061b      	lsls	r3, r3, #24
 8027194:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8027196:	68fb      	ldr	r3, [r7, #12]
 8027198:	681b      	ldr	r3, [r3, #0]
 802719a:	461a      	mov	r2, r3
 802719c:	687b      	ldr	r3, [r7, #4]
 802719e:	01db      	lsls	r3, r3, #7
 80271a0:	4413      	add	r3, r2
 80271a2:	3384      	adds	r3, #132	; 0x84
 80271a4:	699b      	ldr	r3, [r3, #24]
 80271a6:	68fb      	ldr	r3, [r7, #12]
 80271a8:	681b      	ldr	r3, [r3, #0]
 80271aa:	461a      	mov	r2, r3
 80271ac:	687b      	ldr	r3, [r7, #4]
 80271ae:	01db      	lsls	r3, r3, #7
 80271b0:	4413      	add	r3, r2
 80271b2:	3384      	adds	r3, #132	; 0x84
 80271b4:	461a      	mov	r2, r3
 80271b6:	2300      	movs	r3, #0
 80271b8:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80271ba:	68bb      	ldr	r3, [r7, #8]
 80271bc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80271c0:	461a      	mov	r2, r3
 80271c2:	69fb      	ldr	r3, [r7, #28]
 80271c4:	431a      	orrs	r2, r3
 80271c6:	69bb      	ldr	r3, [r7, #24]
 80271c8:	431a      	orrs	r2, r3
 80271ca:	68fb      	ldr	r3, [r7, #12]
 80271cc:	681b      	ldr	r3, [r3, #0]
 80271ce:	4619      	mov	r1, r3
 80271d0:	687b      	ldr	r3, [r7, #4]
 80271d2:	01db      	lsls	r3, r3, #7
 80271d4:	440b      	add	r3, r1
 80271d6:	3384      	adds	r3, #132	; 0x84
 80271d8:	4619      	mov	r1, r3
 80271da:	697b      	ldr	r3, [r7, #20]
 80271dc:	4313      	orrs	r3, r2
 80271de:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80271e0:	68fb      	ldr	r3, [r7, #12]
 80271e2:	681b      	ldr	r3, [r3, #0]
 80271e4:	461a      	mov	r2, r3
 80271e6:	687b      	ldr	r3, [r7, #4]
 80271e8:	01db      	lsls	r3, r3, #7
 80271ea:	4413      	add	r3, r2
 80271ec:	3384      	adds	r3, #132	; 0x84
 80271ee:	695b      	ldr	r3, [r3, #20]
 80271f0:	68fa      	ldr	r2, [r7, #12]
 80271f2:	6812      	ldr	r2, [r2, #0]
 80271f4:	4611      	mov	r1, r2
 80271f6:	687a      	ldr	r2, [r7, #4]
 80271f8:	01d2      	lsls	r2, r2, #7
 80271fa:	440a      	add	r2, r1
 80271fc:	3284      	adds	r2, #132	; 0x84
 80271fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8027202:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8027204:	68fb      	ldr	r3, [r7, #12]
 8027206:	681b      	ldr	r3, [r3, #0]
 8027208:	461a      	mov	r2, r3
 802720a:	687b      	ldr	r3, [r7, #4]
 802720c:	01db      	lsls	r3, r3, #7
 802720e:	4413      	add	r3, r2
 8027210:	3384      	adds	r3, #132	; 0x84
 8027212:	461a      	mov	r2, r3
 8027214:	68bb      	ldr	r3, [r7, #8]
 8027216:	695b      	ldr	r3, [r3, #20]
 8027218:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 802721a:	68fb      	ldr	r3, [r7, #12]
 802721c:	681b      	ldr	r3, [r3, #0]
 802721e:	461a      	mov	r2, r3
 8027220:	687b      	ldr	r3, [r7, #4]
 8027222:	01db      	lsls	r3, r3, #7
 8027224:	4413      	add	r3, r2
 8027226:	3384      	adds	r3, #132	; 0x84
 8027228:	69db      	ldr	r3, [r3, #28]
 802722a:	68fa      	ldr	r2, [r7, #12]
 802722c:	6812      	ldr	r2, [r2, #0]
 802722e:	4611      	mov	r1, r2
 8027230:	687a      	ldr	r2, [r7, #4]
 8027232:	01d2      	lsls	r2, r2, #7
 8027234:	440a      	add	r2, r1
 8027236:	3284      	adds	r2, #132	; 0x84
 8027238:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 802723c:	f023 0307 	bic.w	r3, r3, #7
 8027240:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8027242:	68bb      	ldr	r3, [r7, #8]
 8027244:	69da      	ldr	r2, [r3, #28]
 8027246:	68bb      	ldr	r3, [r7, #8]
 8027248:	6a1b      	ldr	r3, [r3, #32]
 802724a:	68f9      	ldr	r1, [r7, #12]
 802724c:	6809      	ldr	r1, [r1, #0]
 802724e:	4608      	mov	r0, r1
 8027250:	6879      	ldr	r1, [r7, #4]
 8027252:	01c9      	lsls	r1, r1, #7
 8027254:	4401      	add	r1, r0
 8027256:	3184      	adds	r1, #132	; 0x84
 8027258:	4313      	orrs	r3, r2
 802725a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 802725c:	68fb      	ldr	r3, [r7, #12]
 802725e:	681b      	ldr	r3, [r3, #0]
 8027260:	461a      	mov	r2, r3
 8027262:	687b      	ldr	r3, [r7, #4]
 8027264:	01db      	lsls	r3, r3, #7
 8027266:	4413      	add	r3, r2
 8027268:	3384      	adds	r3, #132	; 0x84
 802726a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802726c:	68fb      	ldr	r3, [r7, #12]
 802726e:	681b      	ldr	r3, [r3, #0]
 8027270:	461a      	mov	r2, r3
 8027272:	687b      	ldr	r3, [r7, #4]
 8027274:	01db      	lsls	r3, r3, #7
 8027276:	4413      	add	r3, r2
 8027278:	3384      	adds	r3, #132	; 0x84
 802727a:	461a      	mov	r2, r3
 802727c:	2300      	movs	r3, #0
 802727e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8027280:	68fb      	ldr	r3, [r7, #12]
 8027282:	681b      	ldr	r3, [r3, #0]
 8027284:	461a      	mov	r2, r3
 8027286:	687b      	ldr	r3, [r7, #4]
 8027288:	01db      	lsls	r3, r3, #7
 802728a:	4413      	add	r3, r2
 802728c:	3384      	adds	r3, #132	; 0x84
 802728e:	461a      	mov	r2, r3
 8027290:	68bb      	ldr	r3, [r7, #8]
 8027292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027294:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8027296:	68bb      	ldr	r3, [r7, #8]
 8027298:	691b      	ldr	r3, [r3, #16]
 802729a:	2b00      	cmp	r3, #0
 802729c:	d102      	bne.n	80272a4 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 802729e:	2304      	movs	r3, #4
 80272a0:	61fb      	str	r3, [r7, #28]
 80272a2:	e01b      	b.n	80272dc <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80272a4:	68bb      	ldr	r3, [r7, #8]
 80272a6:	691b      	ldr	r3, [r3, #16]
 80272a8:	2b01      	cmp	r3, #1
 80272aa:	d102      	bne.n	80272b2 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80272ac:	2303      	movs	r3, #3
 80272ae:	61fb      	str	r3, [r7, #28]
 80272b0:	e014      	b.n	80272dc <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80272b2:	68bb      	ldr	r3, [r7, #8]
 80272b4:	691b      	ldr	r3, [r3, #16]
 80272b6:	2b04      	cmp	r3, #4
 80272b8:	d00b      	beq.n	80272d2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80272ba:	68bb      	ldr	r3, [r7, #8]
 80272bc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80272be:	2b02      	cmp	r3, #2
 80272c0:	d007      	beq.n	80272d2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80272c2:	68bb      	ldr	r3, [r7, #8]
 80272c4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80272c6:	2b03      	cmp	r3, #3
 80272c8:	d003      	beq.n	80272d2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80272ca:	68bb      	ldr	r3, [r7, #8]
 80272cc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80272ce:	2b07      	cmp	r3, #7
 80272d0:	d102      	bne.n	80272d8 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80272d2:	2302      	movs	r3, #2
 80272d4:	61fb      	str	r3, [r7, #28]
 80272d6:	e001      	b.n	80272dc <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80272d8:	2301      	movs	r3, #1
 80272da:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80272dc:	68fb      	ldr	r3, [r7, #12]
 80272de:	681b      	ldr	r3, [r3, #0]
 80272e0:	461a      	mov	r2, r3
 80272e2:	687b      	ldr	r3, [r7, #4]
 80272e4:	01db      	lsls	r3, r3, #7
 80272e6:	4413      	add	r3, r2
 80272e8:	3384      	adds	r3, #132	; 0x84
 80272ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80272ec:	68fa      	ldr	r2, [r7, #12]
 80272ee:	6812      	ldr	r2, [r2, #0]
 80272f0:	4611      	mov	r1, r2
 80272f2:	687a      	ldr	r2, [r7, #4]
 80272f4:	01d2      	lsls	r2, r2, #7
 80272f6:	440a      	add	r2, r1
 80272f8:	3284      	adds	r2, #132	; 0x84
 80272fa:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80272fe:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8027300:	68bb      	ldr	r3, [r7, #8]
 8027302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027304:	69fa      	ldr	r2, [r7, #28]
 8027306:	fb02 f303 	mul.w	r3, r2, r3
 802730a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 802730c:	68bb      	ldr	r3, [r7, #8]
 802730e:	6859      	ldr	r1, [r3, #4]
 8027310:	68bb      	ldr	r3, [r7, #8]
 8027312:	681b      	ldr	r3, [r3, #0]
 8027314:	1acb      	subs	r3, r1, r3
 8027316:	69f9      	ldr	r1, [r7, #28]
 8027318:	fb01 f303 	mul.w	r3, r1, r3
 802731c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 802731e:	68f9      	ldr	r1, [r7, #12]
 8027320:	6809      	ldr	r1, [r1, #0]
 8027322:	4608      	mov	r0, r1
 8027324:	6879      	ldr	r1, [r7, #4]
 8027326:	01c9      	lsls	r1, r1, #7
 8027328:	4401      	add	r1, r0
 802732a:	3184      	adds	r1, #132	; 0x84
 802732c:	4313      	orrs	r3, r2
 802732e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8027330:	68fb      	ldr	r3, [r7, #12]
 8027332:	681b      	ldr	r3, [r3, #0]
 8027334:	461a      	mov	r2, r3
 8027336:	687b      	ldr	r3, [r7, #4]
 8027338:	01db      	lsls	r3, r3, #7
 802733a:	4413      	add	r3, r2
 802733c:	3384      	adds	r3, #132	; 0x84
 802733e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027340:	68fa      	ldr	r2, [r7, #12]
 8027342:	6812      	ldr	r2, [r2, #0]
 8027344:	4611      	mov	r1, r2
 8027346:	687a      	ldr	r2, [r7, #4]
 8027348:	01d2      	lsls	r2, r2, #7
 802734a:	440a      	add	r2, r1
 802734c:	3284      	adds	r2, #132	; 0x84
 802734e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8027352:	f023 0307 	bic.w	r3, r3, #7
 8027356:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8027358:	68fb      	ldr	r3, [r7, #12]
 802735a:	681b      	ldr	r3, [r3, #0]
 802735c:	461a      	mov	r2, r3
 802735e:	687b      	ldr	r3, [r7, #4]
 8027360:	01db      	lsls	r3, r3, #7
 8027362:	4413      	add	r3, r2
 8027364:	3384      	adds	r3, #132	; 0x84
 8027366:	461a      	mov	r2, r3
 8027368:	68bb      	ldr	r3, [r7, #8]
 802736a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802736c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 802736e:	68fb      	ldr	r3, [r7, #12]
 8027370:	681b      	ldr	r3, [r3, #0]
 8027372:	461a      	mov	r2, r3
 8027374:	687b      	ldr	r3, [r7, #4]
 8027376:	01db      	lsls	r3, r3, #7
 8027378:	4413      	add	r3, r2
 802737a:	3384      	adds	r3, #132	; 0x84
 802737c:	681b      	ldr	r3, [r3, #0]
 802737e:	68fa      	ldr	r2, [r7, #12]
 8027380:	6812      	ldr	r2, [r2, #0]
 8027382:	4611      	mov	r1, r2
 8027384:	687a      	ldr	r2, [r7, #4]
 8027386:	01d2      	lsls	r2, r2, #7
 8027388:	440a      	add	r2, r1
 802738a:	3284      	adds	r2, #132	; 0x84
 802738c:	f043 0301 	orr.w	r3, r3, #1
 8027390:	6013      	str	r3, [r2, #0]
}
 8027392:	bf00      	nop
 8027394:	3724      	adds	r7, #36	; 0x24
 8027396:	46bd      	mov	sp, r7
 8027398:	f85d 7b04 	ldr.w	r7, [sp], #4
 802739c:	4770      	bx	lr
	...

080273a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80273a0:	b580      	push	{r7, lr}
 80273a2:	b086      	sub	sp, #24
 80273a4:	af00      	add	r7, sp, #0
 80273a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80273a8:	687b      	ldr	r3, [r7, #4]
 80273aa:	2b00      	cmp	r3, #0
 80273ac:	d101      	bne.n	80273b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80273ae:	2301      	movs	r3, #1
 80273b0:	e267      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80273b2:	687b      	ldr	r3, [r7, #4]
 80273b4:	681b      	ldr	r3, [r3, #0]
 80273b6:	f003 0301 	and.w	r3, r3, #1
 80273ba:	2b00      	cmp	r3, #0
 80273bc:	d075      	beq.n	80274aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80273be:	4b88      	ldr	r3, [pc, #544]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80273c0:	689b      	ldr	r3, [r3, #8]
 80273c2:	f003 030c 	and.w	r3, r3, #12
 80273c6:	2b04      	cmp	r3, #4
 80273c8:	d00c      	beq.n	80273e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80273ca:	4b85      	ldr	r3, [pc, #532]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80273cc:	689b      	ldr	r3, [r3, #8]
 80273ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80273d2:	2b08      	cmp	r3, #8
 80273d4:	d112      	bne.n	80273fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80273d6:	4b82      	ldr	r3, [pc, #520]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80273d8:	685b      	ldr	r3, [r3, #4]
 80273da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80273de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80273e2:	d10b      	bne.n	80273fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80273e4:	4b7e      	ldr	r3, [pc, #504]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80273e6:	681b      	ldr	r3, [r3, #0]
 80273e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80273ec:	2b00      	cmp	r3, #0
 80273ee:	d05b      	beq.n	80274a8 <HAL_RCC_OscConfig+0x108>
 80273f0:	687b      	ldr	r3, [r7, #4]
 80273f2:	685b      	ldr	r3, [r3, #4]
 80273f4:	2b00      	cmp	r3, #0
 80273f6:	d157      	bne.n	80274a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80273f8:	2301      	movs	r3, #1
 80273fa:	e242      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80273fc:	687b      	ldr	r3, [r7, #4]
 80273fe:	685b      	ldr	r3, [r3, #4]
 8027400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8027404:	d106      	bne.n	8027414 <HAL_RCC_OscConfig+0x74>
 8027406:	4b76      	ldr	r3, [pc, #472]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027408:	681b      	ldr	r3, [r3, #0]
 802740a:	4a75      	ldr	r2, [pc, #468]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802740c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027410:	6013      	str	r3, [r2, #0]
 8027412:	e01d      	b.n	8027450 <HAL_RCC_OscConfig+0xb0>
 8027414:	687b      	ldr	r3, [r7, #4]
 8027416:	685b      	ldr	r3, [r3, #4]
 8027418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 802741c:	d10c      	bne.n	8027438 <HAL_RCC_OscConfig+0x98>
 802741e:	4b70      	ldr	r3, [pc, #448]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027420:	681b      	ldr	r3, [r3, #0]
 8027422:	4a6f      	ldr	r2, [pc, #444]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8027428:	6013      	str	r3, [r2, #0]
 802742a:	4b6d      	ldr	r3, [pc, #436]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802742c:	681b      	ldr	r3, [r3, #0]
 802742e:	4a6c      	ldr	r2, [pc, #432]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027434:	6013      	str	r3, [r2, #0]
 8027436:	e00b      	b.n	8027450 <HAL_RCC_OscConfig+0xb0>
 8027438:	4b69      	ldr	r3, [pc, #420]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802743a:	681b      	ldr	r3, [r3, #0]
 802743c:	4a68      	ldr	r2, [pc, #416]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802743e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8027442:	6013      	str	r3, [r2, #0]
 8027444:	4b66      	ldr	r3, [pc, #408]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027446:	681b      	ldr	r3, [r3, #0]
 8027448:	4a65      	ldr	r2, [pc, #404]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802744a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 802744e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8027450:	687b      	ldr	r3, [r7, #4]
 8027452:	685b      	ldr	r3, [r3, #4]
 8027454:	2b00      	cmp	r3, #0
 8027456:	d013      	beq.n	8027480 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027458:	f7fc f8a2 	bl	80235a0 <HAL_GetTick>
 802745c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802745e:	e008      	b.n	8027472 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027460:	f7fc f89e 	bl	80235a0 <HAL_GetTick>
 8027464:	4602      	mov	r2, r0
 8027466:	693b      	ldr	r3, [r7, #16]
 8027468:	1ad3      	subs	r3, r2, r3
 802746a:	2b64      	cmp	r3, #100	; 0x64
 802746c:	d901      	bls.n	8027472 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 802746e:	2303      	movs	r3, #3
 8027470:	e207      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027472:	4b5b      	ldr	r3, [pc, #364]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027474:	681b      	ldr	r3, [r3, #0]
 8027476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802747a:	2b00      	cmp	r3, #0
 802747c:	d0f0      	beq.n	8027460 <HAL_RCC_OscConfig+0xc0>
 802747e:	e014      	b.n	80274aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027480:	f7fc f88e 	bl	80235a0 <HAL_GetTick>
 8027484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8027486:	e008      	b.n	802749a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027488:	f7fc f88a 	bl	80235a0 <HAL_GetTick>
 802748c:	4602      	mov	r2, r0
 802748e:	693b      	ldr	r3, [r7, #16]
 8027490:	1ad3      	subs	r3, r2, r3
 8027492:	2b64      	cmp	r3, #100	; 0x64
 8027494:	d901      	bls.n	802749a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8027496:	2303      	movs	r3, #3
 8027498:	e1f3      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 802749a:	4b51      	ldr	r3, [pc, #324]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802749c:	681b      	ldr	r3, [r3, #0]
 802749e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80274a2:	2b00      	cmp	r3, #0
 80274a4:	d1f0      	bne.n	8027488 <HAL_RCC_OscConfig+0xe8>
 80274a6:	e000      	b.n	80274aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80274a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80274aa:	687b      	ldr	r3, [r7, #4]
 80274ac:	681b      	ldr	r3, [r3, #0]
 80274ae:	f003 0302 	and.w	r3, r3, #2
 80274b2:	2b00      	cmp	r3, #0
 80274b4:	d063      	beq.n	802757e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80274b6:	4b4a      	ldr	r3, [pc, #296]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80274b8:	689b      	ldr	r3, [r3, #8]
 80274ba:	f003 030c 	and.w	r3, r3, #12
 80274be:	2b00      	cmp	r3, #0
 80274c0:	d00b      	beq.n	80274da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80274c2:	4b47      	ldr	r3, [pc, #284]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80274c4:	689b      	ldr	r3, [r3, #8]
 80274c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80274ca:	2b08      	cmp	r3, #8
 80274cc:	d11c      	bne.n	8027508 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80274ce:	4b44      	ldr	r3, [pc, #272]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80274d0:	685b      	ldr	r3, [r3, #4]
 80274d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80274d6:	2b00      	cmp	r3, #0
 80274d8:	d116      	bne.n	8027508 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80274da:	4b41      	ldr	r3, [pc, #260]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80274dc:	681b      	ldr	r3, [r3, #0]
 80274de:	f003 0302 	and.w	r3, r3, #2
 80274e2:	2b00      	cmp	r3, #0
 80274e4:	d005      	beq.n	80274f2 <HAL_RCC_OscConfig+0x152>
 80274e6:	687b      	ldr	r3, [r7, #4]
 80274e8:	68db      	ldr	r3, [r3, #12]
 80274ea:	2b01      	cmp	r3, #1
 80274ec:	d001      	beq.n	80274f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80274ee:	2301      	movs	r3, #1
 80274f0:	e1c7      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80274f2:	4b3b      	ldr	r3, [pc, #236]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80274f4:	681b      	ldr	r3, [r3, #0]
 80274f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80274fa:	687b      	ldr	r3, [r7, #4]
 80274fc:	691b      	ldr	r3, [r3, #16]
 80274fe:	00db      	lsls	r3, r3, #3
 8027500:	4937      	ldr	r1, [pc, #220]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027502:	4313      	orrs	r3, r2
 8027504:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8027506:	e03a      	b.n	802757e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8027508:	687b      	ldr	r3, [r7, #4]
 802750a:	68db      	ldr	r3, [r3, #12]
 802750c:	2b00      	cmp	r3, #0
 802750e:	d020      	beq.n	8027552 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8027510:	4b34      	ldr	r3, [pc, #208]	; (80275e4 <HAL_RCC_OscConfig+0x244>)
 8027512:	2201      	movs	r2, #1
 8027514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8027516:	f7fc f843 	bl	80235a0 <HAL_GetTick>
 802751a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802751c:	e008      	b.n	8027530 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 802751e:	f7fc f83f 	bl	80235a0 <HAL_GetTick>
 8027522:	4602      	mov	r2, r0
 8027524:	693b      	ldr	r3, [r7, #16]
 8027526:	1ad3      	subs	r3, r2, r3
 8027528:	2b02      	cmp	r3, #2
 802752a:	d901      	bls.n	8027530 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 802752c:	2303      	movs	r3, #3
 802752e:	e1a8      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8027530:	4b2b      	ldr	r3, [pc, #172]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027532:	681b      	ldr	r3, [r3, #0]
 8027534:	f003 0302 	and.w	r3, r3, #2
 8027538:	2b00      	cmp	r3, #0
 802753a:	d0f0      	beq.n	802751e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802753c:	4b28      	ldr	r3, [pc, #160]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802753e:	681b      	ldr	r3, [r3, #0]
 8027540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8027544:	687b      	ldr	r3, [r7, #4]
 8027546:	691b      	ldr	r3, [r3, #16]
 8027548:	00db      	lsls	r3, r3, #3
 802754a:	4925      	ldr	r1, [pc, #148]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 802754c:	4313      	orrs	r3, r2
 802754e:	600b      	str	r3, [r1, #0]
 8027550:	e015      	b.n	802757e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8027552:	4b24      	ldr	r3, [pc, #144]	; (80275e4 <HAL_RCC_OscConfig+0x244>)
 8027554:	2200      	movs	r2, #0
 8027556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8027558:	f7fc f822 	bl	80235a0 <HAL_GetTick>
 802755c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 802755e:	e008      	b.n	8027572 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8027560:	f7fc f81e 	bl	80235a0 <HAL_GetTick>
 8027564:	4602      	mov	r2, r0
 8027566:	693b      	ldr	r3, [r7, #16]
 8027568:	1ad3      	subs	r3, r2, r3
 802756a:	2b02      	cmp	r3, #2
 802756c:	d901      	bls.n	8027572 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 802756e:	2303      	movs	r3, #3
 8027570:	e187      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8027572:	4b1b      	ldr	r3, [pc, #108]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 8027574:	681b      	ldr	r3, [r3, #0]
 8027576:	f003 0302 	and.w	r3, r3, #2
 802757a:	2b00      	cmp	r3, #0
 802757c:	d1f0      	bne.n	8027560 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802757e:	687b      	ldr	r3, [r7, #4]
 8027580:	681b      	ldr	r3, [r3, #0]
 8027582:	f003 0308 	and.w	r3, r3, #8
 8027586:	2b00      	cmp	r3, #0
 8027588:	d036      	beq.n	80275f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 802758a:	687b      	ldr	r3, [r7, #4]
 802758c:	695b      	ldr	r3, [r3, #20]
 802758e:	2b00      	cmp	r3, #0
 8027590:	d016      	beq.n	80275c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8027592:	4b15      	ldr	r3, [pc, #84]	; (80275e8 <HAL_RCC_OscConfig+0x248>)
 8027594:	2201      	movs	r2, #1
 8027596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8027598:	f7fc f802 	bl	80235a0 <HAL_GetTick>
 802759c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 802759e:	e008      	b.n	80275b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80275a0:	f7fb fffe 	bl	80235a0 <HAL_GetTick>
 80275a4:	4602      	mov	r2, r0
 80275a6:	693b      	ldr	r3, [r7, #16]
 80275a8:	1ad3      	subs	r3, r2, r3
 80275aa:	2b02      	cmp	r3, #2
 80275ac:	d901      	bls.n	80275b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80275ae:	2303      	movs	r3, #3
 80275b0:	e167      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80275b2:	4b0b      	ldr	r3, [pc, #44]	; (80275e0 <HAL_RCC_OscConfig+0x240>)
 80275b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80275b6:	f003 0302 	and.w	r3, r3, #2
 80275ba:	2b00      	cmp	r3, #0
 80275bc:	d0f0      	beq.n	80275a0 <HAL_RCC_OscConfig+0x200>
 80275be:	e01b      	b.n	80275f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80275c0:	4b09      	ldr	r3, [pc, #36]	; (80275e8 <HAL_RCC_OscConfig+0x248>)
 80275c2:	2200      	movs	r2, #0
 80275c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80275c6:	f7fb ffeb 	bl	80235a0 <HAL_GetTick>
 80275ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80275cc:	e00e      	b.n	80275ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80275ce:	f7fb ffe7 	bl	80235a0 <HAL_GetTick>
 80275d2:	4602      	mov	r2, r0
 80275d4:	693b      	ldr	r3, [r7, #16]
 80275d6:	1ad3      	subs	r3, r2, r3
 80275d8:	2b02      	cmp	r3, #2
 80275da:	d907      	bls.n	80275ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80275dc:	2303      	movs	r3, #3
 80275de:	e150      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
 80275e0:	40023800 	.word	0x40023800
 80275e4:	42470000 	.word	0x42470000
 80275e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80275ec:	4b88      	ldr	r3, [pc, #544]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80275ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80275f0:	f003 0302 	and.w	r3, r3, #2
 80275f4:	2b00      	cmp	r3, #0
 80275f6:	d1ea      	bne.n	80275ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80275f8:	687b      	ldr	r3, [r7, #4]
 80275fa:	681b      	ldr	r3, [r3, #0]
 80275fc:	f003 0304 	and.w	r3, r3, #4
 8027600:	2b00      	cmp	r3, #0
 8027602:	f000 8097 	beq.w	8027734 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8027606:	2300      	movs	r3, #0
 8027608:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 802760a:	4b81      	ldr	r3, [pc, #516]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 802760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802760e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027612:	2b00      	cmp	r3, #0
 8027614:	d10f      	bne.n	8027636 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8027616:	2300      	movs	r3, #0
 8027618:	60bb      	str	r3, [r7, #8]
 802761a:	4b7d      	ldr	r3, [pc, #500]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 802761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802761e:	4a7c      	ldr	r2, [pc, #496]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8027624:	6413      	str	r3, [r2, #64]	; 0x40
 8027626:	4b7a      	ldr	r3, [pc, #488]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802762a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802762e:	60bb      	str	r3, [r7, #8]
 8027630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8027632:	2301      	movs	r3, #1
 8027634:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027636:	4b77      	ldr	r3, [pc, #476]	; (8027814 <HAL_RCC_OscConfig+0x474>)
 8027638:	681b      	ldr	r3, [r3, #0]
 802763a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802763e:	2b00      	cmp	r3, #0
 8027640:	d118      	bne.n	8027674 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8027642:	4b74      	ldr	r3, [pc, #464]	; (8027814 <HAL_RCC_OscConfig+0x474>)
 8027644:	681b      	ldr	r3, [r3, #0]
 8027646:	4a73      	ldr	r2, [pc, #460]	; (8027814 <HAL_RCC_OscConfig+0x474>)
 8027648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802764c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 802764e:	f7fb ffa7 	bl	80235a0 <HAL_GetTick>
 8027652:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027654:	e008      	b.n	8027668 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8027656:	f7fb ffa3 	bl	80235a0 <HAL_GetTick>
 802765a:	4602      	mov	r2, r0
 802765c:	693b      	ldr	r3, [r7, #16]
 802765e:	1ad3      	subs	r3, r2, r3
 8027660:	2b02      	cmp	r3, #2
 8027662:	d901      	bls.n	8027668 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8027664:	2303      	movs	r3, #3
 8027666:	e10c      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027668:	4b6a      	ldr	r3, [pc, #424]	; (8027814 <HAL_RCC_OscConfig+0x474>)
 802766a:	681b      	ldr	r3, [r3, #0]
 802766c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8027670:	2b00      	cmp	r3, #0
 8027672:	d0f0      	beq.n	8027656 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8027674:	687b      	ldr	r3, [r7, #4]
 8027676:	689b      	ldr	r3, [r3, #8]
 8027678:	2b01      	cmp	r3, #1
 802767a:	d106      	bne.n	802768a <HAL_RCC_OscConfig+0x2ea>
 802767c:	4b64      	ldr	r3, [pc, #400]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 802767e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027680:	4a63      	ldr	r2, [pc, #396]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027682:	f043 0301 	orr.w	r3, r3, #1
 8027686:	6713      	str	r3, [r2, #112]	; 0x70
 8027688:	e01c      	b.n	80276c4 <HAL_RCC_OscConfig+0x324>
 802768a:	687b      	ldr	r3, [r7, #4]
 802768c:	689b      	ldr	r3, [r3, #8]
 802768e:	2b05      	cmp	r3, #5
 8027690:	d10c      	bne.n	80276ac <HAL_RCC_OscConfig+0x30c>
 8027692:	4b5f      	ldr	r3, [pc, #380]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027696:	4a5e      	ldr	r2, [pc, #376]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027698:	f043 0304 	orr.w	r3, r3, #4
 802769c:	6713      	str	r3, [r2, #112]	; 0x70
 802769e:	4b5c      	ldr	r3, [pc, #368]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80276a2:	4a5b      	ldr	r2, [pc, #364]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276a4:	f043 0301 	orr.w	r3, r3, #1
 80276a8:	6713      	str	r3, [r2, #112]	; 0x70
 80276aa:	e00b      	b.n	80276c4 <HAL_RCC_OscConfig+0x324>
 80276ac:	4b58      	ldr	r3, [pc, #352]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80276b0:	4a57      	ldr	r2, [pc, #348]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276b2:	f023 0301 	bic.w	r3, r3, #1
 80276b6:	6713      	str	r3, [r2, #112]	; 0x70
 80276b8:	4b55      	ldr	r3, [pc, #340]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80276bc:	4a54      	ldr	r2, [pc, #336]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276be:	f023 0304 	bic.w	r3, r3, #4
 80276c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80276c4:	687b      	ldr	r3, [r7, #4]
 80276c6:	689b      	ldr	r3, [r3, #8]
 80276c8:	2b00      	cmp	r3, #0
 80276ca:	d015      	beq.n	80276f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80276cc:	f7fb ff68 	bl	80235a0 <HAL_GetTick>
 80276d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80276d2:	e00a      	b.n	80276ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80276d4:	f7fb ff64 	bl	80235a0 <HAL_GetTick>
 80276d8:	4602      	mov	r2, r0
 80276da:	693b      	ldr	r3, [r7, #16]
 80276dc:	1ad3      	subs	r3, r2, r3
 80276de:	f241 3288 	movw	r2, #5000	; 0x1388
 80276e2:	4293      	cmp	r3, r2
 80276e4:	d901      	bls.n	80276ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80276e6:	2303      	movs	r3, #3
 80276e8:	e0cb      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80276ea:	4b49      	ldr	r3, [pc, #292]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80276ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80276ee:	f003 0302 	and.w	r3, r3, #2
 80276f2:	2b00      	cmp	r3, #0
 80276f4:	d0ee      	beq.n	80276d4 <HAL_RCC_OscConfig+0x334>
 80276f6:	e014      	b.n	8027722 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80276f8:	f7fb ff52 	bl	80235a0 <HAL_GetTick>
 80276fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80276fe:	e00a      	b.n	8027716 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8027700:	f7fb ff4e 	bl	80235a0 <HAL_GetTick>
 8027704:	4602      	mov	r2, r0
 8027706:	693b      	ldr	r3, [r7, #16]
 8027708:	1ad3      	subs	r3, r2, r3
 802770a:	f241 3288 	movw	r2, #5000	; 0x1388
 802770e:	4293      	cmp	r3, r2
 8027710:	d901      	bls.n	8027716 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8027712:	2303      	movs	r3, #3
 8027714:	e0b5      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8027716:	4b3e      	ldr	r3, [pc, #248]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802771a:	f003 0302 	and.w	r3, r3, #2
 802771e:	2b00      	cmp	r3, #0
 8027720:	d1ee      	bne.n	8027700 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8027722:	7dfb      	ldrb	r3, [r7, #23]
 8027724:	2b01      	cmp	r3, #1
 8027726:	d105      	bne.n	8027734 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8027728:	4b39      	ldr	r3, [pc, #228]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 802772a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802772c:	4a38      	ldr	r2, [pc, #224]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 802772e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8027732:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8027734:	687b      	ldr	r3, [r7, #4]
 8027736:	699b      	ldr	r3, [r3, #24]
 8027738:	2b00      	cmp	r3, #0
 802773a:	f000 80a1 	beq.w	8027880 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 802773e:	4b34      	ldr	r3, [pc, #208]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027740:	689b      	ldr	r3, [r3, #8]
 8027742:	f003 030c 	and.w	r3, r3, #12
 8027746:	2b08      	cmp	r3, #8
 8027748:	d05c      	beq.n	8027804 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802774a:	687b      	ldr	r3, [r7, #4]
 802774c:	699b      	ldr	r3, [r3, #24]
 802774e:	2b02      	cmp	r3, #2
 8027750:	d141      	bne.n	80277d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8027752:	4b31      	ldr	r3, [pc, #196]	; (8027818 <HAL_RCC_OscConfig+0x478>)
 8027754:	2200      	movs	r2, #0
 8027756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027758:	f7fb ff22 	bl	80235a0 <HAL_GetTick>
 802775c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802775e:	e008      	b.n	8027772 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8027760:	f7fb ff1e 	bl	80235a0 <HAL_GetTick>
 8027764:	4602      	mov	r2, r0
 8027766:	693b      	ldr	r3, [r7, #16]
 8027768:	1ad3      	subs	r3, r2, r3
 802776a:	2b02      	cmp	r3, #2
 802776c:	d901      	bls.n	8027772 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 802776e:	2303      	movs	r3, #3
 8027770:	e087      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027772:	4b27      	ldr	r3, [pc, #156]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 8027774:	681b      	ldr	r3, [r3, #0]
 8027776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802777a:	2b00      	cmp	r3, #0
 802777c:	d1f0      	bne.n	8027760 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 802777e:	687b      	ldr	r3, [r7, #4]
 8027780:	69da      	ldr	r2, [r3, #28]
 8027782:	687b      	ldr	r3, [r7, #4]
 8027784:	6a1b      	ldr	r3, [r3, #32]
 8027786:	431a      	orrs	r2, r3
 8027788:	687b      	ldr	r3, [r7, #4]
 802778a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802778c:	019b      	lsls	r3, r3, #6
 802778e:	431a      	orrs	r2, r3
 8027790:	687b      	ldr	r3, [r7, #4]
 8027792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027794:	085b      	lsrs	r3, r3, #1
 8027796:	3b01      	subs	r3, #1
 8027798:	041b      	lsls	r3, r3, #16
 802779a:	431a      	orrs	r2, r3
 802779c:	687b      	ldr	r3, [r7, #4]
 802779e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80277a0:	061b      	lsls	r3, r3, #24
 80277a2:	491b      	ldr	r1, [pc, #108]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80277a4:	4313      	orrs	r3, r2
 80277a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80277a8:	4b1b      	ldr	r3, [pc, #108]	; (8027818 <HAL_RCC_OscConfig+0x478>)
 80277aa:	2201      	movs	r2, #1
 80277ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80277ae:	f7fb fef7 	bl	80235a0 <HAL_GetTick>
 80277b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80277b4:	e008      	b.n	80277c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80277b6:	f7fb fef3 	bl	80235a0 <HAL_GetTick>
 80277ba:	4602      	mov	r2, r0
 80277bc:	693b      	ldr	r3, [r7, #16]
 80277be:	1ad3      	subs	r3, r2, r3
 80277c0:	2b02      	cmp	r3, #2
 80277c2:	d901      	bls.n	80277c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80277c4:	2303      	movs	r3, #3
 80277c6:	e05c      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80277c8:	4b11      	ldr	r3, [pc, #68]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80277ca:	681b      	ldr	r3, [r3, #0]
 80277cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80277d0:	2b00      	cmp	r3, #0
 80277d2:	d0f0      	beq.n	80277b6 <HAL_RCC_OscConfig+0x416>
 80277d4:	e054      	b.n	8027880 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80277d6:	4b10      	ldr	r3, [pc, #64]	; (8027818 <HAL_RCC_OscConfig+0x478>)
 80277d8:	2200      	movs	r2, #0
 80277da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80277dc:	f7fb fee0 	bl	80235a0 <HAL_GetTick>
 80277e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80277e2:	e008      	b.n	80277f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80277e4:	f7fb fedc 	bl	80235a0 <HAL_GetTick>
 80277e8:	4602      	mov	r2, r0
 80277ea:	693b      	ldr	r3, [r7, #16]
 80277ec:	1ad3      	subs	r3, r2, r3
 80277ee:	2b02      	cmp	r3, #2
 80277f0:	d901      	bls.n	80277f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80277f2:	2303      	movs	r3, #3
 80277f4:	e045      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80277f6:	4b06      	ldr	r3, [pc, #24]	; (8027810 <HAL_RCC_OscConfig+0x470>)
 80277f8:	681b      	ldr	r3, [r3, #0]
 80277fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80277fe:	2b00      	cmp	r3, #0
 8027800:	d1f0      	bne.n	80277e4 <HAL_RCC_OscConfig+0x444>
 8027802:	e03d      	b.n	8027880 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8027804:	687b      	ldr	r3, [r7, #4]
 8027806:	699b      	ldr	r3, [r3, #24]
 8027808:	2b01      	cmp	r3, #1
 802780a:	d107      	bne.n	802781c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 802780c:	2301      	movs	r3, #1
 802780e:	e038      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
 8027810:	40023800 	.word	0x40023800
 8027814:	40007000 	.word	0x40007000
 8027818:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 802781c:	4b1b      	ldr	r3, [pc, #108]	; (802788c <HAL_RCC_OscConfig+0x4ec>)
 802781e:	685b      	ldr	r3, [r3, #4]
 8027820:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8027822:	687b      	ldr	r3, [r7, #4]
 8027824:	699b      	ldr	r3, [r3, #24]
 8027826:	2b01      	cmp	r3, #1
 8027828:	d028      	beq.n	802787c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802782a:	68fb      	ldr	r3, [r7, #12]
 802782c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8027830:	687b      	ldr	r3, [r7, #4]
 8027832:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8027834:	429a      	cmp	r2, r3
 8027836:	d121      	bne.n	802787c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8027838:	68fb      	ldr	r3, [r7, #12]
 802783a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 802783e:	687b      	ldr	r3, [r7, #4]
 8027840:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027842:	429a      	cmp	r2, r3
 8027844:	d11a      	bne.n	802787c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8027846:	68fa      	ldr	r2, [r7, #12]
 8027848:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 802784c:	4013      	ands	r3, r2
 802784e:	687a      	ldr	r2, [r7, #4]
 8027850:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8027852:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8027854:	4293      	cmp	r3, r2
 8027856:	d111      	bne.n	802787c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8027858:	68fb      	ldr	r3, [r7, #12]
 802785a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 802785e:	687b      	ldr	r3, [r7, #4]
 8027860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027862:	085b      	lsrs	r3, r3, #1
 8027864:	3b01      	subs	r3, #1
 8027866:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8027868:	429a      	cmp	r2, r3
 802786a:	d107      	bne.n	802787c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 802786c:	68fb      	ldr	r3, [r7, #12]
 802786e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8027872:	687b      	ldr	r3, [r7, #4]
 8027874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8027876:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8027878:	429a      	cmp	r2, r3
 802787a:	d001      	beq.n	8027880 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 802787c:	2301      	movs	r3, #1
 802787e:	e000      	b.n	8027882 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8027880:	2300      	movs	r3, #0
}
 8027882:	4618      	mov	r0, r3
 8027884:	3718      	adds	r7, #24
 8027886:	46bd      	mov	sp, r7
 8027888:	bd80      	pop	{r7, pc}
 802788a:	bf00      	nop
 802788c:	40023800 	.word	0x40023800

08027890 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8027890:	b580      	push	{r7, lr}
 8027892:	b084      	sub	sp, #16
 8027894:	af00      	add	r7, sp, #0
 8027896:	6078      	str	r0, [r7, #4]
 8027898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 802789a:	687b      	ldr	r3, [r7, #4]
 802789c:	2b00      	cmp	r3, #0
 802789e:	d101      	bne.n	80278a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80278a0:	2301      	movs	r3, #1
 80278a2:	e0cc      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80278a4:	4b68      	ldr	r3, [pc, #416]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80278a6:	681b      	ldr	r3, [r3, #0]
 80278a8:	f003 030f 	and.w	r3, r3, #15
 80278ac:	683a      	ldr	r2, [r7, #0]
 80278ae:	429a      	cmp	r2, r3
 80278b0:	d90c      	bls.n	80278cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80278b2:	4b65      	ldr	r3, [pc, #404]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80278b4:	683a      	ldr	r2, [r7, #0]
 80278b6:	b2d2      	uxtb	r2, r2
 80278b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80278ba:	4b63      	ldr	r3, [pc, #396]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80278bc:	681b      	ldr	r3, [r3, #0]
 80278be:	f003 030f 	and.w	r3, r3, #15
 80278c2:	683a      	ldr	r2, [r7, #0]
 80278c4:	429a      	cmp	r2, r3
 80278c6:	d001      	beq.n	80278cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80278c8:	2301      	movs	r3, #1
 80278ca:	e0b8      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80278cc:	687b      	ldr	r3, [r7, #4]
 80278ce:	681b      	ldr	r3, [r3, #0]
 80278d0:	f003 0302 	and.w	r3, r3, #2
 80278d4:	2b00      	cmp	r3, #0
 80278d6:	d020      	beq.n	802791a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80278d8:	687b      	ldr	r3, [r7, #4]
 80278da:	681b      	ldr	r3, [r3, #0]
 80278dc:	f003 0304 	and.w	r3, r3, #4
 80278e0:	2b00      	cmp	r3, #0
 80278e2:	d005      	beq.n	80278f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80278e4:	4b59      	ldr	r3, [pc, #356]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80278e6:	689b      	ldr	r3, [r3, #8]
 80278e8:	4a58      	ldr	r2, [pc, #352]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80278ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80278ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80278f0:	687b      	ldr	r3, [r7, #4]
 80278f2:	681b      	ldr	r3, [r3, #0]
 80278f4:	f003 0308 	and.w	r3, r3, #8
 80278f8:	2b00      	cmp	r3, #0
 80278fa:	d005      	beq.n	8027908 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80278fc:	4b53      	ldr	r3, [pc, #332]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80278fe:	689b      	ldr	r3, [r3, #8]
 8027900:	4a52      	ldr	r2, [pc, #328]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027902:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8027906:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8027908:	4b50      	ldr	r3, [pc, #320]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 802790a:	689b      	ldr	r3, [r3, #8]
 802790c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8027910:	687b      	ldr	r3, [r7, #4]
 8027912:	689b      	ldr	r3, [r3, #8]
 8027914:	494d      	ldr	r1, [pc, #308]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027916:	4313      	orrs	r3, r2
 8027918:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 802791a:	687b      	ldr	r3, [r7, #4]
 802791c:	681b      	ldr	r3, [r3, #0]
 802791e:	f003 0301 	and.w	r3, r3, #1
 8027922:	2b00      	cmp	r3, #0
 8027924:	d044      	beq.n	80279b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8027926:	687b      	ldr	r3, [r7, #4]
 8027928:	685b      	ldr	r3, [r3, #4]
 802792a:	2b01      	cmp	r3, #1
 802792c:	d107      	bne.n	802793e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802792e:	4b47      	ldr	r3, [pc, #284]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027930:	681b      	ldr	r3, [r3, #0]
 8027932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027936:	2b00      	cmp	r3, #0
 8027938:	d119      	bne.n	802796e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802793a:	2301      	movs	r3, #1
 802793c:	e07f      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802793e:	687b      	ldr	r3, [r7, #4]
 8027940:	685b      	ldr	r3, [r3, #4]
 8027942:	2b02      	cmp	r3, #2
 8027944:	d003      	beq.n	802794e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8027946:	687b      	ldr	r3, [r7, #4]
 8027948:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802794a:	2b03      	cmp	r3, #3
 802794c:	d107      	bne.n	802795e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802794e:	4b3f      	ldr	r3, [pc, #252]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027950:	681b      	ldr	r3, [r3, #0]
 8027952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027956:	2b00      	cmp	r3, #0
 8027958:	d109      	bne.n	802796e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802795a:	2301      	movs	r3, #1
 802795c:	e06f      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802795e:	4b3b      	ldr	r3, [pc, #236]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027960:	681b      	ldr	r3, [r3, #0]
 8027962:	f003 0302 	and.w	r3, r3, #2
 8027966:	2b00      	cmp	r3, #0
 8027968:	d101      	bne.n	802796e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802796a:	2301      	movs	r3, #1
 802796c:	e067      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 802796e:	4b37      	ldr	r3, [pc, #220]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027970:	689b      	ldr	r3, [r3, #8]
 8027972:	f023 0203 	bic.w	r2, r3, #3
 8027976:	687b      	ldr	r3, [r7, #4]
 8027978:	685b      	ldr	r3, [r3, #4]
 802797a:	4934      	ldr	r1, [pc, #208]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 802797c:	4313      	orrs	r3, r2
 802797e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8027980:	f7fb fe0e 	bl	80235a0 <HAL_GetTick>
 8027984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8027986:	e00a      	b.n	802799e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8027988:	f7fb fe0a 	bl	80235a0 <HAL_GetTick>
 802798c:	4602      	mov	r2, r0
 802798e:	68fb      	ldr	r3, [r7, #12]
 8027990:	1ad3      	subs	r3, r2, r3
 8027992:	f241 3288 	movw	r2, #5000	; 0x1388
 8027996:	4293      	cmp	r3, r2
 8027998:	d901      	bls.n	802799e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 802799a:	2303      	movs	r3, #3
 802799c:	e04f      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802799e:	4b2b      	ldr	r3, [pc, #172]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80279a0:	689b      	ldr	r3, [r3, #8]
 80279a2:	f003 020c 	and.w	r2, r3, #12
 80279a6:	687b      	ldr	r3, [r7, #4]
 80279a8:	685b      	ldr	r3, [r3, #4]
 80279aa:	009b      	lsls	r3, r3, #2
 80279ac:	429a      	cmp	r2, r3
 80279ae:	d1eb      	bne.n	8027988 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80279b0:	4b25      	ldr	r3, [pc, #148]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80279b2:	681b      	ldr	r3, [r3, #0]
 80279b4:	f003 030f 	and.w	r3, r3, #15
 80279b8:	683a      	ldr	r2, [r7, #0]
 80279ba:	429a      	cmp	r2, r3
 80279bc:	d20c      	bcs.n	80279d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80279be:	4b22      	ldr	r3, [pc, #136]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80279c0:	683a      	ldr	r2, [r7, #0]
 80279c2:	b2d2      	uxtb	r2, r2
 80279c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80279c6:	4b20      	ldr	r3, [pc, #128]	; (8027a48 <HAL_RCC_ClockConfig+0x1b8>)
 80279c8:	681b      	ldr	r3, [r3, #0]
 80279ca:	f003 030f 	and.w	r3, r3, #15
 80279ce:	683a      	ldr	r2, [r7, #0]
 80279d0:	429a      	cmp	r2, r3
 80279d2:	d001      	beq.n	80279d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80279d4:	2301      	movs	r3, #1
 80279d6:	e032      	b.n	8027a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80279d8:	687b      	ldr	r3, [r7, #4]
 80279da:	681b      	ldr	r3, [r3, #0]
 80279dc:	f003 0304 	and.w	r3, r3, #4
 80279e0:	2b00      	cmp	r3, #0
 80279e2:	d008      	beq.n	80279f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80279e4:	4b19      	ldr	r3, [pc, #100]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80279e6:	689b      	ldr	r3, [r3, #8]
 80279e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80279ec:	687b      	ldr	r3, [r7, #4]
 80279ee:	68db      	ldr	r3, [r3, #12]
 80279f0:	4916      	ldr	r1, [pc, #88]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 80279f2:	4313      	orrs	r3, r2
 80279f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80279f6:	687b      	ldr	r3, [r7, #4]
 80279f8:	681b      	ldr	r3, [r3, #0]
 80279fa:	f003 0308 	and.w	r3, r3, #8
 80279fe:	2b00      	cmp	r3, #0
 8027a00:	d009      	beq.n	8027a16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8027a02:	4b12      	ldr	r3, [pc, #72]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027a04:	689b      	ldr	r3, [r3, #8]
 8027a06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8027a0a:	687b      	ldr	r3, [r7, #4]
 8027a0c:	691b      	ldr	r3, [r3, #16]
 8027a0e:	00db      	lsls	r3, r3, #3
 8027a10:	490e      	ldr	r1, [pc, #56]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027a12:	4313      	orrs	r3, r2
 8027a14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8027a16:	f000 f821 	bl	8027a5c <HAL_RCC_GetSysClockFreq>
 8027a1a:	4602      	mov	r2, r0
 8027a1c:	4b0b      	ldr	r3, [pc, #44]	; (8027a4c <HAL_RCC_ClockConfig+0x1bc>)
 8027a1e:	689b      	ldr	r3, [r3, #8]
 8027a20:	091b      	lsrs	r3, r3, #4
 8027a22:	f003 030f 	and.w	r3, r3, #15
 8027a26:	490a      	ldr	r1, [pc, #40]	; (8027a50 <HAL_RCC_ClockConfig+0x1c0>)
 8027a28:	5ccb      	ldrb	r3, [r1, r3]
 8027a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8027a2e:	4a09      	ldr	r2, [pc, #36]	; (8027a54 <HAL_RCC_ClockConfig+0x1c4>)
 8027a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8027a32:	4b09      	ldr	r3, [pc, #36]	; (8027a58 <HAL_RCC_ClockConfig+0x1c8>)
 8027a34:	681b      	ldr	r3, [r3, #0]
 8027a36:	4618      	mov	r0, r3
 8027a38:	f7fa f9ce 	bl	8021dd8 <HAL_InitTick>

  return HAL_OK;
 8027a3c:	2300      	movs	r3, #0
}
 8027a3e:	4618      	mov	r0, r3
 8027a40:	3710      	adds	r7, #16
 8027a42:	46bd      	mov	sp, r7
 8027a44:	bd80      	pop	{r7, pc}
 8027a46:	bf00      	nop
 8027a48:	40023c00 	.word	0x40023c00
 8027a4c:	40023800 	.word	0x40023800
 8027a50:	0802fa1c 	.word	0x0802fa1c
 8027a54:	20000004 	.word	0x20000004
 8027a58:	20000058 	.word	0x20000058

08027a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8027a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8027a60:	b094      	sub	sp, #80	; 0x50
 8027a62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8027a64:	2300      	movs	r3, #0
 8027a66:	647b      	str	r3, [r7, #68]	; 0x44
 8027a68:	2300      	movs	r3, #0
 8027a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8027a6c:	2300      	movs	r3, #0
 8027a6e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8027a70:	2300      	movs	r3, #0
 8027a72:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8027a74:	4b79      	ldr	r3, [pc, #484]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027a76:	689b      	ldr	r3, [r3, #8]
 8027a78:	f003 030c 	and.w	r3, r3, #12
 8027a7c:	2b08      	cmp	r3, #8
 8027a7e:	d00d      	beq.n	8027a9c <HAL_RCC_GetSysClockFreq+0x40>
 8027a80:	2b08      	cmp	r3, #8
 8027a82:	f200 80e1 	bhi.w	8027c48 <HAL_RCC_GetSysClockFreq+0x1ec>
 8027a86:	2b00      	cmp	r3, #0
 8027a88:	d002      	beq.n	8027a90 <HAL_RCC_GetSysClockFreq+0x34>
 8027a8a:	2b04      	cmp	r3, #4
 8027a8c:	d003      	beq.n	8027a96 <HAL_RCC_GetSysClockFreq+0x3a>
 8027a8e:	e0db      	b.n	8027c48 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8027a90:	4b73      	ldr	r3, [pc, #460]	; (8027c60 <HAL_RCC_GetSysClockFreq+0x204>)
 8027a92:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8027a94:	e0db      	b.n	8027c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8027a96:	4b73      	ldr	r3, [pc, #460]	; (8027c64 <HAL_RCC_GetSysClockFreq+0x208>)
 8027a98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8027a9a:	e0d8      	b.n	8027c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8027a9c:	4b6f      	ldr	r3, [pc, #444]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027a9e:	685b      	ldr	r3, [r3, #4]
 8027aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8027aa4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8027aa6:	4b6d      	ldr	r3, [pc, #436]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027aa8:	685b      	ldr	r3, [r3, #4]
 8027aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8027aae:	2b00      	cmp	r3, #0
 8027ab0:	d063      	beq.n	8027b7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8027ab2:	4b6a      	ldr	r3, [pc, #424]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027ab4:	685b      	ldr	r3, [r3, #4]
 8027ab6:	099b      	lsrs	r3, r3, #6
 8027ab8:	2200      	movs	r2, #0
 8027aba:	63bb      	str	r3, [r7, #56]	; 0x38
 8027abc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8027abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8027ac4:	633b      	str	r3, [r7, #48]	; 0x30
 8027ac6:	2300      	movs	r3, #0
 8027ac8:	637b      	str	r3, [r7, #52]	; 0x34
 8027aca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8027ace:	4622      	mov	r2, r4
 8027ad0:	462b      	mov	r3, r5
 8027ad2:	f04f 0000 	mov.w	r0, #0
 8027ad6:	f04f 0100 	mov.w	r1, #0
 8027ada:	0159      	lsls	r1, r3, #5
 8027adc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8027ae0:	0150      	lsls	r0, r2, #5
 8027ae2:	4602      	mov	r2, r0
 8027ae4:	460b      	mov	r3, r1
 8027ae6:	4621      	mov	r1, r4
 8027ae8:	1a51      	subs	r1, r2, r1
 8027aea:	6139      	str	r1, [r7, #16]
 8027aec:	4629      	mov	r1, r5
 8027aee:	eb63 0301 	sbc.w	r3, r3, r1
 8027af2:	617b      	str	r3, [r7, #20]
 8027af4:	f04f 0200 	mov.w	r2, #0
 8027af8:	f04f 0300 	mov.w	r3, #0
 8027afc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8027b00:	4659      	mov	r1, fp
 8027b02:	018b      	lsls	r3, r1, #6
 8027b04:	4651      	mov	r1, sl
 8027b06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8027b0a:	4651      	mov	r1, sl
 8027b0c:	018a      	lsls	r2, r1, #6
 8027b0e:	4651      	mov	r1, sl
 8027b10:	ebb2 0801 	subs.w	r8, r2, r1
 8027b14:	4659      	mov	r1, fp
 8027b16:	eb63 0901 	sbc.w	r9, r3, r1
 8027b1a:	f04f 0200 	mov.w	r2, #0
 8027b1e:	f04f 0300 	mov.w	r3, #0
 8027b22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8027b26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8027b2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8027b2e:	4690      	mov	r8, r2
 8027b30:	4699      	mov	r9, r3
 8027b32:	4623      	mov	r3, r4
 8027b34:	eb18 0303 	adds.w	r3, r8, r3
 8027b38:	60bb      	str	r3, [r7, #8]
 8027b3a:	462b      	mov	r3, r5
 8027b3c:	eb49 0303 	adc.w	r3, r9, r3
 8027b40:	60fb      	str	r3, [r7, #12]
 8027b42:	f04f 0200 	mov.w	r2, #0
 8027b46:	f04f 0300 	mov.w	r3, #0
 8027b4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8027b4e:	4629      	mov	r1, r5
 8027b50:	024b      	lsls	r3, r1, #9
 8027b52:	4621      	mov	r1, r4
 8027b54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8027b58:	4621      	mov	r1, r4
 8027b5a:	024a      	lsls	r2, r1, #9
 8027b5c:	4610      	mov	r0, r2
 8027b5e:	4619      	mov	r1, r3
 8027b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8027b62:	2200      	movs	r2, #0
 8027b64:	62bb      	str	r3, [r7, #40]	; 0x28
 8027b66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8027b68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8027b6c:	f7f8 fb90 	bl	8020290 <__aeabi_uldivmod>
 8027b70:	4602      	mov	r2, r0
 8027b72:	460b      	mov	r3, r1
 8027b74:	4613      	mov	r3, r2
 8027b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8027b78:	e058      	b.n	8027c2c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8027b7a:	4b38      	ldr	r3, [pc, #224]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027b7c:	685b      	ldr	r3, [r3, #4]
 8027b7e:	099b      	lsrs	r3, r3, #6
 8027b80:	2200      	movs	r2, #0
 8027b82:	4618      	mov	r0, r3
 8027b84:	4611      	mov	r1, r2
 8027b86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8027b8a:	623b      	str	r3, [r7, #32]
 8027b8c:	2300      	movs	r3, #0
 8027b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8027b90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8027b94:	4642      	mov	r2, r8
 8027b96:	464b      	mov	r3, r9
 8027b98:	f04f 0000 	mov.w	r0, #0
 8027b9c:	f04f 0100 	mov.w	r1, #0
 8027ba0:	0159      	lsls	r1, r3, #5
 8027ba2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8027ba6:	0150      	lsls	r0, r2, #5
 8027ba8:	4602      	mov	r2, r0
 8027baa:	460b      	mov	r3, r1
 8027bac:	4641      	mov	r1, r8
 8027bae:	ebb2 0a01 	subs.w	sl, r2, r1
 8027bb2:	4649      	mov	r1, r9
 8027bb4:	eb63 0b01 	sbc.w	fp, r3, r1
 8027bb8:	f04f 0200 	mov.w	r2, #0
 8027bbc:	f04f 0300 	mov.w	r3, #0
 8027bc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8027bc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8027bc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8027bcc:	ebb2 040a 	subs.w	r4, r2, sl
 8027bd0:	eb63 050b 	sbc.w	r5, r3, fp
 8027bd4:	f04f 0200 	mov.w	r2, #0
 8027bd8:	f04f 0300 	mov.w	r3, #0
 8027bdc:	00eb      	lsls	r3, r5, #3
 8027bde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8027be2:	00e2      	lsls	r2, r4, #3
 8027be4:	4614      	mov	r4, r2
 8027be6:	461d      	mov	r5, r3
 8027be8:	4643      	mov	r3, r8
 8027bea:	18e3      	adds	r3, r4, r3
 8027bec:	603b      	str	r3, [r7, #0]
 8027bee:	464b      	mov	r3, r9
 8027bf0:	eb45 0303 	adc.w	r3, r5, r3
 8027bf4:	607b      	str	r3, [r7, #4]
 8027bf6:	f04f 0200 	mov.w	r2, #0
 8027bfa:	f04f 0300 	mov.w	r3, #0
 8027bfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8027c02:	4629      	mov	r1, r5
 8027c04:	028b      	lsls	r3, r1, #10
 8027c06:	4621      	mov	r1, r4
 8027c08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8027c0c:	4621      	mov	r1, r4
 8027c0e:	028a      	lsls	r2, r1, #10
 8027c10:	4610      	mov	r0, r2
 8027c12:	4619      	mov	r1, r3
 8027c14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8027c16:	2200      	movs	r2, #0
 8027c18:	61bb      	str	r3, [r7, #24]
 8027c1a:	61fa      	str	r2, [r7, #28]
 8027c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027c20:	f7f8 fb36 	bl	8020290 <__aeabi_uldivmod>
 8027c24:	4602      	mov	r2, r0
 8027c26:	460b      	mov	r3, r1
 8027c28:	4613      	mov	r3, r2
 8027c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8027c2c:	4b0b      	ldr	r3, [pc, #44]	; (8027c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8027c2e:	685b      	ldr	r3, [r3, #4]
 8027c30:	0c1b      	lsrs	r3, r3, #16
 8027c32:	f003 0303 	and.w	r3, r3, #3
 8027c36:	3301      	adds	r3, #1
 8027c38:	005b      	lsls	r3, r3, #1
 8027c3a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8027c3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8027c3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8027c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8027c44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8027c46:	e002      	b.n	8027c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8027c48:	4b05      	ldr	r3, [pc, #20]	; (8027c60 <HAL_RCC_GetSysClockFreq+0x204>)
 8027c4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8027c4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8027c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8027c50:	4618      	mov	r0, r3
 8027c52:	3750      	adds	r7, #80	; 0x50
 8027c54:	46bd      	mov	sp, r7
 8027c56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8027c5a:	bf00      	nop
 8027c5c:	40023800 	.word	0x40023800
 8027c60:	00f42400 	.word	0x00f42400
 8027c64:	007a1200 	.word	0x007a1200

08027c68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8027c68:	b480      	push	{r7}
 8027c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8027c6c:	4b03      	ldr	r3, [pc, #12]	; (8027c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8027c6e:	681b      	ldr	r3, [r3, #0]
}
 8027c70:	4618      	mov	r0, r3
 8027c72:	46bd      	mov	sp, r7
 8027c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c78:	4770      	bx	lr
 8027c7a:	bf00      	nop
 8027c7c:	20000004 	.word	0x20000004

08027c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8027c80:	b580      	push	{r7, lr}
 8027c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8027c84:	f7ff fff0 	bl	8027c68 <HAL_RCC_GetHCLKFreq>
 8027c88:	4602      	mov	r2, r0
 8027c8a:	4b05      	ldr	r3, [pc, #20]	; (8027ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8027c8c:	689b      	ldr	r3, [r3, #8]
 8027c8e:	0a9b      	lsrs	r3, r3, #10
 8027c90:	f003 0307 	and.w	r3, r3, #7
 8027c94:	4903      	ldr	r1, [pc, #12]	; (8027ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8027c96:	5ccb      	ldrb	r3, [r1, r3]
 8027c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8027c9c:	4618      	mov	r0, r3
 8027c9e:	bd80      	pop	{r7, pc}
 8027ca0:	40023800 	.word	0x40023800
 8027ca4:	0802fa2c 	.word	0x0802fa2c

08027ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8027ca8:	b580      	push	{r7, lr}
 8027caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8027cac:	f7ff ffdc 	bl	8027c68 <HAL_RCC_GetHCLKFreq>
 8027cb0:	4602      	mov	r2, r0
 8027cb2:	4b05      	ldr	r3, [pc, #20]	; (8027cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8027cb4:	689b      	ldr	r3, [r3, #8]
 8027cb6:	0b5b      	lsrs	r3, r3, #13
 8027cb8:	f003 0307 	and.w	r3, r3, #7
 8027cbc:	4903      	ldr	r1, [pc, #12]	; (8027ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8027cbe:	5ccb      	ldrb	r3, [r1, r3]
 8027cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8027cc4:	4618      	mov	r0, r3
 8027cc6:	bd80      	pop	{r7, pc}
 8027cc8:	40023800 	.word	0x40023800
 8027ccc:	0802fa2c 	.word	0x0802fa2c

08027cd0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8027cd0:	b480      	push	{r7}
 8027cd2:	b083      	sub	sp, #12
 8027cd4:	af00      	add	r7, sp, #0
 8027cd6:	6078      	str	r0, [r7, #4]
 8027cd8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8027cda:	687b      	ldr	r3, [r7, #4]
 8027cdc:	220f      	movs	r2, #15
 8027cde:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8027ce0:	4b12      	ldr	r3, [pc, #72]	; (8027d2c <HAL_RCC_GetClockConfig+0x5c>)
 8027ce2:	689b      	ldr	r3, [r3, #8]
 8027ce4:	f003 0203 	and.w	r2, r3, #3
 8027ce8:	687b      	ldr	r3, [r7, #4]
 8027cea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8027cec:	4b0f      	ldr	r3, [pc, #60]	; (8027d2c <HAL_RCC_GetClockConfig+0x5c>)
 8027cee:	689b      	ldr	r3, [r3, #8]
 8027cf0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8027cf4:	687b      	ldr	r3, [r7, #4]
 8027cf6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8027cf8:	4b0c      	ldr	r3, [pc, #48]	; (8027d2c <HAL_RCC_GetClockConfig+0x5c>)
 8027cfa:	689b      	ldr	r3, [r3, #8]
 8027cfc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8027d00:	687b      	ldr	r3, [r7, #4]
 8027d02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8027d04:	4b09      	ldr	r3, [pc, #36]	; (8027d2c <HAL_RCC_GetClockConfig+0x5c>)
 8027d06:	689b      	ldr	r3, [r3, #8]
 8027d08:	08db      	lsrs	r3, r3, #3
 8027d0a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8027d0e:	687b      	ldr	r3, [r7, #4]
 8027d10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8027d12:	4b07      	ldr	r3, [pc, #28]	; (8027d30 <HAL_RCC_GetClockConfig+0x60>)
 8027d14:	681b      	ldr	r3, [r3, #0]
 8027d16:	f003 020f 	and.w	r2, r3, #15
 8027d1a:	683b      	ldr	r3, [r7, #0]
 8027d1c:	601a      	str	r2, [r3, #0]
}
 8027d1e:	bf00      	nop
 8027d20:	370c      	adds	r7, #12
 8027d22:	46bd      	mov	sp, r7
 8027d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027d28:	4770      	bx	lr
 8027d2a:	bf00      	nop
 8027d2c:	40023800 	.word	0x40023800
 8027d30:	40023c00 	.word	0x40023c00

08027d34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8027d34:	b580      	push	{r7, lr}
 8027d36:	b086      	sub	sp, #24
 8027d38:	af00      	add	r7, sp, #0
 8027d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8027d3c:	2300      	movs	r3, #0
 8027d3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8027d40:	2300      	movs	r3, #0
 8027d42:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8027d44:	687b      	ldr	r3, [r7, #4]
 8027d46:	681b      	ldr	r3, [r3, #0]
 8027d48:	f003 0301 	and.w	r3, r3, #1
 8027d4c:	2b00      	cmp	r3, #0
 8027d4e:	d10b      	bne.n	8027d68 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8027d50:	687b      	ldr	r3, [r7, #4]
 8027d52:	681b      	ldr	r3, [r3, #0]
 8027d54:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8027d58:	2b00      	cmp	r3, #0
 8027d5a:	d105      	bne.n	8027d68 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8027d5c:	687b      	ldr	r3, [r7, #4]
 8027d5e:	681b      	ldr	r3, [r3, #0]
 8027d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8027d64:	2b00      	cmp	r3, #0
 8027d66:	d075      	beq.n	8027e54 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8027d68:	4b91      	ldr	r3, [pc, #580]	; (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8027d6a:	2200      	movs	r2, #0
 8027d6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8027d6e:	f7fb fc17 	bl	80235a0 <HAL_GetTick>
 8027d72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8027d74:	e008      	b.n	8027d88 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8027d76:	f7fb fc13 	bl	80235a0 <HAL_GetTick>
 8027d7a:	4602      	mov	r2, r0
 8027d7c:	697b      	ldr	r3, [r7, #20]
 8027d7e:	1ad3      	subs	r3, r2, r3
 8027d80:	2b02      	cmp	r3, #2
 8027d82:	d901      	bls.n	8027d88 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8027d84:	2303      	movs	r3, #3
 8027d86:	e189      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8027d88:	4b8a      	ldr	r3, [pc, #552]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027d8a:	681b      	ldr	r3, [r3, #0]
 8027d8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8027d90:	2b00      	cmp	r3, #0
 8027d92:	d1f0      	bne.n	8027d76 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8027d94:	687b      	ldr	r3, [r7, #4]
 8027d96:	681b      	ldr	r3, [r3, #0]
 8027d98:	f003 0301 	and.w	r3, r3, #1
 8027d9c:	2b00      	cmp	r3, #0
 8027d9e:	d009      	beq.n	8027db4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8027da0:	687b      	ldr	r3, [r7, #4]
 8027da2:	685b      	ldr	r3, [r3, #4]
 8027da4:	019a      	lsls	r2, r3, #6
 8027da6:	687b      	ldr	r3, [r7, #4]
 8027da8:	689b      	ldr	r3, [r3, #8]
 8027daa:	071b      	lsls	r3, r3, #28
 8027dac:	4981      	ldr	r1, [pc, #516]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027dae:	4313      	orrs	r3, r2
 8027db0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8027db4:	687b      	ldr	r3, [r7, #4]
 8027db6:	681b      	ldr	r3, [r3, #0]
 8027db8:	f003 0302 	and.w	r3, r3, #2
 8027dbc:	2b00      	cmp	r3, #0
 8027dbe:	d01f      	beq.n	8027e00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8027dc0:	4b7c      	ldr	r3, [pc, #496]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027dc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8027dc6:	0f1b      	lsrs	r3, r3, #28
 8027dc8:	f003 0307 	and.w	r3, r3, #7
 8027dcc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8027dce:	687b      	ldr	r3, [r7, #4]
 8027dd0:	685b      	ldr	r3, [r3, #4]
 8027dd2:	019a      	lsls	r2, r3, #6
 8027dd4:	687b      	ldr	r3, [r7, #4]
 8027dd6:	68db      	ldr	r3, [r3, #12]
 8027dd8:	061b      	lsls	r3, r3, #24
 8027dda:	431a      	orrs	r2, r3
 8027ddc:	693b      	ldr	r3, [r7, #16]
 8027dde:	071b      	lsls	r3, r3, #28
 8027de0:	4974      	ldr	r1, [pc, #464]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027de2:	4313      	orrs	r3, r2
 8027de4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8027de8:	4b72      	ldr	r3, [pc, #456]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8027dee:	f023 021f 	bic.w	r2, r3, #31
 8027df2:	687b      	ldr	r3, [r7, #4]
 8027df4:	69db      	ldr	r3, [r3, #28]
 8027df6:	3b01      	subs	r3, #1
 8027df8:	496e      	ldr	r1, [pc, #440]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027dfa:	4313      	orrs	r3, r2
 8027dfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8027e00:	687b      	ldr	r3, [r7, #4]
 8027e02:	681b      	ldr	r3, [r3, #0]
 8027e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027e08:	2b00      	cmp	r3, #0
 8027e0a:	d00d      	beq.n	8027e28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8027e0c:	687b      	ldr	r3, [r7, #4]
 8027e0e:	685b      	ldr	r3, [r3, #4]
 8027e10:	019a      	lsls	r2, r3, #6
 8027e12:	687b      	ldr	r3, [r7, #4]
 8027e14:	68db      	ldr	r3, [r3, #12]
 8027e16:	061b      	lsls	r3, r3, #24
 8027e18:	431a      	orrs	r2, r3
 8027e1a:	687b      	ldr	r3, [r7, #4]
 8027e1c:	689b      	ldr	r3, [r3, #8]
 8027e1e:	071b      	lsls	r3, r3, #28
 8027e20:	4964      	ldr	r1, [pc, #400]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027e22:	4313      	orrs	r3, r2
 8027e24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8027e28:	4b61      	ldr	r3, [pc, #388]	; (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8027e2a:	2201      	movs	r2, #1
 8027e2c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8027e2e:	f7fb fbb7 	bl	80235a0 <HAL_GetTick>
 8027e32:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8027e34:	e008      	b.n	8027e48 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8027e36:	f7fb fbb3 	bl	80235a0 <HAL_GetTick>
 8027e3a:	4602      	mov	r2, r0
 8027e3c:	697b      	ldr	r3, [r7, #20]
 8027e3e:	1ad3      	subs	r3, r2, r3
 8027e40:	2b02      	cmp	r3, #2
 8027e42:	d901      	bls.n	8027e48 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8027e44:	2303      	movs	r3, #3
 8027e46:	e129      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8027e48:	4b5a      	ldr	r3, [pc, #360]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027e4a:	681b      	ldr	r3, [r3, #0]
 8027e4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8027e50:	2b00      	cmp	r3, #0
 8027e52:	d0f0      	beq.n	8027e36 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8027e54:	687b      	ldr	r3, [r7, #4]
 8027e56:	681b      	ldr	r3, [r3, #0]
 8027e58:	f003 0304 	and.w	r3, r3, #4
 8027e5c:	2b00      	cmp	r3, #0
 8027e5e:	d105      	bne.n	8027e6c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8027e60:	687b      	ldr	r3, [r7, #4]
 8027e62:	681b      	ldr	r3, [r3, #0]
 8027e64:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8027e68:	2b00      	cmp	r3, #0
 8027e6a:	d079      	beq.n	8027f60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8027e6c:	4b52      	ldr	r3, [pc, #328]	; (8027fb8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8027e6e:	2200      	movs	r2, #0
 8027e70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8027e72:	f7fb fb95 	bl	80235a0 <HAL_GetTick>
 8027e76:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8027e78:	e008      	b.n	8027e8c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8027e7a:	f7fb fb91 	bl	80235a0 <HAL_GetTick>
 8027e7e:	4602      	mov	r2, r0
 8027e80:	697b      	ldr	r3, [r7, #20]
 8027e82:	1ad3      	subs	r3, r2, r3
 8027e84:	2b02      	cmp	r3, #2
 8027e86:	d901      	bls.n	8027e8c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8027e88:	2303      	movs	r3, #3
 8027e8a:	e107      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8027e8c:	4b49      	ldr	r3, [pc, #292]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027e8e:	681b      	ldr	r3, [r3, #0]
 8027e90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8027e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8027e98:	d0ef      	beq.n	8027e7a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8027e9a:	687b      	ldr	r3, [r7, #4]
 8027e9c:	681b      	ldr	r3, [r3, #0]
 8027e9e:	f003 0304 	and.w	r3, r3, #4
 8027ea2:	2b00      	cmp	r3, #0
 8027ea4:	d020      	beq.n	8027ee8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8027ea6:	4b43      	ldr	r3, [pc, #268]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8027eac:	0f1b      	lsrs	r3, r3, #28
 8027eae:	f003 0307 	and.w	r3, r3, #7
 8027eb2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8027eb4:	687b      	ldr	r3, [r7, #4]
 8027eb6:	691b      	ldr	r3, [r3, #16]
 8027eb8:	019a      	lsls	r2, r3, #6
 8027eba:	687b      	ldr	r3, [r7, #4]
 8027ebc:	695b      	ldr	r3, [r3, #20]
 8027ebe:	061b      	lsls	r3, r3, #24
 8027ec0:	431a      	orrs	r2, r3
 8027ec2:	693b      	ldr	r3, [r7, #16]
 8027ec4:	071b      	lsls	r3, r3, #28
 8027ec6:	493b      	ldr	r1, [pc, #236]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027ec8:	4313      	orrs	r3, r2
 8027eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8027ece:	4b39      	ldr	r3, [pc, #228]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027ed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8027ed4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8027ed8:	687b      	ldr	r3, [r7, #4]
 8027eda:	6a1b      	ldr	r3, [r3, #32]
 8027edc:	3b01      	subs	r3, #1
 8027ede:	021b      	lsls	r3, r3, #8
 8027ee0:	4934      	ldr	r1, [pc, #208]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027ee2:	4313      	orrs	r3, r2
 8027ee4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8027ee8:	687b      	ldr	r3, [r7, #4]
 8027eea:	681b      	ldr	r3, [r3, #0]
 8027eec:	f003 0308 	and.w	r3, r3, #8
 8027ef0:	2b00      	cmp	r3, #0
 8027ef2:	d01e      	beq.n	8027f32 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8027ef4:	4b2f      	ldr	r3, [pc, #188]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8027efa:	0e1b      	lsrs	r3, r3, #24
 8027efc:	f003 030f 	and.w	r3, r3, #15
 8027f00:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8027f02:	687b      	ldr	r3, [r7, #4]
 8027f04:	691b      	ldr	r3, [r3, #16]
 8027f06:	019a      	lsls	r2, r3, #6
 8027f08:	693b      	ldr	r3, [r7, #16]
 8027f0a:	061b      	lsls	r3, r3, #24
 8027f0c:	431a      	orrs	r2, r3
 8027f0e:	687b      	ldr	r3, [r7, #4]
 8027f10:	699b      	ldr	r3, [r3, #24]
 8027f12:	071b      	lsls	r3, r3, #28
 8027f14:	4927      	ldr	r1, [pc, #156]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f16:	4313      	orrs	r3, r2
 8027f18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8027f1c:	4b25      	ldr	r3, [pc, #148]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8027f22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8027f26:	687b      	ldr	r3, [r7, #4]
 8027f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027f2a:	4922      	ldr	r1, [pc, #136]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f2c:	4313      	orrs	r3, r2
 8027f2e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8027f32:	4b21      	ldr	r3, [pc, #132]	; (8027fb8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8027f34:	2201      	movs	r2, #1
 8027f36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8027f38:	f7fb fb32 	bl	80235a0 <HAL_GetTick>
 8027f3c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8027f3e:	e008      	b.n	8027f52 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8027f40:	f7fb fb2e 	bl	80235a0 <HAL_GetTick>
 8027f44:	4602      	mov	r2, r0
 8027f46:	697b      	ldr	r3, [r7, #20]
 8027f48:	1ad3      	subs	r3, r2, r3
 8027f4a:	2b02      	cmp	r3, #2
 8027f4c:	d901      	bls.n	8027f52 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8027f4e:	2303      	movs	r3, #3
 8027f50:	e0a4      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8027f52:	4b18      	ldr	r3, [pc, #96]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f54:	681b      	ldr	r3, [r3, #0]
 8027f56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8027f5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8027f5e:	d1ef      	bne.n	8027f40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8027f60:	687b      	ldr	r3, [r7, #4]
 8027f62:	681b      	ldr	r3, [r3, #0]
 8027f64:	f003 0320 	and.w	r3, r3, #32
 8027f68:	2b00      	cmp	r3, #0
 8027f6a:	f000 808b 	beq.w	8028084 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8027f6e:	2300      	movs	r3, #0
 8027f70:	60fb      	str	r3, [r7, #12]
 8027f72:	4b10      	ldr	r3, [pc, #64]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027f76:	4a0f      	ldr	r2, [pc, #60]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8027f7c:	6413      	str	r3, [r2, #64]	; 0x40
 8027f7e:	4b0d      	ldr	r3, [pc, #52]	; (8027fb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027f86:	60fb      	str	r3, [r7, #12]
 8027f88:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8027f8a:	4b0c      	ldr	r3, [pc, #48]	; (8027fbc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8027f8c:	681b      	ldr	r3, [r3, #0]
 8027f8e:	4a0b      	ldr	r2, [pc, #44]	; (8027fbc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8027f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8027f94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8027f96:	f7fb fb03 	bl	80235a0 <HAL_GetTick>
 8027f9a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8027f9c:	e010      	b.n	8027fc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8027f9e:	f7fb faff 	bl	80235a0 <HAL_GetTick>
 8027fa2:	4602      	mov	r2, r0
 8027fa4:	697b      	ldr	r3, [r7, #20]
 8027fa6:	1ad3      	subs	r3, r2, r3
 8027fa8:	2b02      	cmp	r3, #2
 8027faa:	d909      	bls.n	8027fc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8027fac:	2303      	movs	r3, #3
 8027fae:	e075      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8027fb0:	42470068 	.word	0x42470068
 8027fb4:	40023800 	.word	0x40023800
 8027fb8:	42470070 	.word	0x42470070
 8027fbc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8027fc0:	4b38      	ldr	r3, [pc, #224]	; (80280a4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8027fc2:	681b      	ldr	r3, [r3, #0]
 8027fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8027fc8:	2b00      	cmp	r3, #0
 8027fca:	d0e8      	beq.n	8027f9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8027fcc:	4b36      	ldr	r3, [pc, #216]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027fd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8027fd4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8027fd6:	693b      	ldr	r3, [r7, #16]
 8027fd8:	2b00      	cmp	r3, #0
 8027fda:	d02f      	beq.n	802803c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8027fdc:	687b      	ldr	r3, [r7, #4]
 8027fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8027fe4:	693a      	ldr	r2, [r7, #16]
 8027fe6:	429a      	cmp	r2, r3
 8027fe8:	d028      	beq.n	802803c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8027fea:	4b2f      	ldr	r3, [pc, #188]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027ff2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8027ff4:	4b2d      	ldr	r3, [pc, #180]	; (80280ac <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8027ff6:	2201      	movs	r2, #1
 8027ff8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8027ffa:	4b2c      	ldr	r3, [pc, #176]	; (80280ac <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8027ffc:	2200      	movs	r2, #0
 8027ffe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8028000:	4a29      	ldr	r2, [pc, #164]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028002:	693b      	ldr	r3, [r7, #16]
 8028004:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8028006:	4b28      	ldr	r3, [pc, #160]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802800a:	f003 0301 	and.w	r3, r3, #1
 802800e:	2b01      	cmp	r3, #1
 8028010:	d114      	bne.n	802803c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8028012:	f7fb fac5 	bl	80235a0 <HAL_GetTick>
 8028016:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8028018:	e00a      	b.n	8028030 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802801a:	f7fb fac1 	bl	80235a0 <HAL_GetTick>
 802801e:	4602      	mov	r2, r0
 8028020:	697b      	ldr	r3, [r7, #20]
 8028022:	1ad3      	subs	r3, r2, r3
 8028024:	f241 3288 	movw	r2, #5000	; 0x1388
 8028028:	4293      	cmp	r3, r2
 802802a:	d901      	bls.n	8028030 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 802802c:	2303      	movs	r3, #3
 802802e:	e035      	b.n	802809c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8028030:	4b1d      	ldr	r3, [pc, #116]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8028034:	f003 0302 	and.w	r3, r3, #2
 8028038:	2b00      	cmp	r3, #0
 802803a:	d0ee      	beq.n	802801a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 802803c:	687b      	ldr	r3, [r7, #4]
 802803e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8028040:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8028044:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8028048:	d10d      	bne.n	8028066 <HAL_RCCEx_PeriphCLKConfig+0x332>
 802804a:	4b17      	ldr	r3, [pc, #92]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802804c:	689b      	ldr	r3, [r3, #8]
 802804e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8028052:	687b      	ldr	r3, [r7, #4]
 8028054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8028056:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 802805a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802805e:	4912      	ldr	r1, [pc, #72]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028060:	4313      	orrs	r3, r2
 8028062:	608b      	str	r3, [r1, #8]
 8028064:	e005      	b.n	8028072 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8028066:	4b10      	ldr	r3, [pc, #64]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028068:	689b      	ldr	r3, [r3, #8]
 802806a:	4a0f      	ldr	r2, [pc, #60]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802806c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8028070:	6093      	str	r3, [r2, #8]
 8028072:	4b0d      	ldr	r3, [pc, #52]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028074:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8028076:	687b      	ldr	r3, [r7, #4]
 8028078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802807a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802807e:	490a      	ldr	r1, [pc, #40]	; (80280a8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8028080:	4313      	orrs	r3, r2
 8028082:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8028084:	687b      	ldr	r3, [r7, #4]
 8028086:	681b      	ldr	r3, [r3, #0]
 8028088:	f003 0310 	and.w	r3, r3, #16
 802808c:	2b00      	cmp	r3, #0
 802808e:	d004      	beq.n	802809a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8028090:	687b      	ldr	r3, [r7, #4]
 8028092:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8028096:	4b06      	ldr	r3, [pc, #24]	; (80280b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8028098:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 802809a:	2300      	movs	r3, #0
}
 802809c:	4618      	mov	r0, r3
 802809e:	3718      	adds	r7, #24
 80280a0:	46bd      	mov	sp, r7
 80280a2:	bd80      	pop	{r7, pc}
 80280a4:	40007000 	.word	0x40007000
 80280a8:	40023800 	.word	0x40023800
 80280ac:	42470e40 	.word	0x42470e40
 80280b0:	424711e0 	.word	0x424711e0

080280b4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80280b4:	b580      	push	{r7, lr}
 80280b6:	b082      	sub	sp, #8
 80280b8:	af00      	add	r7, sp, #0
 80280ba:	6078      	str	r0, [r7, #4]
 80280bc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80280be:	687b      	ldr	r3, [r7, #4]
 80280c0:	2b00      	cmp	r3, #0
 80280c2:	d101      	bne.n	80280c8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80280c4:	2301      	movs	r3, #1
 80280c6:	e025      	b.n	8028114 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80280c8:	687b      	ldr	r3, [r7, #4]
 80280ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80280ce:	b2db      	uxtb	r3, r3
 80280d0:	2b00      	cmp	r3, #0
 80280d2:	d106      	bne.n	80280e2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80280d4:	687b      	ldr	r3, [r7, #4]
 80280d6:	2200      	movs	r2, #0
 80280d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80280dc:	6878      	ldr	r0, [r7, #4]
 80280de:	f7f9 fe71 	bl	8021dc4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80280e2:	687b      	ldr	r3, [r7, #4]
 80280e4:	2202      	movs	r2, #2
 80280e6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80280ea:	687b      	ldr	r3, [r7, #4]
 80280ec:	681a      	ldr	r2, [r3, #0]
 80280ee:	687b      	ldr	r3, [r7, #4]
 80280f0:	3304      	adds	r3, #4
 80280f2:	4619      	mov	r1, r3
 80280f4:	4610      	mov	r0, r2
 80280f6:	f002 fb47 	bl	802a788 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80280fa:	687b      	ldr	r3, [r7, #4]
 80280fc:	6818      	ldr	r0, [r3, #0]
 80280fe:	687b      	ldr	r3, [r7, #4]
 8028100:	685b      	ldr	r3, [r3, #4]
 8028102:	461a      	mov	r2, r3
 8028104:	6839      	ldr	r1, [r7, #0]
 8028106:	f002 fb9c 	bl	802a842 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 802810a:	687b      	ldr	r3, [r7, #4]
 802810c:	2201      	movs	r2, #1
 802810e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8028112:	2300      	movs	r3, #0
}
 8028114:	4618      	mov	r0, r3
 8028116:	3708      	adds	r7, #8
 8028118:	46bd      	mov	sp, r7
 802811a:	bd80      	pop	{r7, pc}

0802811c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 802811c:	b580      	push	{r7, lr}
 802811e:	b086      	sub	sp, #24
 8028120:	af00      	add	r7, sp, #0
 8028122:	60f8      	str	r0, [r7, #12]
 8028124:	60b9      	str	r1, [r7, #8]
 8028126:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8028128:	68fb      	ldr	r3, [r7, #12]
 802812a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 802812e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8028130:	7dfb      	ldrb	r3, [r7, #23]
 8028132:	2b02      	cmp	r3, #2
 8028134:	d101      	bne.n	802813a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8028136:	2302      	movs	r3, #2
 8028138:	e021      	b.n	802817e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 802813a:	7dfb      	ldrb	r3, [r7, #23]
 802813c:	2b01      	cmp	r3, #1
 802813e:	d002      	beq.n	8028146 <HAL_SDRAM_SendCommand+0x2a>
 8028140:	7dfb      	ldrb	r3, [r7, #23]
 8028142:	2b05      	cmp	r3, #5
 8028144:	d118      	bne.n	8028178 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8028146:	68fb      	ldr	r3, [r7, #12]
 8028148:	2202      	movs	r2, #2
 802814a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 802814e:	68fb      	ldr	r3, [r7, #12]
 8028150:	681b      	ldr	r3, [r3, #0]
 8028152:	687a      	ldr	r2, [r7, #4]
 8028154:	68b9      	ldr	r1, [r7, #8]
 8028156:	4618      	mov	r0, r3
 8028158:	f002 fbdc 	bl	802a914 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 802815c:	68bb      	ldr	r3, [r7, #8]
 802815e:	681b      	ldr	r3, [r3, #0]
 8028160:	2b02      	cmp	r3, #2
 8028162:	d104      	bne.n	802816e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8028164:	68fb      	ldr	r3, [r7, #12]
 8028166:	2205      	movs	r2, #5
 8028168:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 802816c:	e006      	b.n	802817c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 802816e:	68fb      	ldr	r3, [r7, #12]
 8028170:	2201      	movs	r2, #1
 8028172:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8028176:	e001      	b.n	802817c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8028178:	2301      	movs	r3, #1
 802817a:	e000      	b.n	802817e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 802817c:	2300      	movs	r3, #0
}
 802817e:	4618      	mov	r0, r3
 8028180:	3718      	adds	r7, #24
 8028182:	46bd      	mov	sp, r7
 8028184:	bd80      	pop	{r7, pc}

08028186 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8028186:	b580      	push	{r7, lr}
 8028188:	b082      	sub	sp, #8
 802818a:	af00      	add	r7, sp, #0
 802818c:	6078      	str	r0, [r7, #4]
 802818e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8028190:	687b      	ldr	r3, [r7, #4]
 8028192:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8028196:	b2db      	uxtb	r3, r3
 8028198:	2b02      	cmp	r3, #2
 802819a:	d101      	bne.n	80281a0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 802819c:	2302      	movs	r3, #2
 802819e:	e016      	b.n	80281ce <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80281a0:	687b      	ldr	r3, [r7, #4]
 80281a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80281a6:	b2db      	uxtb	r3, r3
 80281a8:	2b01      	cmp	r3, #1
 80281aa:	d10f      	bne.n	80281cc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80281ac:	687b      	ldr	r3, [r7, #4]
 80281ae:	2202      	movs	r2, #2
 80281b0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80281b4:	687b      	ldr	r3, [r7, #4]
 80281b6:	681b      	ldr	r3, [r3, #0]
 80281b8:	6839      	ldr	r1, [r7, #0]
 80281ba:	4618      	mov	r0, r3
 80281bc:	f002 fbe7 	bl	802a98e <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80281c0:	687b      	ldr	r3, [r7, #4]
 80281c2:	2201      	movs	r2, #1
 80281c4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80281c8:	2300      	movs	r3, #0
 80281ca:	e000      	b.n	80281ce <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80281cc:	2301      	movs	r3, #1
}
 80281ce:	4618      	mov	r0, r3
 80281d0:	3708      	adds	r7, #8
 80281d2:	46bd      	mov	sp, r7
 80281d4:	bd80      	pop	{r7, pc}

080281d6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80281d6:	b580      	push	{r7, lr}
 80281d8:	b082      	sub	sp, #8
 80281da:	af00      	add	r7, sp, #0
 80281dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80281de:	687b      	ldr	r3, [r7, #4]
 80281e0:	2b00      	cmp	r3, #0
 80281e2:	d101      	bne.n	80281e8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80281e4:	2301      	movs	r3, #1
 80281e6:	e07b      	b.n	80282e0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80281e8:	687b      	ldr	r3, [r7, #4]
 80281ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80281ec:	2b00      	cmp	r3, #0
 80281ee:	d108      	bne.n	8028202 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80281f0:	687b      	ldr	r3, [r7, #4]
 80281f2:	685b      	ldr	r3, [r3, #4]
 80281f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80281f8:	d009      	beq.n	802820e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80281fa:	687b      	ldr	r3, [r7, #4]
 80281fc:	2200      	movs	r2, #0
 80281fe:	61da      	str	r2, [r3, #28]
 8028200:	e005      	b.n	802820e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8028202:	687b      	ldr	r3, [r7, #4]
 8028204:	2200      	movs	r2, #0
 8028206:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8028208:	687b      	ldr	r3, [r7, #4]
 802820a:	2200      	movs	r2, #0
 802820c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802820e:	687b      	ldr	r3, [r7, #4]
 8028210:	2200      	movs	r2, #0
 8028212:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8028214:	687b      	ldr	r3, [r7, #4]
 8028216:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802821a:	b2db      	uxtb	r3, r3
 802821c:	2b00      	cmp	r3, #0
 802821e:	d106      	bne.n	802822e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8028220:	687b      	ldr	r3, [r7, #4]
 8028222:	2200      	movs	r2, #0
 8028224:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8028228:	6878      	ldr	r0, [r7, #4]
 802822a:	f7f9 fc09 	bl	8021a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802822e:	687b      	ldr	r3, [r7, #4]
 8028230:	2202      	movs	r2, #2
 8028232:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8028236:	687b      	ldr	r3, [r7, #4]
 8028238:	681b      	ldr	r3, [r3, #0]
 802823a:	681a      	ldr	r2, [r3, #0]
 802823c:	687b      	ldr	r3, [r7, #4]
 802823e:	681b      	ldr	r3, [r3, #0]
 8028240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028244:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8028246:	687b      	ldr	r3, [r7, #4]
 8028248:	685b      	ldr	r3, [r3, #4]
 802824a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 802824e:	687b      	ldr	r3, [r7, #4]
 8028250:	689b      	ldr	r3, [r3, #8]
 8028252:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8028256:	431a      	orrs	r2, r3
 8028258:	687b      	ldr	r3, [r7, #4]
 802825a:	68db      	ldr	r3, [r3, #12]
 802825c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8028260:	431a      	orrs	r2, r3
 8028262:	687b      	ldr	r3, [r7, #4]
 8028264:	691b      	ldr	r3, [r3, #16]
 8028266:	f003 0302 	and.w	r3, r3, #2
 802826a:	431a      	orrs	r2, r3
 802826c:	687b      	ldr	r3, [r7, #4]
 802826e:	695b      	ldr	r3, [r3, #20]
 8028270:	f003 0301 	and.w	r3, r3, #1
 8028274:	431a      	orrs	r2, r3
 8028276:	687b      	ldr	r3, [r7, #4]
 8028278:	699b      	ldr	r3, [r3, #24]
 802827a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802827e:	431a      	orrs	r2, r3
 8028280:	687b      	ldr	r3, [r7, #4]
 8028282:	69db      	ldr	r3, [r3, #28]
 8028284:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8028288:	431a      	orrs	r2, r3
 802828a:	687b      	ldr	r3, [r7, #4]
 802828c:	6a1b      	ldr	r3, [r3, #32]
 802828e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028292:	ea42 0103 	orr.w	r1, r2, r3
 8028296:	687b      	ldr	r3, [r7, #4]
 8028298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802829a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 802829e:	687b      	ldr	r3, [r7, #4]
 80282a0:	681b      	ldr	r3, [r3, #0]
 80282a2:	430a      	orrs	r2, r1
 80282a4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80282a6:	687b      	ldr	r3, [r7, #4]
 80282a8:	699b      	ldr	r3, [r3, #24]
 80282aa:	0c1b      	lsrs	r3, r3, #16
 80282ac:	f003 0104 	and.w	r1, r3, #4
 80282b0:	687b      	ldr	r3, [r7, #4]
 80282b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80282b4:	f003 0210 	and.w	r2, r3, #16
 80282b8:	687b      	ldr	r3, [r7, #4]
 80282ba:	681b      	ldr	r3, [r3, #0]
 80282bc:	430a      	orrs	r2, r1
 80282be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80282c0:	687b      	ldr	r3, [r7, #4]
 80282c2:	681b      	ldr	r3, [r3, #0]
 80282c4:	69da      	ldr	r2, [r3, #28]
 80282c6:	687b      	ldr	r3, [r7, #4]
 80282c8:	681b      	ldr	r3, [r3, #0]
 80282ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80282ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80282d0:	687b      	ldr	r3, [r7, #4]
 80282d2:	2200      	movs	r2, #0
 80282d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80282d6:	687b      	ldr	r3, [r7, #4]
 80282d8:	2201      	movs	r2, #1
 80282da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80282de:	2300      	movs	r3, #0
}
 80282e0:	4618      	mov	r0, r3
 80282e2:	3708      	adds	r7, #8
 80282e4:	46bd      	mov	sp, r7
 80282e6:	bd80      	pop	{r7, pc}

080282e8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80282e8:	b580      	push	{r7, lr}
 80282ea:	b082      	sub	sp, #8
 80282ec:	af00      	add	r7, sp, #0
 80282ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80282f0:	687b      	ldr	r3, [r7, #4]
 80282f2:	2b00      	cmp	r3, #0
 80282f4:	d101      	bne.n	80282fa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80282f6:	2301      	movs	r3, #1
 80282f8:	e01a      	b.n	8028330 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80282fa:	687b      	ldr	r3, [r7, #4]
 80282fc:	2202      	movs	r2, #2
 80282fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8028302:	687b      	ldr	r3, [r7, #4]
 8028304:	681b      	ldr	r3, [r3, #0]
 8028306:	681a      	ldr	r2, [r3, #0]
 8028308:	687b      	ldr	r3, [r7, #4]
 802830a:	681b      	ldr	r3, [r3, #0]
 802830c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028310:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8028312:	6878      	ldr	r0, [r7, #4]
 8028314:	f7f9 fbdc 	bl	8021ad0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8028318:	687b      	ldr	r3, [r7, #4]
 802831a:	2200      	movs	r2, #0
 802831c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 802831e:	687b      	ldr	r3, [r7, #4]
 8028320:	2200      	movs	r2, #0
 8028322:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8028326:	687b      	ldr	r3, [r7, #4]
 8028328:	2200      	movs	r2, #0
 802832a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 802832e:	2300      	movs	r3, #0
}
 8028330:	4618      	mov	r0, r3
 8028332:	3708      	adds	r7, #8
 8028334:	46bd      	mov	sp, r7
 8028336:	bd80      	pop	{r7, pc}

08028338 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8028338:	b580      	push	{r7, lr}
 802833a:	b088      	sub	sp, #32
 802833c:	af00      	add	r7, sp, #0
 802833e:	60f8      	str	r0, [r7, #12]
 8028340:	60b9      	str	r1, [r7, #8]
 8028342:	603b      	str	r3, [r7, #0]
 8028344:	4613      	mov	r3, r2
 8028346:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8028348:	2300      	movs	r3, #0
 802834a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 802834c:	68fb      	ldr	r3, [r7, #12]
 802834e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8028352:	2b01      	cmp	r3, #1
 8028354:	d101      	bne.n	802835a <HAL_SPI_Transmit+0x22>
 8028356:	2302      	movs	r3, #2
 8028358:	e126      	b.n	80285a8 <HAL_SPI_Transmit+0x270>
 802835a:	68fb      	ldr	r3, [r7, #12]
 802835c:	2201      	movs	r2, #1
 802835e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8028362:	f7fb f91d 	bl	80235a0 <HAL_GetTick>
 8028366:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8028368:	88fb      	ldrh	r3, [r7, #6]
 802836a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 802836c:	68fb      	ldr	r3, [r7, #12]
 802836e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028372:	b2db      	uxtb	r3, r3
 8028374:	2b01      	cmp	r3, #1
 8028376:	d002      	beq.n	802837e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8028378:	2302      	movs	r3, #2
 802837a:	77fb      	strb	r3, [r7, #31]
    goto error;
 802837c:	e10b      	b.n	8028596 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 802837e:	68bb      	ldr	r3, [r7, #8]
 8028380:	2b00      	cmp	r3, #0
 8028382:	d002      	beq.n	802838a <HAL_SPI_Transmit+0x52>
 8028384:	88fb      	ldrh	r3, [r7, #6]
 8028386:	2b00      	cmp	r3, #0
 8028388:	d102      	bne.n	8028390 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 802838a:	2301      	movs	r3, #1
 802838c:	77fb      	strb	r3, [r7, #31]
    goto error;
 802838e:	e102      	b.n	8028596 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8028390:	68fb      	ldr	r3, [r7, #12]
 8028392:	2203      	movs	r2, #3
 8028394:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8028398:	68fb      	ldr	r3, [r7, #12]
 802839a:	2200      	movs	r2, #0
 802839c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 802839e:	68fb      	ldr	r3, [r7, #12]
 80283a0:	68ba      	ldr	r2, [r7, #8]
 80283a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80283a4:	68fb      	ldr	r3, [r7, #12]
 80283a6:	88fa      	ldrh	r2, [r7, #6]
 80283a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80283aa:	68fb      	ldr	r3, [r7, #12]
 80283ac:	88fa      	ldrh	r2, [r7, #6]
 80283ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80283b0:	68fb      	ldr	r3, [r7, #12]
 80283b2:	2200      	movs	r2, #0
 80283b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80283b6:	68fb      	ldr	r3, [r7, #12]
 80283b8:	2200      	movs	r2, #0
 80283ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80283bc:	68fb      	ldr	r3, [r7, #12]
 80283be:	2200      	movs	r2, #0
 80283c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80283c2:	68fb      	ldr	r3, [r7, #12]
 80283c4:	2200      	movs	r2, #0
 80283c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80283c8:	68fb      	ldr	r3, [r7, #12]
 80283ca:	2200      	movs	r2, #0
 80283cc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80283ce:	68fb      	ldr	r3, [r7, #12]
 80283d0:	689b      	ldr	r3, [r3, #8]
 80283d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80283d6:	d10f      	bne.n	80283f8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80283d8:	68fb      	ldr	r3, [r7, #12]
 80283da:	681b      	ldr	r3, [r3, #0]
 80283dc:	681a      	ldr	r2, [r3, #0]
 80283de:	68fb      	ldr	r3, [r7, #12]
 80283e0:	681b      	ldr	r3, [r3, #0]
 80283e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80283e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80283e8:	68fb      	ldr	r3, [r7, #12]
 80283ea:	681b      	ldr	r3, [r3, #0]
 80283ec:	681a      	ldr	r2, [r3, #0]
 80283ee:	68fb      	ldr	r3, [r7, #12]
 80283f0:	681b      	ldr	r3, [r3, #0]
 80283f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80283f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80283f8:	68fb      	ldr	r3, [r7, #12]
 80283fa:	681b      	ldr	r3, [r3, #0]
 80283fc:	681b      	ldr	r3, [r3, #0]
 80283fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028402:	2b40      	cmp	r3, #64	; 0x40
 8028404:	d007      	beq.n	8028416 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8028406:	68fb      	ldr	r3, [r7, #12]
 8028408:	681b      	ldr	r3, [r3, #0]
 802840a:	681a      	ldr	r2, [r3, #0]
 802840c:	68fb      	ldr	r3, [r7, #12]
 802840e:	681b      	ldr	r3, [r3, #0]
 8028410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8028414:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8028416:	68fb      	ldr	r3, [r7, #12]
 8028418:	68db      	ldr	r3, [r3, #12]
 802841a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 802841e:	d14b      	bne.n	80284b8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8028420:	68fb      	ldr	r3, [r7, #12]
 8028422:	685b      	ldr	r3, [r3, #4]
 8028424:	2b00      	cmp	r3, #0
 8028426:	d002      	beq.n	802842e <HAL_SPI_Transmit+0xf6>
 8028428:	8afb      	ldrh	r3, [r7, #22]
 802842a:	2b01      	cmp	r3, #1
 802842c:	d13e      	bne.n	80284ac <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 802842e:	68fb      	ldr	r3, [r7, #12]
 8028430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028432:	881a      	ldrh	r2, [r3, #0]
 8028434:	68fb      	ldr	r3, [r7, #12]
 8028436:	681b      	ldr	r3, [r3, #0]
 8028438:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 802843a:	68fb      	ldr	r3, [r7, #12]
 802843c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802843e:	1c9a      	adds	r2, r3, #2
 8028440:	68fb      	ldr	r3, [r7, #12]
 8028442:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8028444:	68fb      	ldr	r3, [r7, #12]
 8028446:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028448:	b29b      	uxth	r3, r3
 802844a:	3b01      	subs	r3, #1
 802844c:	b29a      	uxth	r2, r3
 802844e:	68fb      	ldr	r3, [r7, #12]
 8028450:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8028452:	e02b      	b.n	80284ac <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8028454:	68fb      	ldr	r3, [r7, #12]
 8028456:	681b      	ldr	r3, [r3, #0]
 8028458:	689b      	ldr	r3, [r3, #8]
 802845a:	f003 0302 	and.w	r3, r3, #2
 802845e:	2b02      	cmp	r3, #2
 8028460:	d112      	bne.n	8028488 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8028462:	68fb      	ldr	r3, [r7, #12]
 8028464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028466:	881a      	ldrh	r2, [r3, #0]
 8028468:	68fb      	ldr	r3, [r7, #12]
 802846a:	681b      	ldr	r3, [r3, #0]
 802846c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 802846e:	68fb      	ldr	r3, [r7, #12]
 8028470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028472:	1c9a      	adds	r2, r3, #2
 8028474:	68fb      	ldr	r3, [r7, #12]
 8028476:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028478:	68fb      	ldr	r3, [r7, #12]
 802847a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802847c:	b29b      	uxth	r3, r3
 802847e:	3b01      	subs	r3, #1
 8028480:	b29a      	uxth	r2, r3
 8028482:	68fb      	ldr	r3, [r7, #12]
 8028484:	86da      	strh	r2, [r3, #54]	; 0x36
 8028486:	e011      	b.n	80284ac <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028488:	f7fb f88a 	bl	80235a0 <HAL_GetTick>
 802848c:	4602      	mov	r2, r0
 802848e:	69bb      	ldr	r3, [r7, #24]
 8028490:	1ad3      	subs	r3, r2, r3
 8028492:	683a      	ldr	r2, [r7, #0]
 8028494:	429a      	cmp	r2, r3
 8028496:	d803      	bhi.n	80284a0 <HAL_SPI_Transmit+0x168>
 8028498:	683b      	ldr	r3, [r7, #0]
 802849a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802849e:	d102      	bne.n	80284a6 <HAL_SPI_Transmit+0x16e>
 80284a0:	683b      	ldr	r3, [r7, #0]
 80284a2:	2b00      	cmp	r3, #0
 80284a4:	d102      	bne.n	80284ac <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80284a6:	2303      	movs	r3, #3
 80284a8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80284aa:	e074      	b.n	8028596 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80284ac:	68fb      	ldr	r3, [r7, #12]
 80284ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80284b0:	b29b      	uxth	r3, r3
 80284b2:	2b00      	cmp	r3, #0
 80284b4:	d1ce      	bne.n	8028454 <HAL_SPI_Transmit+0x11c>
 80284b6:	e04c      	b.n	8028552 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80284b8:	68fb      	ldr	r3, [r7, #12]
 80284ba:	685b      	ldr	r3, [r3, #4]
 80284bc:	2b00      	cmp	r3, #0
 80284be:	d002      	beq.n	80284c6 <HAL_SPI_Transmit+0x18e>
 80284c0:	8afb      	ldrh	r3, [r7, #22]
 80284c2:	2b01      	cmp	r3, #1
 80284c4:	d140      	bne.n	8028548 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80284c6:	68fb      	ldr	r3, [r7, #12]
 80284c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80284ca:	68fb      	ldr	r3, [r7, #12]
 80284cc:	681b      	ldr	r3, [r3, #0]
 80284ce:	330c      	adds	r3, #12
 80284d0:	7812      	ldrb	r2, [r2, #0]
 80284d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80284d4:	68fb      	ldr	r3, [r7, #12]
 80284d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80284d8:	1c5a      	adds	r2, r3, #1
 80284da:	68fb      	ldr	r3, [r7, #12]
 80284dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80284de:	68fb      	ldr	r3, [r7, #12]
 80284e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80284e2:	b29b      	uxth	r3, r3
 80284e4:	3b01      	subs	r3, #1
 80284e6:	b29a      	uxth	r2, r3
 80284e8:	68fb      	ldr	r3, [r7, #12]
 80284ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80284ec:	e02c      	b.n	8028548 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80284ee:	68fb      	ldr	r3, [r7, #12]
 80284f0:	681b      	ldr	r3, [r3, #0]
 80284f2:	689b      	ldr	r3, [r3, #8]
 80284f4:	f003 0302 	and.w	r3, r3, #2
 80284f8:	2b02      	cmp	r3, #2
 80284fa:	d113      	bne.n	8028524 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80284fc:	68fb      	ldr	r3, [r7, #12]
 80284fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8028500:	68fb      	ldr	r3, [r7, #12]
 8028502:	681b      	ldr	r3, [r3, #0]
 8028504:	330c      	adds	r3, #12
 8028506:	7812      	ldrb	r2, [r2, #0]
 8028508:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 802850a:	68fb      	ldr	r3, [r7, #12]
 802850c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802850e:	1c5a      	adds	r2, r3, #1
 8028510:	68fb      	ldr	r3, [r7, #12]
 8028512:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028514:	68fb      	ldr	r3, [r7, #12]
 8028516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028518:	b29b      	uxth	r3, r3
 802851a:	3b01      	subs	r3, #1
 802851c:	b29a      	uxth	r2, r3
 802851e:	68fb      	ldr	r3, [r7, #12]
 8028520:	86da      	strh	r2, [r3, #54]	; 0x36
 8028522:	e011      	b.n	8028548 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028524:	f7fb f83c 	bl	80235a0 <HAL_GetTick>
 8028528:	4602      	mov	r2, r0
 802852a:	69bb      	ldr	r3, [r7, #24]
 802852c:	1ad3      	subs	r3, r2, r3
 802852e:	683a      	ldr	r2, [r7, #0]
 8028530:	429a      	cmp	r2, r3
 8028532:	d803      	bhi.n	802853c <HAL_SPI_Transmit+0x204>
 8028534:	683b      	ldr	r3, [r7, #0]
 8028536:	f1b3 3fff 	cmp.w	r3, #4294967295
 802853a:	d102      	bne.n	8028542 <HAL_SPI_Transmit+0x20a>
 802853c:	683b      	ldr	r3, [r7, #0]
 802853e:	2b00      	cmp	r3, #0
 8028540:	d102      	bne.n	8028548 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8028542:	2303      	movs	r3, #3
 8028544:	77fb      	strb	r3, [r7, #31]
          goto error;
 8028546:	e026      	b.n	8028596 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8028548:	68fb      	ldr	r3, [r7, #12]
 802854a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802854c:	b29b      	uxth	r3, r3
 802854e:	2b00      	cmp	r3, #0
 8028550:	d1cd      	bne.n	80284ee <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028552:	69ba      	ldr	r2, [r7, #24]
 8028554:	6839      	ldr	r1, [r7, #0]
 8028556:	68f8      	ldr	r0, [r7, #12]
 8028558:	f000 fbda 	bl	8028d10 <SPI_EndRxTxTransaction>
 802855c:	4603      	mov	r3, r0
 802855e:	2b00      	cmp	r3, #0
 8028560:	d002      	beq.n	8028568 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8028562:	68fb      	ldr	r3, [r7, #12]
 8028564:	2220      	movs	r2, #32
 8028566:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8028568:	68fb      	ldr	r3, [r7, #12]
 802856a:	689b      	ldr	r3, [r3, #8]
 802856c:	2b00      	cmp	r3, #0
 802856e:	d10a      	bne.n	8028586 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8028570:	2300      	movs	r3, #0
 8028572:	613b      	str	r3, [r7, #16]
 8028574:	68fb      	ldr	r3, [r7, #12]
 8028576:	681b      	ldr	r3, [r3, #0]
 8028578:	68db      	ldr	r3, [r3, #12]
 802857a:	613b      	str	r3, [r7, #16]
 802857c:	68fb      	ldr	r3, [r7, #12]
 802857e:	681b      	ldr	r3, [r3, #0]
 8028580:	689b      	ldr	r3, [r3, #8]
 8028582:	613b      	str	r3, [r7, #16]
 8028584:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8028586:	68fb      	ldr	r3, [r7, #12]
 8028588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802858a:	2b00      	cmp	r3, #0
 802858c:	d002      	beq.n	8028594 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 802858e:	2301      	movs	r3, #1
 8028590:	77fb      	strb	r3, [r7, #31]
 8028592:	e000      	b.n	8028596 <HAL_SPI_Transmit+0x25e>
  }

error:
 8028594:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028596:	68fb      	ldr	r3, [r7, #12]
 8028598:	2201      	movs	r2, #1
 802859a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 802859e:	68fb      	ldr	r3, [r7, #12]
 80285a0:	2200      	movs	r2, #0
 80285a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80285a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80285a8:	4618      	mov	r0, r3
 80285aa:	3720      	adds	r7, #32
 80285ac:	46bd      	mov	sp, r7
 80285ae:	bd80      	pop	{r7, pc}

080285b0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80285b0:	b580      	push	{r7, lr}
 80285b2:	b088      	sub	sp, #32
 80285b4:	af02      	add	r7, sp, #8
 80285b6:	60f8      	str	r0, [r7, #12]
 80285b8:	60b9      	str	r1, [r7, #8]
 80285ba:	603b      	str	r3, [r7, #0]
 80285bc:	4613      	mov	r3, r2
 80285be:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80285c0:	2300      	movs	r3, #0
 80285c2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80285c4:	68fb      	ldr	r3, [r7, #12]
 80285c6:	685b      	ldr	r3, [r3, #4]
 80285c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80285cc:	d112      	bne.n	80285f4 <HAL_SPI_Receive+0x44>
 80285ce:	68fb      	ldr	r3, [r7, #12]
 80285d0:	689b      	ldr	r3, [r3, #8]
 80285d2:	2b00      	cmp	r3, #0
 80285d4:	d10e      	bne.n	80285f4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80285d6:	68fb      	ldr	r3, [r7, #12]
 80285d8:	2204      	movs	r2, #4
 80285da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80285de:	88fa      	ldrh	r2, [r7, #6]
 80285e0:	683b      	ldr	r3, [r7, #0]
 80285e2:	9300      	str	r3, [sp, #0]
 80285e4:	4613      	mov	r3, r2
 80285e6:	68ba      	ldr	r2, [r7, #8]
 80285e8:	68b9      	ldr	r1, [r7, #8]
 80285ea:	68f8      	ldr	r0, [r7, #12]
 80285ec:	f000 f8f1 	bl	80287d2 <HAL_SPI_TransmitReceive>
 80285f0:	4603      	mov	r3, r0
 80285f2:	e0ea      	b.n	80287ca <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80285f4:	68fb      	ldr	r3, [r7, #12]
 80285f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80285fa:	2b01      	cmp	r3, #1
 80285fc:	d101      	bne.n	8028602 <HAL_SPI_Receive+0x52>
 80285fe:	2302      	movs	r3, #2
 8028600:	e0e3      	b.n	80287ca <HAL_SPI_Receive+0x21a>
 8028602:	68fb      	ldr	r3, [r7, #12]
 8028604:	2201      	movs	r2, #1
 8028606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802860a:	f7fa ffc9 	bl	80235a0 <HAL_GetTick>
 802860e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8028610:	68fb      	ldr	r3, [r7, #12]
 8028612:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028616:	b2db      	uxtb	r3, r3
 8028618:	2b01      	cmp	r3, #1
 802861a:	d002      	beq.n	8028622 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 802861c:	2302      	movs	r3, #2
 802861e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8028620:	e0ca      	b.n	80287b8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8028622:	68bb      	ldr	r3, [r7, #8]
 8028624:	2b00      	cmp	r3, #0
 8028626:	d002      	beq.n	802862e <HAL_SPI_Receive+0x7e>
 8028628:	88fb      	ldrh	r3, [r7, #6]
 802862a:	2b00      	cmp	r3, #0
 802862c:	d102      	bne.n	8028634 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 802862e:	2301      	movs	r3, #1
 8028630:	75fb      	strb	r3, [r7, #23]
    goto error;
 8028632:	e0c1      	b.n	80287b8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8028634:	68fb      	ldr	r3, [r7, #12]
 8028636:	2204      	movs	r2, #4
 8028638:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802863c:	68fb      	ldr	r3, [r7, #12]
 802863e:	2200      	movs	r2, #0
 8028640:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8028642:	68fb      	ldr	r3, [r7, #12]
 8028644:	68ba      	ldr	r2, [r7, #8]
 8028646:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8028648:	68fb      	ldr	r3, [r7, #12]
 802864a:	88fa      	ldrh	r2, [r7, #6]
 802864c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 802864e:	68fb      	ldr	r3, [r7, #12]
 8028650:	88fa      	ldrh	r2, [r7, #6]
 8028652:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8028654:	68fb      	ldr	r3, [r7, #12]
 8028656:	2200      	movs	r2, #0
 8028658:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 802865a:	68fb      	ldr	r3, [r7, #12]
 802865c:	2200      	movs	r2, #0
 802865e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8028660:	68fb      	ldr	r3, [r7, #12]
 8028662:	2200      	movs	r2, #0
 8028664:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8028666:	68fb      	ldr	r3, [r7, #12]
 8028668:	2200      	movs	r2, #0
 802866a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 802866c:	68fb      	ldr	r3, [r7, #12]
 802866e:	2200      	movs	r2, #0
 8028670:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8028672:	68fb      	ldr	r3, [r7, #12]
 8028674:	689b      	ldr	r3, [r3, #8]
 8028676:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802867a:	d10f      	bne.n	802869c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 802867c:	68fb      	ldr	r3, [r7, #12]
 802867e:	681b      	ldr	r3, [r3, #0]
 8028680:	681a      	ldr	r2, [r3, #0]
 8028682:	68fb      	ldr	r3, [r7, #12]
 8028684:	681b      	ldr	r3, [r3, #0]
 8028686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802868a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 802868c:	68fb      	ldr	r3, [r7, #12]
 802868e:	681b      	ldr	r3, [r3, #0]
 8028690:	681a      	ldr	r2, [r3, #0]
 8028692:	68fb      	ldr	r3, [r7, #12]
 8028694:	681b      	ldr	r3, [r3, #0]
 8028696:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 802869a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802869c:	68fb      	ldr	r3, [r7, #12]
 802869e:	681b      	ldr	r3, [r3, #0]
 80286a0:	681b      	ldr	r3, [r3, #0]
 80286a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80286a6:	2b40      	cmp	r3, #64	; 0x40
 80286a8:	d007      	beq.n	80286ba <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80286aa:	68fb      	ldr	r3, [r7, #12]
 80286ac:	681b      	ldr	r3, [r3, #0]
 80286ae:	681a      	ldr	r2, [r3, #0]
 80286b0:	68fb      	ldr	r3, [r7, #12]
 80286b2:	681b      	ldr	r3, [r3, #0]
 80286b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80286b8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80286ba:	68fb      	ldr	r3, [r7, #12]
 80286bc:	68db      	ldr	r3, [r3, #12]
 80286be:	2b00      	cmp	r3, #0
 80286c0:	d162      	bne.n	8028788 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80286c2:	e02e      	b.n	8028722 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80286c4:	68fb      	ldr	r3, [r7, #12]
 80286c6:	681b      	ldr	r3, [r3, #0]
 80286c8:	689b      	ldr	r3, [r3, #8]
 80286ca:	f003 0301 	and.w	r3, r3, #1
 80286ce:	2b01      	cmp	r3, #1
 80286d0:	d115      	bne.n	80286fe <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80286d2:	68fb      	ldr	r3, [r7, #12]
 80286d4:	681b      	ldr	r3, [r3, #0]
 80286d6:	f103 020c 	add.w	r2, r3, #12
 80286da:	68fb      	ldr	r3, [r7, #12]
 80286dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80286de:	7812      	ldrb	r2, [r2, #0]
 80286e0:	b2d2      	uxtb	r2, r2
 80286e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80286e4:	68fb      	ldr	r3, [r7, #12]
 80286e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80286e8:	1c5a      	adds	r2, r3, #1
 80286ea:	68fb      	ldr	r3, [r7, #12]
 80286ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80286ee:	68fb      	ldr	r3, [r7, #12]
 80286f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80286f2:	b29b      	uxth	r3, r3
 80286f4:	3b01      	subs	r3, #1
 80286f6:	b29a      	uxth	r2, r3
 80286f8:	68fb      	ldr	r3, [r7, #12]
 80286fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80286fc:	e011      	b.n	8028722 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80286fe:	f7fa ff4f 	bl	80235a0 <HAL_GetTick>
 8028702:	4602      	mov	r2, r0
 8028704:	693b      	ldr	r3, [r7, #16]
 8028706:	1ad3      	subs	r3, r2, r3
 8028708:	683a      	ldr	r2, [r7, #0]
 802870a:	429a      	cmp	r2, r3
 802870c:	d803      	bhi.n	8028716 <HAL_SPI_Receive+0x166>
 802870e:	683b      	ldr	r3, [r7, #0]
 8028710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028714:	d102      	bne.n	802871c <HAL_SPI_Receive+0x16c>
 8028716:	683b      	ldr	r3, [r7, #0]
 8028718:	2b00      	cmp	r3, #0
 802871a:	d102      	bne.n	8028722 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 802871c:	2303      	movs	r3, #3
 802871e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8028720:	e04a      	b.n	80287b8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8028722:	68fb      	ldr	r3, [r7, #12]
 8028724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028726:	b29b      	uxth	r3, r3
 8028728:	2b00      	cmp	r3, #0
 802872a:	d1cb      	bne.n	80286c4 <HAL_SPI_Receive+0x114>
 802872c:	e031      	b.n	8028792 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 802872e:	68fb      	ldr	r3, [r7, #12]
 8028730:	681b      	ldr	r3, [r3, #0]
 8028732:	689b      	ldr	r3, [r3, #8]
 8028734:	f003 0301 	and.w	r3, r3, #1
 8028738:	2b01      	cmp	r3, #1
 802873a:	d113      	bne.n	8028764 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802873c:	68fb      	ldr	r3, [r7, #12]
 802873e:	681b      	ldr	r3, [r3, #0]
 8028740:	68da      	ldr	r2, [r3, #12]
 8028742:	68fb      	ldr	r3, [r7, #12]
 8028744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028746:	b292      	uxth	r2, r2
 8028748:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802874a:	68fb      	ldr	r3, [r7, #12]
 802874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802874e:	1c9a      	adds	r2, r3, #2
 8028750:	68fb      	ldr	r3, [r7, #12]
 8028752:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028754:	68fb      	ldr	r3, [r7, #12]
 8028756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028758:	b29b      	uxth	r3, r3
 802875a:	3b01      	subs	r3, #1
 802875c:	b29a      	uxth	r2, r3
 802875e:	68fb      	ldr	r3, [r7, #12]
 8028760:	87da      	strh	r2, [r3, #62]	; 0x3e
 8028762:	e011      	b.n	8028788 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028764:	f7fa ff1c 	bl	80235a0 <HAL_GetTick>
 8028768:	4602      	mov	r2, r0
 802876a:	693b      	ldr	r3, [r7, #16]
 802876c:	1ad3      	subs	r3, r2, r3
 802876e:	683a      	ldr	r2, [r7, #0]
 8028770:	429a      	cmp	r2, r3
 8028772:	d803      	bhi.n	802877c <HAL_SPI_Receive+0x1cc>
 8028774:	683b      	ldr	r3, [r7, #0]
 8028776:	f1b3 3fff 	cmp.w	r3, #4294967295
 802877a:	d102      	bne.n	8028782 <HAL_SPI_Receive+0x1d2>
 802877c:	683b      	ldr	r3, [r7, #0]
 802877e:	2b00      	cmp	r3, #0
 8028780:	d102      	bne.n	8028788 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8028782:	2303      	movs	r3, #3
 8028784:	75fb      	strb	r3, [r7, #23]
          goto error;
 8028786:	e017      	b.n	80287b8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8028788:	68fb      	ldr	r3, [r7, #12]
 802878a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802878c:	b29b      	uxth	r3, r3
 802878e:	2b00      	cmp	r3, #0
 8028790:	d1cd      	bne.n	802872e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028792:	693a      	ldr	r2, [r7, #16]
 8028794:	6839      	ldr	r1, [r7, #0]
 8028796:	68f8      	ldr	r0, [r7, #12]
 8028798:	f000 fa54 	bl	8028c44 <SPI_EndRxTransaction>
 802879c:	4603      	mov	r3, r0
 802879e:	2b00      	cmp	r3, #0
 80287a0:	d002      	beq.n	80287a8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80287a2:	68fb      	ldr	r3, [r7, #12]
 80287a4:	2220      	movs	r2, #32
 80287a6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80287a8:	68fb      	ldr	r3, [r7, #12]
 80287aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80287ac:	2b00      	cmp	r3, #0
 80287ae:	d002      	beq.n	80287b6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80287b0:	2301      	movs	r3, #1
 80287b2:	75fb      	strb	r3, [r7, #23]
 80287b4:	e000      	b.n	80287b8 <HAL_SPI_Receive+0x208>
  }

error :
 80287b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80287b8:	68fb      	ldr	r3, [r7, #12]
 80287ba:	2201      	movs	r2, #1
 80287bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80287c0:	68fb      	ldr	r3, [r7, #12]
 80287c2:	2200      	movs	r2, #0
 80287c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80287c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80287ca:	4618      	mov	r0, r3
 80287cc:	3718      	adds	r7, #24
 80287ce:	46bd      	mov	sp, r7
 80287d0:	bd80      	pop	{r7, pc}

080287d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80287d2:	b580      	push	{r7, lr}
 80287d4:	b08c      	sub	sp, #48	; 0x30
 80287d6:	af00      	add	r7, sp, #0
 80287d8:	60f8      	str	r0, [r7, #12]
 80287da:	60b9      	str	r1, [r7, #8]
 80287dc:	607a      	str	r2, [r7, #4]
 80287de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80287e0:	2301      	movs	r3, #1
 80287e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80287e4:	2300      	movs	r3, #0
 80287e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80287ea:	68fb      	ldr	r3, [r7, #12]
 80287ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80287f0:	2b01      	cmp	r3, #1
 80287f2:	d101      	bne.n	80287f8 <HAL_SPI_TransmitReceive+0x26>
 80287f4:	2302      	movs	r3, #2
 80287f6:	e18a      	b.n	8028b0e <HAL_SPI_TransmitReceive+0x33c>
 80287f8:	68fb      	ldr	r3, [r7, #12]
 80287fa:	2201      	movs	r2, #1
 80287fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8028800:	f7fa fece 	bl	80235a0 <HAL_GetTick>
 8028804:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8028806:	68fb      	ldr	r3, [r7, #12]
 8028808:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802880c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8028810:	68fb      	ldr	r3, [r7, #12]
 8028812:	685b      	ldr	r3, [r3, #4]
 8028814:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8028816:	887b      	ldrh	r3, [r7, #2]
 8028818:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 802881a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802881e:	2b01      	cmp	r3, #1
 8028820:	d00f      	beq.n	8028842 <HAL_SPI_TransmitReceive+0x70>
 8028822:	69fb      	ldr	r3, [r7, #28]
 8028824:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028828:	d107      	bne.n	802883a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 802882a:	68fb      	ldr	r3, [r7, #12]
 802882c:	689b      	ldr	r3, [r3, #8]
 802882e:	2b00      	cmp	r3, #0
 8028830:	d103      	bne.n	802883a <HAL_SPI_TransmitReceive+0x68>
 8028832:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8028836:	2b04      	cmp	r3, #4
 8028838:	d003      	beq.n	8028842 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 802883a:	2302      	movs	r3, #2
 802883c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8028840:	e15b      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8028842:	68bb      	ldr	r3, [r7, #8]
 8028844:	2b00      	cmp	r3, #0
 8028846:	d005      	beq.n	8028854 <HAL_SPI_TransmitReceive+0x82>
 8028848:	687b      	ldr	r3, [r7, #4]
 802884a:	2b00      	cmp	r3, #0
 802884c:	d002      	beq.n	8028854 <HAL_SPI_TransmitReceive+0x82>
 802884e:	887b      	ldrh	r3, [r7, #2]
 8028850:	2b00      	cmp	r3, #0
 8028852:	d103      	bne.n	802885c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8028854:	2301      	movs	r3, #1
 8028856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 802885a:	e14e      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 802885c:	68fb      	ldr	r3, [r7, #12]
 802885e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028862:	b2db      	uxtb	r3, r3
 8028864:	2b04      	cmp	r3, #4
 8028866:	d003      	beq.n	8028870 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8028868:	68fb      	ldr	r3, [r7, #12]
 802886a:	2205      	movs	r2, #5
 802886c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8028870:	68fb      	ldr	r3, [r7, #12]
 8028872:	2200      	movs	r2, #0
 8028874:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8028876:	68fb      	ldr	r3, [r7, #12]
 8028878:	687a      	ldr	r2, [r7, #4]
 802887a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 802887c:	68fb      	ldr	r3, [r7, #12]
 802887e:	887a      	ldrh	r2, [r7, #2]
 8028880:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8028882:	68fb      	ldr	r3, [r7, #12]
 8028884:	887a      	ldrh	r2, [r7, #2]
 8028886:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8028888:	68fb      	ldr	r3, [r7, #12]
 802888a:	68ba      	ldr	r2, [r7, #8]
 802888c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 802888e:	68fb      	ldr	r3, [r7, #12]
 8028890:	887a      	ldrh	r2, [r7, #2]
 8028892:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8028894:	68fb      	ldr	r3, [r7, #12]
 8028896:	887a      	ldrh	r2, [r7, #2]
 8028898:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 802889a:	68fb      	ldr	r3, [r7, #12]
 802889c:	2200      	movs	r2, #0
 802889e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80288a0:	68fb      	ldr	r3, [r7, #12]
 80288a2:	2200      	movs	r2, #0
 80288a4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80288a6:	68fb      	ldr	r3, [r7, #12]
 80288a8:	681b      	ldr	r3, [r3, #0]
 80288aa:	681b      	ldr	r3, [r3, #0]
 80288ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288b0:	2b40      	cmp	r3, #64	; 0x40
 80288b2:	d007      	beq.n	80288c4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80288b4:	68fb      	ldr	r3, [r7, #12]
 80288b6:	681b      	ldr	r3, [r3, #0]
 80288b8:	681a      	ldr	r2, [r3, #0]
 80288ba:	68fb      	ldr	r3, [r7, #12]
 80288bc:	681b      	ldr	r3, [r3, #0]
 80288be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80288c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80288c4:	68fb      	ldr	r3, [r7, #12]
 80288c6:	68db      	ldr	r3, [r3, #12]
 80288c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80288cc:	d178      	bne.n	80289c0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80288ce:	68fb      	ldr	r3, [r7, #12]
 80288d0:	685b      	ldr	r3, [r3, #4]
 80288d2:	2b00      	cmp	r3, #0
 80288d4:	d002      	beq.n	80288dc <HAL_SPI_TransmitReceive+0x10a>
 80288d6:	8b7b      	ldrh	r3, [r7, #26]
 80288d8:	2b01      	cmp	r3, #1
 80288da:	d166      	bne.n	80289aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80288dc:	68fb      	ldr	r3, [r7, #12]
 80288de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80288e0:	881a      	ldrh	r2, [r3, #0]
 80288e2:	68fb      	ldr	r3, [r7, #12]
 80288e4:	681b      	ldr	r3, [r3, #0]
 80288e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80288e8:	68fb      	ldr	r3, [r7, #12]
 80288ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80288ec:	1c9a      	adds	r2, r3, #2
 80288ee:	68fb      	ldr	r3, [r7, #12]
 80288f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80288f2:	68fb      	ldr	r3, [r7, #12]
 80288f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80288f6:	b29b      	uxth	r3, r3
 80288f8:	3b01      	subs	r3, #1
 80288fa:	b29a      	uxth	r2, r3
 80288fc:	68fb      	ldr	r3, [r7, #12]
 80288fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028900:	e053      	b.n	80289aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8028902:	68fb      	ldr	r3, [r7, #12]
 8028904:	681b      	ldr	r3, [r3, #0]
 8028906:	689b      	ldr	r3, [r3, #8]
 8028908:	f003 0302 	and.w	r3, r3, #2
 802890c:	2b02      	cmp	r3, #2
 802890e:	d11b      	bne.n	8028948 <HAL_SPI_TransmitReceive+0x176>
 8028910:	68fb      	ldr	r3, [r7, #12]
 8028912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028914:	b29b      	uxth	r3, r3
 8028916:	2b00      	cmp	r3, #0
 8028918:	d016      	beq.n	8028948 <HAL_SPI_TransmitReceive+0x176>
 802891a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802891c:	2b01      	cmp	r3, #1
 802891e:	d113      	bne.n	8028948 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8028920:	68fb      	ldr	r3, [r7, #12]
 8028922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028924:	881a      	ldrh	r2, [r3, #0]
 8028926:	68fb      	ldr	r3, [r7, #12]
 8028928:	681b      	ldr	r3, [r3, #0]
 802892a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 802892c:	68fb      	ldr	r3, [r7, #12]
 802892e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028930:	1c9a      	adds	r2, r3, #2
 8028932:	68fb      	ldr	r3, [r7, #12]
 8028934:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028936:	68fb      	ldr	r3, [r7, #12]
 8028938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802893a:	b29b      	uxth	r3, r3
 802893c:	3b01      	subs	r3, #1
 802893e:	b29a      	uxth	r2, r3
 8028940:	68fb      	ldr	r3, [r7, #12]
 8028942:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028944:	2300      	movs	r3, #0
 8028946:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8028948:	68fb      	ldr	r3, [r7, #12]
 802894a:	681b      	ldr	r3, [r3, #0]
 802894c:	689b      	ldr	r3, [r3, #8]
 802894e:	f003 0301 	and.w	r3, r3, #1
 8028952:	2b01      	cmp	r3, #1
 8028954:	d119      	bne.n	802898a <HAL_SPI_TransmitReceive+0x1b8>
 8028956:	68fb      	ldr	r3, [r7, #12]
 8028958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802895a:	b29b      	uxth	r3, r3
 802895c:	2b00      	cmp	r3, #0
 802895e:	d014      	beq.n	802898a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8028960:	68fb      	ldr	r3, [r7, #12]
 8028962:	681b      	ldr	r3, [r3, #0]
 8028964:	68da      	ldr	r2, [r3, #12]
 8028966:	68fb      	ldr	r3, [r7, #12]
 8028968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802896a:	b292      	uxth	r2, r2
 802896c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802896e:	68fb      	ldr	r3, [r7, #12]
 8028970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028972:	1c9a      	adds	r2, r3, #2
 8028974:	68fb      	ldr	r3, [r7, #12]
 8028976:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028978:	68fb      	ldr	r3, [r7, #12]
 802897a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802897c:	b29b      	uxth	r3, r3
 802897e:	3b01      	subs	r3, #1
 8028980:	b29a      	uxth	r2, r3
 8028982:	68fb      	ldr	r3, [r7, #12]
 8028984:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8028986:	2301      	movs	r3, #1
 8028988:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 802898a:	f7fa fe09 	bl	80235a0 <HAL_GetTick>
 802898e:	4602      	mov	r2, r0
 8028990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028992:	1ad3      	subs	r3, r2, r3
 8028994:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8028996:	429a      	cmp	r2, r3
 8028998:	d807      	bhi.n	80289aa <HAL_SPI_TransmitReceive+0x1d8>
 802899a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802899c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80289a0:	d003      	beq.n	80289aa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80289a2:	2303      	movs	r3, #3
 80289a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80289a8:	e0a7      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80289aa:	68fb      	ldr	r3, [r7, #12]
 80289ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80289ae:	b29b      	uxth	r3, r3
 80289b0:	2b00      	cmp	r3, #0
 80289b2:	d1a6      	bne.n	8028902 <HAL_SPI_TransmitReceive+0x130>
 80289b4:	68fb      	ldr	r3, [r7, #12]
 80289b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80289b8:	b29b      	uxth	r3, r3
 80289ba:	2b00      	cmp	r3, #0
 80289bc:	d1a1      	bne.n	8028902 <HAL_SPI_TransmitReceive+0x130>
 80289be:	e07c      	b.n	8028aba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80289c0:	68fb      	ldr	r3, [r7, #12]
 80289c2:	685b      	ldr	r3, [r3, #4]
 80289c4:	2b00      	cmp	r3, #0
 80289c6:	d002      	beq.n	80289ce <HAL_SPI_TransmitReceive+0x1fc>
 80289c8:	8b7b      	ldrh	r3, [r7, #26]
 80289ca:	2b01      	cmp	r3, #1
 80289cc:	d16b      	bne.n	8028aa6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80289ce:	68fb      	ldr	r3, [r7, #12]
 80289d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80289d2:	68fb      	ldr	r3, [r7, #12]
 80289d4:	681b      	ldr	r3, [r3, #0]
 80289d6:	330c      	adds	r3, #12
 80289d8:	7812      	ldrb	r2, [r2, #0]
 80289da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80289dc:	68fb      	ldr	r3, [r7, #12]
 80289de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289e0:	1c5a      	adds	r2, r3, #1
 80289e2:	68fb      	ldr	r3, [r7, #12]
 80289e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80289e6:	68fb      	ldr	r3, [r7, #12]
 80289e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80289ea:	b29b      	uxth	r3, r3
 80289ec:	3b01      	subs	r3, #1
 80289ee:	b29a      	uxth	r2, r3
 80289f0:	68fb      	ldr	r3, [r7, #12]
 80289f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80289f4:	e057      	b.n	8028aa6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80289f6:	68fb      	ldr	r3, [r7, #12]
 80289f8:	681b      	ldr	r3, [r3, #0]
 80289fa:	689b      	ldr	r3, [r3, #8]
 80289fc:	f003 0302 	and.w	r3, r3, #2
 8028a00:	2b02      	cmp	r3, #2
 8028a02:	d11c      	bne.n	8028a3e <HAL_SPI_TransmitReceive+0x26c>
 8028a04:	68fb      	ldr	r3, [r7, #12]
 8028a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028a08:	b29b      	uxth	r3, r3
 8028a0a:	2b00      	cmp	r3, #0
 8028a0c:	d017      	beq.n	8028a3e <HAL_SPI_TransmitReceive+0x26c>
 8028a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028a10:	2b01      	cmp	r3, #1
 8028a12:	d114      	bne.n	8028a3e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8028a14:	68fb      	ldr	r3, [r7, #12]
 8028a16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8028a18:	68fb      	ldr	r3, [r7, #12]
 8028a1a:	681b      	ldr	r3, [r3, #0]
 8028a1c:	330c      	adds	r3, #12
 8028a1e:	7812      	ldrb	r2, [r2, #0]
 8028a20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8028a22:	68fb      	ldr	r3, [r7, #12]
 8028a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a26:	1c5a      	adds	r2, r3, #1
 8028a28:	68fb      	ldr	r3, [r7, #12]
 8028a2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028a2c:	68fb      	ldr	r3, [r7, #12]
 8028a2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028a30:	b29b      	uxth	r3, r3
 8028a32:	3b01      	subs	r3, #1
 8028a34:	b29a      	uxth	r2, r3
 8028a36:	68fb      	ldr	r3, [r7, #12]
 8028a38:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028a3a:	2300      	movs	r3, #0
 8028a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8028a3e:	68fb      	ldr	r3, [r7, #12]
 8028a40:	681b      	ldr	r3, [r3, #0]
 8028a42:	689b      	ldr	r3, [r3, #8]
 8028a44:	f003 0301 	and.w	r3, r3, #1
 8028a48:	2b01      	cmp	r3, #1
 8028a4a:	d119      	bne.n	8028a80 <HAL_SPI_TransmitReceive+0x2ae>
 8028a4c:	68fb      	ldr	r3, [r7, #12]
 8028a4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028a50:	b29b      	uxth	r3, r3
 8028a52:	2b00      	cmp	r3, #0
 8028a54:	d014      	beq.n	8028a80 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8028a56:	68fb      	ldr	r3, [r7, #12]
 8028a58:	681b      	ldr	r3, [r3, #0]
 8028a5a:	68da      	ldr	r2, [r3, #12]
 8028a5c:	68fb      	ldr	r3, [r7, #12]
 8028a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028a60:	b2d2      	uxtb	r2, r2
 8028a62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8028a64:	68fb      	ldr	r3, [r7, #12]
 8028a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028a68:	1c5a      	adds	r2, r3, #1
 8028a6a:	68fb      	ldr	r3, [r7, #12]
 8028a6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028a6e:	68fb      	ldr	r3, [r7, #12]
 8028a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028a72:	b29b      	uxth	r3, r3
 8028a74:	3b01      	subs	r3, #1
 8028a76:	b29a      	uxth	r2, r3
 8028a78:	68fb      	ldr	r3, [r7, #12]
 8028a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8028a7c:	2301      	movs	r3, #1
 8028a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8028a80:	f7fa fd8e 	bl	80235a0 <HAL_GetTick>
 8028a84:	4602      	mov	r2, r0
 8028a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028a88:	1ad3      	subs	r3, r2, r3
 8028a8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8028a8c:	429a      	cmp	r2, r3
 8028a8e:	d803      	bhi.n	8028a98 <HAL_SPI_TransmitReceive+0x2c6>
 8028a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028a96:	d102      	bne.n	8028a9e <HAL_SPI_TransmitReceive+0x2cc>
 8028a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028a9a:	2b00      	cmp	r3, #0
 8028a9c:	d103      	bne.n	8028aa6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8028a9e:	2303      	movs	r3, #3
 8028aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8028aa4:	e029      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028aa6:	68fb      	ldr	r3, [r7, #12]
 8028aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028aaa:	b29b      	uxth	r3, r3
 8028aac:	2b00      	cmp	r3, #0
 8028aae:	d1a2      	bne.n	80289f6 <HAL_SPI_TransmitReceive+0x224>
 8028ab0:	68fb      	ldr	r3, [r7, #12]
 8028ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028ab4:	b29b      	uxth	r3, r3
 8028ab6:	2b00      	cmp	r3, #0
 8028ab8:	d19d      	bne.n	80289f6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028abc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8028abe:	68f8      	ldr	r0, [r7, #12]
 8028ac0:	f000 f926 	bl	8028d10 <SPI_EndRxTxTransaction>
 8028ac4:	4603      	mov	r3, r0
 8028ac6:	2b00      	cmp	r3, #0
 8028ac8:	d006      	beq.n	8028ad8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8028aca:	2301      	movs	r3, #1
 8028acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8028ad0:	68fb      	ldr	r3, [r7, #12]
 8028ad2:	2220      	movs	r2, #32
 8028ad4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8028ad6:	e010      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8028ad8:	68fb      	ldr	r3, [r7, #12]
 8028ada:	689b      	ldr	r3, [r3, #8]
 8028adc:	2b00      	cmp	r3, #0
 8028ade:	d10b      	bne.n	8028af8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8028ae0:	2300      	movs	r3, #0
 8028ae2:	617b      	str	r3, [r7, #20]
 8028ae4:	68fb      	ldr	r3, [r7, #12]
 8028ae6:	681b      	ldr	r3, [r3, #0]
 8028ae8:	68db      	ldr	r3, [r3, #12]
 8028aea:	617b      	str	r3, [r7, #20]
 8028aec:	68fb      	ldr	r3, [r7, #12]
 8028aee:	681b      	ldr	r3, [r3, #0]
 8028af0:	689b      	ldr	r3, [r3, #8]
 8028af2:	617b      	str	r3, [r7, #20]
 8028af4:	697b      	ldr	r3, [r7, #20]
 8028af6:	e000      	b.n	8028afa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8028af8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028afa:	68fb      	ldr	r3, [r7, #12]
 8028afc:	2201      	movs	r2, #1
 8028afe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8028b02:	68fb      	ldr	r3, [r7, #12]
 8028b04:	2200      	movs	r2, #0
 8028b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8028b0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8028b0e:	4618      	mov	r0, r3
 8028b10:	3730      	adds	r7, #48	; 0x30
 8028b12:	46bd      	mov	sp, r7
 8028b14:	bd80      	pop	{r7, pc}

08028b16 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8028b16:	b480      	push	{r7}
 8028b18:	b083      	sub	sp, #12
 8028b1a:	af00      	add	r7, sp, #0
 8028b1c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8028b1e:	687b      	ldr	r3, [r7, #4]
 8028b20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028b24:	b2db      	uxtb	r3, r3
}
 8028b26:	4618      	mov	r0, r3
 8028b28:	370c      	adds	r7, #12
 8028b2a:	46bd      	mov	sp, r7
 8028b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028b30:	4770      	bx	lr
	...

08028b34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8028b34:	b580      	push	{r7, lr}
 8028b36:	b088      	sub	sp, #32
 8028b38:	af00      	add	r7, sp, #0
 8028b3a:	60f8      	str	r0, [r7, #12]
 8028b3c:	60b9      	str	r1, [r7, #8]
 8028b3e:	603b      	str	r3, [r7, #0]
 8028b40:	4613      	mov	r3, r2
 8028b42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8028b44:	f7fa fd2c 	bl	80235a0 <HAL_GetTick>
 8028b48:	4602      	mov	r2, r0
 8028b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028b4c:	1a9b      	subs	r3, r3, r2
 8028b4e:	683a      	ldr	r2, [r7, #0]
 8028b50:	4413      	add	r3, r2
 8028b52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8028b54:	f7fa fd24 	bl	80235a0 <HAL_GetTick>
 8028b58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8028b5a:	4b39      	ldr	r3, [pc, #228]	; (8028c40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8028b5c:	681b      	ldr	r3, [r3, #0]
 8028b5e:	015b      	lsls	r3, r3, #5
 8028b60:	0d1b      	lsrs	r3, r3, #20
 8028b62:	69fa      	ldr	r2, [r7, #28]
 8028b64:	fb02 f303 	mul.w	r3, r2, r3
 8028b68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8028b6a:	e054      	b.n	8028c16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8028b6c:	683b      	ldr	r3, [r7, #0]
 8028b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028b72:	d050      	beq.n	8028c16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8028b74:	f7fa fd14 	bl	80235a0 <HAL_GetTick>
 8028b78:	4602      	mov	r2, r0
 8028b7a:	69bb      	ldr	r3, [r7, #24]
 8028b7c:	1ad3      	subs	r3, r2, r3
 8028b7e:	69fa      	ldr	r2, [r7, #28]
 8028b80:	429a      	cmp	r2, r3
 8028b82:	d902      	bls.n	8028b8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8028b84:	69fb      	ldr	r3, [r7, #28]
 8028b86:	2b00      	cmp	r3, #0
 8028b88:	d13d      	bne.n	8028c06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8028b8a:	68fb      	ldr	r3, [r7, #12]
 8028b8c:	681b      	ldr	r3, [r3, #0]
 8028b8e:	685a      	ldr	r2, [r3, #4]
 8028b90:	68fb      	ldr	r3, [r7, #12]
 8028b92:	681b      	ldr	r3, [r3, #0]
 8028b94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8028b98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8028b9a:	68fb      	ldr	r3, [r7, #12]
 8028b9c:	685b      	ldr	r3, [r3, #4]
 8028b9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028ba2:	d111      	bne.n	8028bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8028ba4:	68fb      	ldr	r3, [r7, #12]
 8028ba6:	689b      	ldr	r3, [r3, #8]
 8028ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8028bac:	d004      	beq.n	8028bb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8028bae:	68fb      	ldr	r3, [r7, #12]
 8028bb0:	689b      	ldr	r3, [r3, #8]
 8028bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8028bb6:	d107      	bne.n	8028bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8028bb8:	68fb      	ldr	r3, [r7, #12]
 8028bba:	681b      	ldr	r3, [r3, #0]
 8028bbc:	681a      	ldr	r2, [r3, #0]
 8028bbe:	68fb      	ldr	r3, [r7, #12]
 8028bc0:	681b      	ldr	r3, [r3, #0]
 8028bc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028bc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8028bc8:	68fb      	ldr	r3, [r7, #12]
 8028bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8028bcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8028bd0:	d10f      	bne.n	8028bf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8028bd2:	68fb      	ldr	r3, [r7, #12]
 8028bd4:	681b      	ldr	r3, [r3, #0]
 8028bd6:	681a      	ldr	r2, [r3, #0]
 8028bd8:	68fb      	ldr	r3, [r7, #12]
 8028bda:	681b      	ldr	r3, [r3, #0]
 8028bdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8028be0:	601a      	str	r2, [r3, #0]
 8028be2:	68fb      	ldr	r3, [r7, #12]
 8028be4:	681b      	ldr	r3, [r3, #0]
 8028be6:	681a      	ldr	r2, [r3, #0]
 8028be8:	68fb      	ldr	r3, [r7, #12]
 8028bea:	681b      	ldr	r3, [r3, #0]
 8028bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8028bf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8028bf2:	68fb      	ldr	r3, [r7, #12]
 8028bf4:	2201      	movs	r2, #1
 8028bf6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8028bfa:	68fb      	ldr	r3, [r7, #12]
 8028bfc:	2200      	movs	r2, #0
 8028bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8028c02:	2303      	movs	r3, #3
 8028c04:	e017      	b.n	8028c36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8028c06:	697b      	ldr	r3, [r7, #20]
 8028c08:	2b00      	cmp	r3, #0
 8028c0a:	d101      	bne.n	8028c10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8028c0c:	2300      	movs	r3, #0
 8028c0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8028c10:	697b      	ldr	r3, [r7, #20]
 8028c12:	3b01      	subs	r3, #1
 8028c14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8028c16:	68fb      	ldr	r3, [r7, #12]
 8028c18:	681b      	ldr	r3, [r3, #0]
 8028c1a:	689a      	ldr	r2, [r3, #8]
 8028c1c:	68bb      	ldr	r3, [r7, #8]
 8028c1e:	4013      	ands	r3, r2
 8028c20:	68ba      	ldr	r2, [r7, #8]
 8028c22:	429a      	cmp	r2, r3
 8028c24:	bf0c      	ite	eq
 8028c26:	2301      	moveq	r3, #1
 8028c28:	2300      	movne	r3, #0
 8028c2a:	b2db      	uxtb	r3, r3
 8028c2c:	461a      	mov	r2, r3
 8028c2e:	79fb      	ldrb	r3, [r7, #7]
 8028c30:	429a      	cmp	r2, r3
 8028c32:	d19b      	bne.n	8028b6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8028c34:	2300      	movs	r3, #0
}
 8028c36:	4618      	mov	r0, r3
 8028c38:	3720      	adds	r7, #32
 8028c3a:	46bd      	mov	sp, r7
 8028c3c:	bd80      	pop	{r7, pc}
 8028c3e:	bf00      	nop
 8028c40:	20000004 	.word	0x20000004

08028c44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8028c44:	b580      	push	{r7, lr}
 8028c46:	b086      	sub	sp, #24
 8028c48:	af02      	add	r7, sp, #8
 8028c4a:	60f8      	str	r0, [r7, #12]
 8028c4c:	60b9      	str	r1, [r7, #8]
 8028c4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8028c50:	68fb      	ldr	r3, [r7, #12]
 8028c52:	685b      	ldr	r3, [r3, #4]
 8028c54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028c58:	d111      	bne.n	8028c7e <SPI_EndRxTransaction+0x3a>
 8028c5a:	68fb      	ldr	r3, [r7, #12]
 8028c5c:	689b      	ldr	r3, [r3, #8]
 8028c5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8028c62:	d004      	beq.n	8028c6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8028c64:	68fb      	ldr	r3, [r7, #12]
 8028c66:	689b      	ldr	r3, [r3, #8]
 8028c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8028c6c:	d107      	bne.n	8028c7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8028c6e:	68fb      	ldr	r3, [r7, #12]
 8028c70:	681b      	ldr	r3, [r3, #0]
 8028c72:	681a      	ldr	r2, [r3, #0]
 8028c74:	68fb      	ldr	r3, [r7, #12]
 8028c76:	681b      	ldr	r3, [r3, #0]
 8028c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028c7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8028c7e:	68fb      	ldr	r3, [r7, #12]
 8028c80:	685b      	ldr	r3, [r3, #4]
 8028c82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028c86:	d12a      	bne.n	8028cde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8028c88:	68fb      	ldr	r3, [r7, #12]
 8028c8a:	689b      	ldr	r3, [r3, #8]
 8028c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8028c90:	d012      	beq.n	8028cb8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8028c92:	687b      	ldr	r3, [r7, #4]
 8028c94:	9300      	str	r3, [sp, #0]
 8028c96:	68bb      	ldr	r3, [r7, #8]
 8028c98:	2200      	movs	r2, #0
 8028c9a:	2180      	movs	r1, #128	; 0x80
 8028c9c:	68f8      	ldr	r0, [r7, #12]
 8028c9e:	f7ff ff49 	bl	8028b34 <SPI_WaitFlagStateUntilTimeout>
 8028ca2:	4603      	mov	r3, r0
 8028ca4:	2b00      	cmp	r3, #0
 8028ca6:	d02d      	beq.n	8028d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8028ca8:	68fb      	ldr	r3, [r7, #12]
 8028caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028cac:	f043 0220 	orr.w	r2, r3, #32
 8028cb0:	68fb      	ldr	r3, [r7, #12]
 8028cb2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8028cb4:	2303      	movs	r3, #3
 8028cb6:	e026      	b.n	8028d06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8028cb8:	687b      	ldr	r3, [r7, #4]
 8028cba:	9300      	str	r3, [sp, #0]
 8028cbc:	68bb      	ldr	r3, [r7, #8]
 8028cbe:	2200      	movs	r2, #0
 8028cc0:	2101      	movs	r1, #1
 8028cc2:	68f8      	ldr	r0, [r7, #12]
 8028cc4:	f7ff ff36 	bl	8028b34 <SPI_WaitFlagStateUntilTimeout>
 8028cc8:	4603      	mov	r3, r0
 8028cca:	2b00      	cmp	r3, #0
 8028ccc:	d01a      	beq.n	8028d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8028cce:	68fb      	ldr	r3, [r7, #12]
 8028cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028cd2:	f043 0220 	orr.w	r2, r3, #32
 8028cd6:	68fb      	ldr	r3, [r7, #12]
 8028cd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8028cda:	2303      	movs	r3, #3
 8028cdc:	e013      	b.n	8028d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8028cde:	687b      	ldr	r3, [r7, #4]
 8028ce0:	9300      	str	r3, [sp, #0]
 8028ce2:	68bb      	ldr	r3, [r7, #8]
 8028ce4:	2200      	movs	r2, #0
 8028ce6:	2101      	movs	r1, #1
 8028ce8:	68f8      	ldr	r0, [r7, #12]
 8028cea:	f7ff ff23 	bl	8028b34 <SPI_WaitFlagStateUntilTimeout>
 8028cee:	4603      	mov	r3, r0
 8028cf0:	2b00      	cmp	r3, #0
 8028cf2:	d007      	beq.n	8028d04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8028cf4:	68fb      	ldr	r3, [r7, #12]
 8028cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028cf8:	f043 0220 	orr.w	r2, r3, #32
 8028cfc:	68fb      	ldr	r3, [r7, #12]
 8028cfe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8028d00:	2303      	movs	r3, #3
 8028d02:	e000      	b.n	8028d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8028d04:	2300      	movs	r3, #0
}
 8028d06:	4618      	mov	r0, r3
 8028d08:	3710      	adds	r7, #16
 8028d0a:	46bd      	mov	sp, r7
 8028d0c:	bd80      	pop	{r7, pc}
	...

08028d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8028d10:	b580      	push	{r7, lr}
 8028d12:	b088      	sub	sp, #32
 8028d14:	af02      	add	r7, sp, #8
 8028d16:	60f8      	str	r0, [r7, #12]
 8028d18:	60b9      	str	r1, [r7, #8]
 8028d1a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8028d1c:	4b1b      	ldr	r3, [pc, #108]	; (8028d8c <SPI_EndRxTxTransaction+0x7c>)
 8028d1e:	681b      	ldr	r3, [r3, #0]
 8028d20:	4a1b      	ldr	r2, [pc, #108]	; (8028d90 <SPI_EndRxTxTransaction+0x80>)
 8028d22:	fba2 2303 	umull	r2, r3, r2, r3
 8028d26:	0d5b      	lsrs	r3, r3, #21
 8028d28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8028d2c:	fb02 f303 	mul.w	r3, r2, r3
 8028d30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8028d32:	68fb      	ldr	r3, [r7, #12]
 8028d34:	685b      	ldr	r3, [r3, #4]
 8028d36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028d3a:	d112      	bne.n	8028d62 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8028d3c:	687b      	ldr	r3, [r7, #4]
 8028d3e:	9300      	str	r3, [sp, #0]
 8028d40:	68bb      	ldr	r3, [r7, #8]
 8028d42:	2200      	movs	r2, #0
 8028d44:	2180      	movs	r1, #128	; 0x80
 8028d46:	68f8      	ldr	r0, [r7, #12]
 8028d48:	f7ff fef4 	bl	8028b34 <SPI_WaitFlagStateUntilTimeout>
 8028d4c:	4603      	mov	r3, r0
 8028d4e:	2b00      	cmp	r3, #0
 8028d50:	d016      	beq.n	8028d80 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8028d52:	68fb      	ldr	r3, [r7, #12]
 8028d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028d56:	f043 0220 	orr.w	r2, r3, #32
 8028d5a:	68fb      	ldr	r3, [r7, #12]
 8028d5c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8028d5e:	2303      	movs	r3, #3
 8028d60:	e00f      	b.n	8028d82 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8028d62:	697b      	ldr	r3, [r7, #20]
 8028d64:	2b00      	cmp	r3, #0
 8028d66:	d00a      	beq.n	8028d7e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8028d68:	697b      	ldr	r3, [r7, #20]
 8028d6a:	3b01      	subs	r3, #1
 8028d6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8028d6e:	68fb      	ldr	r3, [r7, #12]
 8028d70:	681b      	ldr	r3, [r3, #0]
 8028d72:	689b      	ldr	r3, [r3, #8]
 8028d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028d78:	2b80      	cmp	r3, #128	; 0x80
 8028d7a:	d0f2      	beq.n	8028d62 <SPI_EndRxTxTransaction+0x52>
 8028d7c:	e000      	b.n	8028d80 <SPI_EndRxTxTransaction+0x70>
        break;
 8028d7e:	bf00      	nop
  }

  return HAL_OK;
 8028d80:	2300      	movs	r3, #0
}
 8028d82:	4618      	mov	r0, r3
 8028d84:	3718      	adds	r7, #24
 8028d86:	46bd      	mov	sp, r7
 8028d88:	bd80      	pop	{r7, pc}
 8028d8a:	bf00      	nop
 8028d8c:	20000004 	.word	0x20000004
 8028d90:	165e9f81 	.word	0x165e9f81

08028d94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8028d94:	b580      	push	{r7, lr}
 8028d96:	b082      	sub	sp, #8
 8028d98:	af00      	add	r7, sp, #0
 8028d9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8028d9c:	687b      	ldr	r3, [r7, #4]
 8028d9e:	2b00      	cmp	r3, #0
 8028da0:	d101      	bne.n	8028da6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8028da2:	2301      	movs	r3, #1
 8028da4:	e041      	b.n	8028e2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8028da6:	687b      	ldr	r3, [r7, #4]
 8028da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028dac:	b2db      	uxtb	r3, r3
 8028dae:	2b00      	cmp	r3, #0
 8028db0:	d106      	bne.n	8028dc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8028db2:	687b      	ldr	r3, [r7, #4]
 8028db4:	2200      	movs	r2, #0
 8028db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8028dba:	6878      	ldr	r0, [r7, #4]
 8028dbc:	f7f8 fea6 	bl	8021b0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028dc0:	687b      	ldr	r3, [r7, #4]
 8028dc2:	2202      	movs	r2, #2
 8028dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8028dc8:	687b      	ldr	r3, [r7, #4]
 8028dca:	681a      	ldr	r2, [r3, #0]
 8028dcc:	687b      	ldr	r3, [r7, #4]
 8028dce:	3304      	adds	r3, #4
 8028dd0:	4619      	mov	r1, r3
 8028dd2:	4610      	mov	r0, r2
 8028dd4:	f000 fa96 	bl	8029304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8028dd8:	687b      	ldr	r3, [r7, #4]
 8028dda:	2201      	movs	r2, #1
 8028ddc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028de0:	687b      	ldr	r3, [r7, #4]
 8028de2:	2201      	movs	r2, #1
 8028de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8028de8:	687b      	ldr	r3, [r7, #4]
 8028dea:	2201      	movs	r2, #1
 8028dec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8028df0:	687b      	ldr	r3, [r7, #4]
 8028df2:	2201      	movs	r2, #1
 8028df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8028df8:	687b      	ldr	r3, [r7, #4]
 8028dfa:	2201      	movs	r2, #1
 8028dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028e00:	687b      	ldr	r3, [r7, #4]
 8028e02:	2201      	movs	r2, #1
 8028e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8028e08:	687b      	ldr	r3, [r7, #4]
 8028e0a:	2201      	movs	r2, #1
 8028e0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8028e10:	687b      	ldr	r3, [r7, #4]
 8028e12:	2201      	movs	r2, #1
 8028e14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8028e18:	687b      	ldr	r3, [r7, #4]
 8028e1a:	2201      	movs	r2, #1
 8028e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8028e20:	687b      	ldr	r3, [r7, #4]
 8028e22:	2201      	movs	r2, #1
 8028e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8028e28:	2300      	movs	r3, #0
}
 8028e2a:	4618      	mov	r0, r3
 8028e2c:	3708      	adds	r7, #8
 8028e2e:	46bd      	mov	sp, r7
 8028e30:	bd80      	pop	{r7, pc}
	...

08028e34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8028e34:	b480      	push	{r7}
 8028e36:	b085      	sub	sp, #20
 8028e38:	af00      	add	r7, sp, #0
 8028e3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8028e3c:	687b      	ldr	r3, [r7, #4]
 8028e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028e42:	b2db      	uxtb	r3, r3
 8028e44:	2b01      	cmp	r3, #1
 8028e46:	d001      	beq.n	8028e4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8028e48:	2301      	movs	r3, #1
 8028e4a:	e04e      	b.n	8028eea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028e4c:	687b      	ldr	r3, [r7, #4]
 8028e4e:	2202      	movs	r2, #2
 8028e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8028e54:	687b      	ldr	r3, [r7, #4]
 8028e56:	681b      	ldr	r3, [r3, #0]
 8028e58:	68da      	ldr	r2, [r3, #12]
 8028e5a:	687b      	ldr	r3, [r7, #4]
 8028e5c:	681b      	ldr	r3, [r3, #0]
 8028e5e:	f042 0201 	orr.w	r2, r2, #1
 8028e62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028e64:	687b      	ldr	r3, [r7, #4]
 8028e66:	681b      	ldr	r3, [r3, #0]
 8028e68:	4a23      	ldr	r2, [pc, #140]	; (8028ef8 <HAL_TIM_Base_Start_IT+0xc4>)
 8028e6a:	4293      	cmp	r3, r2
 8028e6c:	d022      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028e6e:	687b      	ldr	r3, [r7, #4]
 8028e70:	681b      	ldr	r3, [r3, #0]
 8028e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028e76:	d01d      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028e78:	687b      	ldr	r3, [r7, #4]
 8028e7a:	681b      	ldr	r3, [r3, #0]
 8028e7c:	4a1f      	ldr	r2, [pc, #124]	; (8028efc <HAL_TIM_Base_Start_IT+0xc8>)
 8028e7e:	4293      	cmp	r3, r2
 8028e80:	d018      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028e82:	687b      	ldr	r3, [r7, #4]
 8028e84:	681b      	ldr	r3, [r3, #0]
 8028e86:	4a1e      	ldr	r2, [pc, #120]	; (8028f00 <HAL_TIM_Base_Start_IT+0xcc>)
 8028e88:	4293      	cmp	r3, r2
 8028e8a:	d013      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028e8c:	687b      	ldr	r3, [r7, #4]
 8028e8e:	681b      	ldr	r3, [r3, #0]
 8028e90:	4a1c      	ldr	r2, [pc, #112]	; (8028f04 <HAL_TIM_Base_Start_IT+0xd0>)
 8028e92:	4293      	cmp	r3, r2
 8028e94:	d00e      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028e96:	687b      	ldr	r3, [r7, #4]
 8028e98:	681b      	ldr	r3, [r3, #0]
 8028e9a:	4a1b      	ldr	r2, [pc, #108]	; (8028f08 <HAL_TIM_Base_Start_IT+0xd4>)
 8028e9c:	4293      	cmp	r3, r2
 8028e9e:	d009      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028ea0:	687b      	ldr	r3, [r7, #4]
 8028ea2:	681b      	ldr	r3, [r3, #0]
 8028ea4:	4a19      	ldr	r2, [pc, #100]	; (8028f0c <HAL_TIM_Base_Start_IT+0xd8>)
 8028ea6:	4293      	cmp	r3, r2
 8028ea8:	d004      	beq.n	8028eb4 <HAL_TIM_Base_Start_IT+0x80>
 8028eaa:	687b      	ldr	r3, [r7, #4]
 8028eac:	681b      	ldr	r3, [r3, #0]
 8028eae:	4a18      	ldr	r2, [pc, #96]	; (8028f10 <HAL_TIM_Base_Start_IT+0xdc>)
 8028eb0:	4293      	cmp	r3, r2
 8028eb2:	d111      	bne.n	8028ed8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8028eb4:	687b      	ldr	r3, [r7, #4]
 8028eb6:	681b      	ldr	r3, [r3, #0]
 8028eb8:	689b      	ldr	r3, [r3, #8]
 8028eba:	f003 0307 	and.w	r3, r3, #7
 8028ebe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8028ec0:	68fb      	ldr	r3, [r7, #12]
 8028ec2:	2b06      	cmp	r3, #6
 8028ec4:	d010      	beq.n	8028ee8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8028ec6:	687b      	ldr	r3, [r7, #4]
 8028ec8:	681b      	ldr	r3, [r3, #0]
 8028eca:	681a      	ldr	r2, [r3, #0]
 8028ecc:	687b      	ldr	r3, [r7, #4]
 8028ece:	681b      	ldr	r3, [r3, #0]
 8028ed0:	f042 0201 	orr.w	r2, r2, #1
 8028ed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8028ed6:	e007      	b.n	8028ee8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8028ed8:	687b      	ldr	r3, [r7, #4]
 8028eda:	681b      	ldr	r3, [r3, #0]
 8028edc:	681a      	ldr	r2, [r3, #0]
 8028ede:	687b      	ldr	r3, [r7, #4]
 8028ee0:	681b      	ldr	r3, [r3, #0]
 8028ee2:	f042 0201 	orr.w	r2, r2, #1
 8028ee6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8028ee8:	2300      	movs	r3, #0
}
 8028eea:	4618      	mov	r0, r3
 8028eec:	3714      	adds	r7, #20
 8028eee:	46bd      	mov	sp, r7
 8028ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028ef4:	4770      	bx	lr
 8028ef6:	bf00      	nop
 8028ef8:	40010000 	.word	0x40010000
 8028efc:	40000400 	.word	0x40000400
 8028f00:	40000800 	.word	0x40000800
 8028f04:	40000c00 	.word	0x40000c00
 8028f08:	40010400 	.word	0x40010400
 8028f0c:	40014000 	.word	0x40014000
 8028f10:	40001800 	.word	0x40001800

08028f14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8028f14:	b580      	push	{r7, lr}
 8028f16:	b082      	sub	sp, #8
 8028f18:	af00      	add	r7, sp, #0
 8028f1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8028f1c:	687b      	ldr	r3, [r7, #4]
 8028f1e:	681b      	ldr	r3, [r3, #0]
 8028f20:	691b      	ldr	r3, [r3, #16]
 8028f22:	f003 0302 	and.w	r3, r3, #2
 8028f26:	2b02      	cmp	r3, #2
 8028f28:	d122      	bne.n	8028f70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8028f2a:	687b      	ldr	r3, [r7, #4]
 8028f2c:	681b      	ldr	r3, [r3, #0]
 8028f2e:	68db      	ldr	r3, [r3, #12]
 8028f30:	f003 0302 	and.w	r3, r3, #2
 8028f34:	2b02      	cmp	r3, #2
 8028f36:	d11b      	bne.n	8028f70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8028f38:	687b      	ldr	r3, [r7, #4]
 8028f3a:	681b      	ldr	r3, [r3, #0]
 8028f3c:	f06f 0202 	mvn.w	r2, #2
 8028f40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8028f42:	687b      	ldr	r3, [r7, #4]
 8028f44:	2201      	movs	r2, #1
 8028f46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8028f48:	687b      	ldr	r3, [r7, #4]
 8028f4a:	681b      	ldr	r3, [r3, #0]
 8028f4c:	699b      	ldr	r3, [r3, #24]
 8028f4e:	f003 0303 	and.w	r3, r3, #3
 8028f52:	2b00      	cmp	r3, #0
 8028f54:	d003      	beq.n	8028f5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8028f56:	6878      	ldr	r0, [r7, #4]
 8028f58:	f000 f9b5 	bl	80292c6 <HAL_TIM_IC_CaptureCallback>
 8028f5c:	e005      	b.n	8028f6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8028f5e:	6878      	ldr	r0, [r7, #4]
 8028f60:	f000 f9a7 	bl	80292b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028f64:	6878      	ldr	r0, [r7, #4]
 8028f66:	f000 f9b8 	bl	80292da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028f6a:	687b      	ldr	r3, [r7, #4]
 8028f6c:	2200      	movs	r2, #0
 8028f6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8028f70:	687b      	ldr	r3, [r7, #4]
 8028f72:	681b      	ldr	r3, [r3, #0]
 8028f74:	691b      	ldr	r3, [r3, #16]
 8028f76:	f003 0304 	and.w	r3, r3, #4
 8028f7a:	2b04      	cmp	r3, #4
 8028f7c:	d122      	bne.n	8028fc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8028f7e:	687b      	ldr	r3, [r7, #4]
 8028f80:	681b      	ldr	r3, [r3, #0]
 8028f82:	68db      	ldr	r3, [r3, #12]
 8028f84:	f003 0304 	and.w	r3, r3, #4
 8028f88:	2b04      	cmp	r3, #4
 8028f8a:	d11b      	bne.n	8028fc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8028f8c:	687b      	ldr	r3, [r7, #4]
 8028f8e:	681b      	ldr	r3, [r3, #0]
 8028f90:	f06f 0204 	mvn.w	r2, #4
 8028f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8028f96:	687b      	ldr	r3, [r7, #4]
 8028f98:	2202      	movs	r2, #2
 8028f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8028f9c:	687b      	ldr	r3, [r7, #4]
 8028f9e:	681b      	ldr	r3, [r3, #0]
 8028fa0:	699b      	ldr	r3, [r3, #24]
 8028fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8028fa6:	2b00      	cmp	r3, #0
 8028fa8:	d003      	beq.n	8028fb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8028faa:	6878      	ldr	r0, [r7, #4]
 8028fac:	f000 f98b 	bl	80292c6 <HAL_TIM_IC_CaptureCallback>
 8028fb0:	e005      	b.n	8028fbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8028fb2:	6878      	ldr	r0, [r7, #4]
 8028fb4:	f000 f97d 	bl	80292b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028fb8:	6878      	ldr	r0, [r7, #4]
 8028fba:	f000 f98e 	bl	80292da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028fbe:	687b      	ldr	r3, [r7, #4]
 8028fc0:	2200      	movs	r2, #0
 8028fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8028fc4:	687b      	ldr	r3, [r7, #4]
 8028fc6:	681b      	ldr	r3, [r3, #0]
 8028fc8:	691b      	ldr	r3, [r3, #16]
 8028fca:	f003 0308 	and.w	r3, r3, #8
 8028fce:	2b08      	cmp	r3, #8
 8028fd0:	d122      	bne.n	8029018 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8028fd2:	687b      	ldr	r3, [r7, #4]
 8028fd4:	681b      	ldr	r3, [r3, #0]
 8028fd6:	68db      	ldr	r3, [r3, #12]
 8028fd8:	f003 0308 	and.w	r3, r3, #8
 8028fdc:	2b08      	cmp	r3, #8
 8028fde:	d11b      	bne.n	8029018 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8028fe0:	687b      	ldr	r3, [r7, #4]
 8028fe2:	681b      	ldr	r3, [r3, #0]
 8028fe4:	f06f 0208 	mvn.w	r2, #8
 8028fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8028fea:	687b      	ldr	r3, [r7, #4]
 8028fec:	2204      	movs	r2, #4
 8028fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8028ff0:	687b      	ldr	r3, [r7, #4]
 8028ff2:	681b      	ldr	r3, [r3, #0]
 8028ff4:	69db      	ldr	r3, [r3, #28]
 8028ff6:	f003 0303 	and.w	r3, r3, #3
 8028ffa:	2b00      	cmp	r3, #0
 8028ffc:	d003      	beq.n	8029006 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8028ffe:	6878      	ldr	r0, [r7, #4]
 8029000:	f000 f961 	bl	80292c6 <HAL_TIM_IC_CaptureCallback>
 8029004:	e005      	b.n	8029012 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8029006:	6878      	ldr	r0, [r7, #4]
 8029008:	f000 f953 	bl	80292b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802900c:	6878      	ldr	r0, [r7, #4]
 802900e:	f000 f964 	bl	80292da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029012:	687b      	ldr	r3, [r7, #4]
 8029014:	2200      	movs	r2, #0
 8029016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8029018:	687b      	ldr	r3, [r7, #4]
 802901a:	681b      	ldr	r3, [r3, #0]
 802901c:	691b      	ldr	r3, [r3, #16]
 802901e:	f003 0310 	and.w	r3, r3, #16
 8029022:	2b10      	cmp	r3, #16
 8029024:	d122      	bne.n	802906c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8029026:	687b      	ldr	r3, [r7, #4]
 8029028:	681b      	ldr	r3, [r3, #0]
 802902a:	68db      	ldr	r3, [r3, #12]
 802902c:	f003 0310 	and.w	r3, r3, #16
 8029030:	2b10      	cmp	r3, #16
 8029032:	d11b      	bne.n	802906c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8029034:	687b      	ldr	r3, [r7, #4]
 8029036:	681b      	ldr	r3, [r3, #0]
 8029038:	f06f 0210 	mvn.w	r2, #16
 802903c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802903e:	687b      	ldr	r3, [r7, #4]
 8029040:	2208      	movs	r2, #8
 8029042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8029044:	687b      	ldr	r3, [r7, #4]
 8029046:	681b      	ldr	r3, [r3, #0]
 8029048:	69db      	ldr	r3, [r3, #28]
 802904a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802904e:	2b00      	cmp	r3, #0
 8029050:	d003      	beq.n	802905a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029052:	6878      	ldr	r0, [r7, #4]
 8029054:	f000 f937 	bl	80292c6 <HAL_TIM_IC_CaptureCallback>
 8029058:	e005      	b.n	8029066 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 802905a:	6878      	ldr	r0, [r7, #4]
 802905c:	f000 f929 	bl	80292b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029060:	6878      	ldr	r0, [r7, #4]
 8029062:	f000 f93a 	bl	80292da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029066:	687b      	ldr	r3, [r7, #4]
 8029068:	2200      	movs	r2, #0
 802906a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 802906c:	687b      	ldr	r3, [r7, #4]
 802906e:	681b      	ldr	r3, [r3, #0]
 8029070:	691b      	ldr	r3, [r3, #16]
 8029072:	f003 0301 	and.w	r3, r3, #1
 8029076:	2b01      	cmp	r3, #1
 8029078:	d10e      	bne.n	8029098 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 802907a:	687b      	ldr	r3, [r7, #4]
 802907c:	681b      	ldr	r3, [r3, #0]
 802907e:	68db      	ldr	r3, [r3, #12]
 8029080:	f003 0301 	and.w	r3, r3, #1
 8029084:	2b01      	cmp	r3, #1
 8029086:	d107      	bne.n	8029098 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8029088:	687b      	ldr	r3, [r7, #4]
 802908a:	681b      	ldr	r3, [r3, #0]
 802908c:	f06f 0201 	mvn.w	r2, #1
 8029090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8029092:	6878      	ldr	r0, [r7, #4]
 8029094:	f7f7 fee2 	bl	8020e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8029098:	687b      	ldr	r3, [r7, #4]
 802909a:	681b      	ldr	r3, [r3, #0]
 802909c:	691b      	ldr	r3, [r3, #16]
 802909e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80290a2:	2b80      	cmp	r3, #128	; 0x80
 80290a4:	d10e      	bne.n	80290c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80290a6:	687b      	ldr	r3, [r7, #4]
 80290a8:	681b      	ldr	r3, [r3, #0]
 80290aa:	68db      	ldr	r3, [r3, #12]
 80290ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80290b0:	2b80      	cmp	r3, #128	; 0x80
 80290b2:	d107      	bne.n	80290c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80290b4:	687b      	ldr	r3, [r7, #4]
 80290b6:	681b      	ldr	r3, [r3, #0]
 80290b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80290bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80290be:	6878      	ldr	r0, [r7, #4]
 80290c0:	f000 fae0 	bl	8029684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80290c4:	687b      	ldr	r3, [r7, #4]
 80290c6:	681b      	ldr	r3, [r3, #0]
 80290c8:	691b      	ldr	r3, [r3, #16]
 80290ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80290ce:	2b40      	cmp	r3, #64	; 0x40
 80290d0:	d10e      	bne.n	80290f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80290d2:	687b      	ldr	r3, [r7, #4]
 80290d4:	681b      	ldr	r3, [r3, #0]
 80290d6:	68db      	ldr	r3, [r3, #12]
 80290d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80290dc:	2b40      	cmp	r3, #64	; 0x40
 80290de:	d107      	bne.n	80290f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80290e0:	687b      	ldr	r3, [r7, #4]
 80290e2:	681b      	ldr	r3, [r3, #0]
 80290e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80290e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80290ea:	6878      	ldr	r0, [r7, #4]
 80290ec:	f000 f8ff 	bl	80292ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80290f0:	687b      	ldr	r3, [r7, #4]
 80290f2:	681b      	ldr	r3, [r3, #0]
 80290f4:	691b      	ldr	r3, [r3, #16]
 80290f6:	f003 0320 	and.w	r3, r3, #32
 80290fa:	2b20      	cmp	r3, #32
 80290fc:	d10e      	bne.n	802911c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80290fe:	687b      	ldr	r3, [r7, #4]
 8029100:	681b      	ldr	r3, [r3, #0]
 8029102:	68db      	ldr	r3, [r3, #12]
 8029104:	f003 0320 	and.w	r3, r3, #32
 8029108:	2b20      	cmp	r3, #32
 802910a:	d107      	bne.n	802911c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 802910c:	687b      	ldr	r3, [r7, #4]
 802910e:	681b      	ldr	r3, [r3, #0]
 8029110:	f06f 0220 	mvn.w	r2, #32
 8029114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8029116:	6878      	ldr	r0, [r7, #4]
 8029118:	f000 faaa 	bl	8029670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 802911c:	bf00      	nop
 802911e:	3708      	adds	r7, #8
 8029120:	46bd      	mov	sp, r7
 8029122:	bd80      	pop	{r7, pc}

08029124 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8029124:	b580      	push	{r7, lr}
 8029126:	b084      	sub	sp, #16
 8029128:	af00      	add	r7, sp, #0
 802912a:	6078      	str	r0, [r7, #4]
 802912c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802912e:	2300      	movs	r3, #0
 8029130:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8029132:	687b      	ldr	r3, [r7, #4]
 8029134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029138:	2b01      	cmp	r3, #1
 802913a:	d101      	bne.n	8029140 <HAL_TIM_ConfigClockSource+0x1c>
 802913c:	2302      	movs	r3, #2
 802913e:	e0b4      	b.n	80292aa <HAL_TIM_ConfigClockSource+0x186>
 8029140:	687b      	ldr	r3, [r7, #4]
 8029142:	2201      	movs	r2, #1
 8029144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8029148:	687b      	ldr	r3, [r7, #4]
 802914a:	2202      	movs	r2, #2
 802914c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8029150:	687b      	ldr	r3, [r7, #4]
 8029152:	681b      	ldr	r3, [r3, #0]
 8029154:	689b      	ldr	r3, [r3, #8]
 8029156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8029158:	68bb      	ldr	r3, [r7, #8]
 802915a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 802915e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8029160:	68bb      	ldr	r3, [r7, #8]
 8029162:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8029166:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8029168:	687b      	ldr	r3, [r7, #4]
 802916a:	681b      	ldr	r3, [r3, #0]
 802916c:	68ba      	ldr	r2, [r7, #8]
 802916e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8029170:	683b      	ldr	r3, [r7, #0]
 8029172:	681b      	ldr	r3, [r3, #0]
 8029174:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8029178:	d03e      	beq.n	80291f8 <HAL_TIM_ConfigClockSource+0xd4>
 802917a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802917e:	f200 8087 	bhi.w	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 8029182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8029186:	f000 8086 	beq.w	8029296 <HAL_TIM_ConfigClockSource+0x172>
 802918a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802918e:	d87f      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 8029190:	2b70      	cmp	r3, #112	; 0x70
 8029192:	d01a      	beq.n	80291ca <HAL_TIM_ConfigClockSource+0xa6>
 8029194:	2b70      	cmp	r3, #112	; 0x70
 8029196:	d87b      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 8029198:	2b60      	cmp	r3, #96	; 0x60
 802919a:	d050      	beq.n	802923e <HAL_TIM_ConfigClockSource+0x11a>
 802919c:	2b60      	cmp	r3, #96	; 0x60
 802919e:	d877      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 80291a0:	2b50      	cmp	r3, #80	; 0x50
 80291a2:	d03c      	beq.n	802921e <HAL_TIM_ConfigClockSource+0xfa>
 80291a4:	2b50      	cmp	r3, #80	; 0x50
 80291a6:	d873      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 80291a8:	2b40      	cmp	r3, #64	; 0x40
 80291aa:	d058      	beq.n	802925e <HAL_TIM_ConfigClockSource+0x13a>
 80291ac:	2b40      	cmp	r3, #64	; 0x40
 80291ae:	d86f      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 80291b0:	2b30      	cmp	r3, #48	; 0x30
 80291b2:	d064      	beq.n	802927e <HAL_TIM_ConfigClockSource+0x15a>
 80291b4:	2b30      	cmp	r3, #48	; 0x30
 80291b6:	d86b      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 80291b8:	2b20      	cmp	r3, #32
 80291ba:	d060      	beq.n	802927e <HAL_TIM_ConfigClockSource+0x15a>
 80291bc:	2b20      	cmp	r3, #32
 80291be:	d867      	bhi.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
 80291c0:	2b00      	cmp	r3, #0
 80291c2:	d05c      	beq.n	802927e <HAL_TIM_ConfigClockSource+0x15a>
 80291c4:	2b10      	cmp	r3, #16
 80291c6:	d05a      	beq.n	802927e <HAL_TIM_ConfigClockSource+0x15a>
 80291c8:	e062      	b.n	8029290 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80291ca:	687b      	ldr	r3, [r7, #4]
 80291cc:	6818      	ldr	r0, [r3, #0]
 80291ce:	683b      	ldr	r3, [r7, #0]
 80291d0:	6899      	ldr	r1, [r3, #8]
 80291d2:	683b      	ldr	r3, [r7, #0]
 80291d4:	685a      	ldr	r2, [r3, #4]
 80291d6:	683b      	ldr	r3, [r7, #0]
 80291d8:	68db      	ldr	r3, [r3, #12]
 80291da:	f000 f9ad 	bl	8029538 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80291de:	687b      	ldr	r3, [r7, #4]
 80291e0:	681b      	ldr	r3, [r3, #0]
 80291e2:	689b      	ldr	r3, [r3, #8]
 80291e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80291e6:	68bb      	ldr	r3, [r7, #8]
 80291e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80291ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80291ee:	687b      	ldr	r3, [r7, #4]
 80291f0:	681b      	ldr	r3, [r3, #0]
 80291f2:	68ba      	ldr	r2, [r7, #8]
 80291f4:	609a      	str	r2, [r3, #8]
      break;
 80291f6:	e04f      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80291f8:	687b      	ldr	r3, [r7, #4]
 80291fa:	6818      	ldr	r0, [r3, #0]
 80291fc:	683b      	ldr	r3, [r7, #0]
 80291fe:	6899      	ldr	r1, [r3, #8]
 8029200:	683b      	ldr	r3, [r7, #0]
 8029202:	685a      	ldr	r2, [r3, #4]
 8029204:	683b      	ldr	r3, [r7, #0]
 8029206:	68db      	ldr	r3, [r3, #12]
 8029208:	f000 f996 	bl	8029538 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 802920c:	687b      	ldr	r3, [r7, #4]
 802920e:	681b      	ldr	r3, [r3, #0]
 8029210:	689a      	ldr	r2, [r3, #8]
 8029212:	687b      	ldr	r3, [r7, #4]
 8029214:	681b      	ldr	r3, [r3, #0]
 8029216:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802921a:	609a      	str	r2, [r3, #8]
      break;
 802921c:	e03c      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 802921e:	687b      	ldr	r3, [r7, #4]
 8029220:	6818      	ldr	r0, [r3, #0]
 8029222:	683b      	ldr	r3, [r7, #0]
 8029224:	6859      	ldr	r1, [r3, #4]
 8029226:	683b      	ldr	r3, [r7, #0]
 8029228:	68db      	ldr	r3, [r3, #12]
 802922a:	461a      	mov	r2, r3
 802922c:	f000 f90a 	bl	8029444 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8029230:	687b      	ldr	r3, [r7, #4]
 8029232:	681b      	ldr	r3, [r3, #0]
 8029234:	2150      	movs	r1, #80	; 0x50
 8029236:	4618      	mov	r0, r3
 8029238:	f000 f963 	bl	8029502 <TIM_ITRx_SetConfig>
      break;
 802923c:	e02c      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 802923e:	687b      	ldr	r3, [r7, #4]
 8029240:	6818      	ldr	r0, [r3, #0]
 8029242:	683b      	ldr	r3, [r7, #0]
 8029244:	6859      	ldr	r1, [r3, #4]
 8029246:	683b      	ldr	r3, [r7, #0]
 8029248:	68db      	ldr	r3, [r3, #12]
 802924a:	461a      	mov	r2, r3
 802924c:	f000 f929 	bl	80294a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8029250:	687b      	ldr	r3, [r7, #4]
 8029252:	681b      	ldr	r3, [r3, #0]
 8029254:	2160      	movs	r1, #96	; 0x60
 8029256:	4618      	mov	r0, r3
 8029258:	f000 f953 	bl	8029502 <TIM_ITRx_SetConfig>
      break;
 802925c:	e01c      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 802925e:	687b      	ldr	r3, [r7, #4]
 8029260:	6818      	ldr	r0, [r3, #0]
 8029262:	683b      	ldr	r3, [r7, #0]
 8029264:	6859      	ldr	r1, [r3, #4]
 8029266:	683b      	ldr	r3, [r7, #0]
 8029268:	68db      	ldr	r3, [r3, #12]
 802926a:	461a      	mov	r2, r3
 802926c:	f000 f8ea 	bl	8029444 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8029270:	687b      	ldr	r3, [r7, #4]
 8029272:	681b      	ldr	r3, [r3, #0]
 8029274:	2140      	movs	r1, #64	; 0x40
 8029276:	4618      	mov	r0, r3
 8029278:	f000 f943 	bl	8029502 <TIM_ITRx_SetConfig>
      break;
 802927c:	e00c      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 802927e:	687b      	ldr	r3, [r7, #4]
 8029280:	681a      	ldr	r2, [r3, #0]
 8029282:	683b      	ldr	r3, [r7, #0]
 8029284:	681b      	ldr	r3, [r3, #0]
 8029286:	4619      	mov	r1, r3
 8029288:	4610      	mov	r0, r2
 802928a:	f000 f93a 	bl	8029502 <TIM_ITRx_SetConfig>
      break;
 802928e:	e003      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8029290:	2301      	movs	r3, #1
 8029292:	73fb      	strb	r3, [r7, #15]
      break;
 8029294:	e000      	b.n	8029298 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8029296:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8029298:	687b      	ldr	r3, [r7, #4]
 802929a:	2201      	movs	r2, #1
 802929c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80292a0:	687b      	ldr	r3, [r7, #4]
 80292a2:	2200      	movs	r2, #0
 80292a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80292a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80292aa:	4618      	mov	r0, r3
 80292ac:	3710      	adds	r7, #16
 80292ae:	46bd      	mov	sp, r7
 80292b0:	bd80      	pop	{r7, pc}

080292b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80292b2:	b480      	push	{r7}
 80292b4:	b083      	sub	sp, #12
 80292b6:	af00      	add	r7, sp, #0
 80292b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80292ba:	bf00      	nop
 80292bc:	370c      	adds	r7, #12
 80292be:	46bd      	mov	sp, r7
 80292c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80292c4:	4770      	bx	lr

080292c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80292c6:	b480      	push	{r7}
 80292c8:	b083      	sub	sp, #12
 80292ca:	af00      	add	r7, sp, #0
 80292cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80292ce:	bf00      	nop
 80292d0:	370c      	adds	r7, #12
 80292d2:	46bd      	mov	sp, r7
 80292d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80292d8:	4770      	bx	lr

080292da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80292da:	b480      	push	{r7}
 80292dc:	b083      	sub	sp, #12
 80292de:	af00      	add	r7, sp, #0
 80292e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80292e2:	bf00      	nop
 80292e4:	370c      	adds	r7, #12
 80292e6:	46bd      	mov	sp, r7
 80292e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80292ec:	4770      	bx	lr

080292ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80292ee:	b480      	push	{r7}
 80292f0:	b083      	sub	sp, #12
 80292f2:	af00      	add	r7, sp, #0
 80292f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80292f6:	bf00      	nop
 80292f8:	370c      	adds	r7, #12
 80292fa:	46bd      	mov	sp, r7
 80292fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029300:	4770      	bx	lr
	...

08029304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8029304:	b480      	push	{r7}
 8029306:	b085      	sub	sp, #20
 8029308:	af00      	add	r7, sp, #0
 802930a:	6078      	str	r0, [r7, #4]
 802930c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 802930e:	687b      	ldr	r3, [r7, #4]
 8029310:	681b      	ldr	r3, [r3, #0]
 8029312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8029314:	687b      	ldr	r3, [r7, #4]
 8029316:	4a40      	ldr	r2, [pc, #256]	; (8029418 <TIM_Base_SetConfig+0x114>)
 8029318:	4293      	cmp	r3, r2
 802931a:	d013      	beq.n	8029344 <TIM_Base_SetConfig+0x40>
 802931c:	687b      	ldr	r3, [r7, #4]
 802931e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029322:	d00f      	beq.n	8029344 <TIM_Base_SetConfig+0x40>
 8029324:	687b      	ldr	r3, [r7, #4]
 8029326:	4a3d      	ldr	r2, [pc, #244]	; (802941c <TIM_Base_SetConfig+0x118>)
 8029328:	4293      	cmp	r3, r2
 802932a:	d00b      	beq.n	8029344 <TIM_Base_SetConfig+0x40>
 802932c:	687b      	ldr	r3, [r7, #4]
 802932e:	4a3c      	ldr	r2, [pc, #240]	; (8029420 <TIM_Base_SetConfig+0x11c>)
 8029330:	4293      	cmp	r3, r2
 8029332:	d007      	beq.n	8029344 <TIM_Base_SetConfig+0x40>
 8029334:	687b      	ldr	r3, [r7, #4]
 8029336:	4a3b      	ldr	r2, [pc, #236]	; (8029424 <TIM_Base_SetConfig+0x120>)
 8029338:	4293      	cmp	r3, r2
 802933a:	d003      	beq.n	8029344 <TIM_Base_SetConfig+0x40>
 802933c:	687b      	ldr	r3, [r7, #4]
 802933e:	4a3a      	ldr	r2, [pc, #232]	; (8029428 <TIM_Base_SetConfig+0x124>)
 8029340:	4293      	cmp	r3, r2
 8029342:	d108      	bne.n	8029356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8029344:	68fb      	ldr	r3, [r7, #12]
 8029346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802934a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 802934c:	683b      	ldr	r3, [r7, #0]
 802934e:	685b      	ldr	r3, [r3, #4]
 8029350:	68fa      	ldr	r2, [r7, #12]
 8029352:	4313      	orrs	r3, r2
 8029354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8029356:	687b      	ldr	r3, [r7, #4]
 8029358:	4a2f      	ldr	r2, [pc, #188]	; (8029418 <TIM_Base_SetConfig+0x114>)
 802935a:	4293      	cmp	r3, r2
 802935c:	d02b      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 802935e:	687b      	ldr	r3, [r7, #4]
 8029360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029364:	d027      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 8029366:	687b      	ldr	r3, [r7, #4]
 8029368:	4a2c      	ldr	r2, [pc, #176]	; (802941c <TIM_Base_SetConfig+0x118>)
 802936a:	4293      	cmp	r3, r2
 802936c:	d023      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 802936e:	687b      	ldr	r3, [r7, #4]
 8029370:	4a2b      	ldr	r2, [pc, #172]	; (8029420 <TIM_Base_SetConfig+0x11c>)
 8029372:	4293      	cmp	r3, r2
 8029374:	d01f      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 8029376:	687b      	ldr	r3, [r7, #4]
 8029378:	4a2a      	ldr	r2, [pc, #168]	; (8029424 <TIM_Base_SetConfig+0x120>)
 802937a:	4293      	cmp	r3, r2
 802937c:	d01b      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 802937e:	687b      	ldr	r3, [r7, #4]
 8029380:	4a29      	ldr	r2, [pc, #164]	; (8029428 <TIM_Base_SetConfig+0x124>)
 8029382:	4293      	cmp	r3, r2
 8029384:	d017      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 8029386:	687b      	ldr	r3, [r7, #4]
 8029388:	4a28      	ldr	r2, [pc, #160]	; (802942c <TIM_Base_SetConfig+0x128>)
 802938a:	4293      	cmp	r3, r2
 802938c:	d013      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 802938e:	687b      	ldr	r3, [r7, #4]
 8029390:	4a27      	ldr	r2, [pc, #156]	; (8029430 <TIM_Base_SetConfig+0x12c>)
 8029392:	4293      	cmp	r3, r2
 8029394:	d00f      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 8029396:	687b      	ldr	r3, [r7, #4]
 8029398:	4a26      	ldr	r2, [pc, #152]	; (8029434 <TIM_Base_SetConfig+0x130>)
 802939a:	4293      	cmp	r3, r2
 802939c:	d00b      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 802939e:	687b      	ldr	r3, [r7, #4]
 80293a0:	4a25      	ldr	r2, [pc, #148]	; (8029438 <TIM_Base_SetConfig+0x134>)
 80293a2:	4293      	cmp	r3, r2
 80293a4:	d007      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 80293a6:	687b      	ldr	r3, [r7, #4]
 80293a8:	4a24      	ldr	r2, [pc, #144]	; (802943c <TIM_Base_SetConfig+0x138>)
 80293aa:	4293      	cmp	r3, r2
 80293ac:	d003      	beq.n	80293b6 <TIM_Base_SetConfig+0xb2>
 80293ae:	687b      	ldr	r3, [r7, #4]
 80293b0:	4a23      	ldr	r2, [pc, #140]	; (8029440 <TIM_Base_SetConfig+0x13c>)
 80293b2:	4293      	cmp	r3, r2
 80293b4:	d108      	bne.n	80293c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80293b6:	68fb      	ldr	r3, [r7, #12]
 80293b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80293bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80293be:	683b      	ldr	r3, [r7, #0]
 80293c0:	68db      	ldr	r3, [r3, #12]
 80293c2:	68fa      	ldr	r2, [r7, #12]
 80293c4:	4313      	orrs	r3, r2
 80293c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80293c8:	68fb      	ldr	r3, [r7, #12]
 80293ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80293ce:	683b      	ldr	r3, [r7, #0]
 80293d0:	695b      	ldr	r3, [r3, #20]
 80293d2:	4313      	orrs	r3, r2
 80293d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80293d6:	687b      	ldr	r3, [r7, #4]
 80293d8:	68fa      	ldr	r2, [r7, #12]
 80293da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80293dc:	683b      	ldr	r3, [r7, #0]
 80293de:	689a      	ldr	r2, [r3, #8]
 80293e0:	687b      	ldr	r3, [r7, #4]
 80293e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80293e4:	683b      	ldr	r3, [r7, #0]
 80293e6:	681a      	ldr	r2, [r3, #0]
 80293e8:	687b      	ldr	r3, [r7, #4]
 80293ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80293ec:	687b      	ldr	r3, [r7, #4]
 80293ee:	4a0a      	ldr	r2, [pc, #40]	; (8029418 <TIM_Base_SetConfig+0x114>)
 80293f0:	4293      	cmp	r3, r2
 80293f2:	d003      	beq.n	80293fc <TIM_Base_SetConfig+0xf8>
 80293f4:	687b      	ldr	r3, [r7, #4]
 80293f6:	4a0c      	ldr	r2, [pc, #48]	; (8029428 <TIM_Base_SetConfig+0x124>)
 80293f8:	4293      	cmp	r3, r2
 80293fa:	d103      	bne.n	8029404 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80293fc:	683b      	ldr	r3, [r7, #0]
 80293fe:	691a      	ldr	r2, [r3, #16]
 8029400:	687b      	ldr	r3, [r7, #4]
 8029402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8029404:	687b      	ldr	r3, [r7, #4]
 8029406:	2201      	movs	r2, #1
 8029408:	615a      	str	r2, [r3, #20]
}
 802940a:	bf00      	nop
 802940c:	3714      	adds	r7, #20
 802940e:	46bd      	mov	sp, r7
 8029410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029414:	4770      	bx	lr
 8029416:	bf00      	nop
 8029418:	40010000 	.word	0x40010000
 802941c:	40000400 	.word	0x40000400
 8029420:	40000800 	.word	0x40000800
 8029424:	40000c00 	.word	0x40000c00
 8029428:	40010400 	.word	0x40010400
 802942c:	40014000 	.word	0x40014000
 8029430:	40014400 	.word	0x40014400
 8029434:	40014800 	.word	0x40014800
 8029438:	40001800 	.word	0x40001800
 802943c:	40001c00 	.word	0x40001c00
 8029440:	40002000 	.word	0x40002000

08029444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8029444:	b480      	push	{r7}
 8029446:	b087      	sub	sp, #28
 8029448:	af00      	add	r7, sp, #0
 802944a:	60f8      	str	r0, [r7, #12]
 802944c:	60b9      	str	r1, [r7, #8]
 802944e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8029450:	68fb      	ldr	r3, [r7, #12]
 8029452:	6a1b      	ldr	r3, [r3, #32]
 8029454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8029456:	68fb      	ldr	r3, [r7, #12]
 8029458:	6a1b      	ldr	r3, [r3, #32]
 802945a:	f023 0201 	bic.w	r2, r3, #1
 802945e:	68fb      	ldr	r3, [r7, #12]
 8029460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8029462:	68fb      	ldr	r3, [r7, #12]
 8029464:	699b      	ldr	r3, [r3, #24]
 8029466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8029468:	693b      	ldr	r3, [r7, #16]
 802946a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 802946e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8029470:	687b      	ldr	r3, [r7, #4]
 8029472:	011b      	lsls	r3, r3, #4
 8029474:	693a      	ldr	r2, [r7, #16]
 8029476:	4313      	orrs	r3, r2
 8029478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 802947a:	697b      	ldr	r3, [r7, #20]
 802947c:	f023 030a 	bic.w	r3, r3, #10
 8029480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8029482:	697a      	ldr	r2, [r7, #20]
 8029484:	68bb      	ldr	r3, [r7, #8]
 8029486:	4313      	orrs	r3, r2
 8029488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 802948a:	68fb      	ldr	r3, [r7, #12]
 802948c:	693a      	ldr	r2, [r7, #16]
 802948e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8029490:	68fb      	ldr	r3, [r7, #12]
 8029492:	697a      	ldr	r2, [r7, #20]
 8029494:	621a      	str	r2, [r3, #32]
}
 8029496:	bf00      	nop
 8029498:	371c      	adds	r7, #28
 802949a:	46bd      	mov	sp, r7
 802949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80294a0:	4770      	bx	lr

080294a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80294a2:	b480      	push	{r7}
 80294a4:	b087      	sub	sp, #28
 80294a6:	af00      	add	r7, sp, #0
 80294a8:	60f8      	str	r0, [r7, #12]
 80294aa:	60b9      	str	r1, [r7, #8]
 80294ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80294ae:	68fb      	ldr	r3, [r7, #12]
 80294b0:	6a1b      	ldr	r3, [r3, #32]
 80294b2:	f023 0210 	bic.w	r2, r3, #16
 80294b6:	68fb      	ldr	r3, [r7, #12]
 80294b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80294ba:	68fb      	ldr	r3, [r7, #12]
 80294bc:	699b      	ldr	r3, [r3, #24]
 80294be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80294c0:	68fb      	ldr	r3, [r7, #12]
 80294c2:	6a1b      	ldr	r3, [r3, #32]
 80294c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80294c6:	697b      	ldr	r3, [r7, #20]
 80294c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80294cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80294ce:	687b      	ldr	r3, [r7, #4]
 80294d0:	031b      	lsls	r3, r3, #12
 80294d2:	697a      	ldr	r2, [r7, #20]
 80294d4:	4313      	orrs	r3, r2
 80294d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80294d8:	693b      	ldr	r3, [r7, #16]
 80294da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80294de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80294e0:	68bb      	ldr	r3, [r7, #8]
 80294e2:	011b      	lsls	r3, r3, #4
 80294e4:	693a      	ldr	r2, [r7, #16]
 80294e6:	4313      	orrs	r3, r2
 80294e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80294ea:	68fb      	ldr	r3, [r7, #12]
 80294ec:	697a      	ldr	r2, [r7, #20]
 80294ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80294f0:	68fb      	ldr	r3, [r7, #12]
 80294f2:	693a      	ldr	r2, [r7, #16]
 80294f4:	621a      	str	r2, [r3, #32]
}
 80294f6:	bf00      	nop
 80294f8:	371c      	adds	r7, #28
 80294fa:	46bd      	mov	sp, r7
 80294fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029500:	4770      	bx	lr

08029502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8029502:	b480      	push	{r7}
 8029504:	b085      	sub	sp, #20
 8029506:	af00      	add	r7, sp, #0
 8029508:	6078      	str	r0, [r7, #4]
 802950a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 802950c:	687b      	ldr	r3, [r7, #4]
 802950e:	689b      	ldr	r3, [r3, #8]
 8029510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8029512:	68fb      	ldr	r3, [r7, #12]
 8029514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 802951a:	683a      	ldr	r2, [r7, #0]
 802951c:	68fb      	ldr	r3, [r7, #12]
 802951e:	4313      	orrs	r3, r2
 8029520:	f043 0307 	orr.w	r3, r3, #7
 8029524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8029526:	687b      	ldr	r3, [r7, #4]
 8029528:	68fa      	ldr	r2, [r7, #12]
 802952a:	609a      	str	r2, [r3, #8]
}
 802952c:	bf00      	nop
 802952e:	3714      	adds	r7, #20
 8029530:	46bd      	mov	sp, r7
 8029532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029536:	4770      	bx	lr

08029538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8029538:	b480      	push	{r7}
 802953a:	b087      	sub	sp, #28
 802953c:	af00      	add	r7, sp, #0
 802953e:	60f8      	str	r0, [r7, #12]
 8029540:	60b9      	str	r1, [r7, #8]
 8029542:	607a      	str	r2, [r7, #4]
 8029544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8029546:	68fb      	ldr	r3, [r7, #12]
 8029548:	689b      	ldr	r3, [r3, #8]
 802954a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 802954c:	697b      	ldr	r3, [r7, #20]
 802954e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8029552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8029554:	683b      	ldr	r3, [r7, #0]
 8029556:	021a      	lsls	r2, r3, #8
 8029558:	687b      	ldr	r3, [r7, #4]
 802955a:	431a      	orrs	r2, r3
 802955c:	68bb      	ldr	r3, [r7, #8]
 802955e:	4313      	orrs	r3, r2
 8029560:	697a      	ldr	r2, [r7, #20]
 8029562:	4313      	orrs	r3, r2
 8029564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8029566:	68fb      	ldr	r3, [r7, #12]
 8029568:	697a      	ldr	r2, [r7, #20]
 802956a:	609a      	str	r2, [r3, #8]
}
 802956c:	bf00      	nop
 802956e:	371c      	adds	r7, #28
 8029570:	46bd      	mov	sp, r7
 8029572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029576:	4770      	bx	lr

08029578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8029578:	b480      	push	{r7}
 802957a:	b085      	sub	sp, #20
 802957c:	af00      	add	r7, sp, #0
 802957e:	6078      	str	r0, [r7, #4]
 8029580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8029582:	687b      	ldr	r3, [r7, #4]
 8029584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029588:	2b01      	cmp	r3, #1
 802958a:	d101      	bne.n	8029590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802958c:	2302      	movs	r3, #2
 802958e:	e05a      	b.n	8029646 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8029590:	687b      	ldr	r3, [r7, #4]
 8029592:	2201      	movs	r2, #1
 8029594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8029598:	687b      	ldr	r3, [r7, #4]
 802959a:	2202      	movs	r2, #2
 802959c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80295a0:	687b      	ldr	r3, [r7, #4]
 80295a2:	681b      	ldr	r3, [r3, #0]
 80295a4:	685b      	ldr	r3, [r3, #4]
 80295a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80295a8:	687b      	ldr	r3, [r7, #4]
 80295aa:	681b      	ldr	r3, [r3, #0]
 80295ac:	689b      	ldr	r3, [r3, #8]
 80295ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80295b0:	68fb      	ldr	r3, [r7, #12]
 80295b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80295b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80295b8:	683b      	ldr	r3, [r7, #0]
 80295ba:	681b      	ldr	r3, [r3, #0]
 80295bc:	68fa      	ldr	r2, [r7, #12]
 80295be:	4313      	orrs	r3, r2
 80295c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80295c2:	687b      	ldr	r3, [r7, #4]
 80295c4:	681b      	ldr	r3, [r3, #0]
 80295c6:	68fa      	ldr	r2, [r7, #12]
 80295c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80295ca:	687b      	ldr	r3, [r7, #4]
 80295cc:	681b      	ldr	r3, [r3, #0]
 80295ce:	4a21      	ldr	r2, [pc, #132]	; (8029654 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80295d0:	4293      	cmp	r3, r2
 80295d2:	d022      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80295d4:	687b      	ldr	r3, [r7, #4]
 80295d6:	681b      	ldr	r3, [r3, #0]
 80295d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80295dc:	d01d      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80295de:	687b      	ldr	r3, [r7, #4]
 80295e0:	681b      	ldr	r3, [r3, #0]
 80295e2:	4a1d      	ldr	r2, [pc, #116]	; (8029658 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80295e4:	4293      	cmp	r3, r2
 80295e6:	d018      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80295e8:	687b      	ldr	r3, [r7, #4]
 80295ea:	681b      	ldr	r3, [r3, #0]
 80295ec:	4a1b      	ldr	r2, [pc, #108]	; (802965c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80295ee:	4293      	cmp	r3, r2
 80295f0:	d013      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80295f2:	687b      	ldr	r3, [r7, #4]
 80295f4:	681b      	ldr	r3, [r3, #0]
 80295f6:	4a1a      	ldr	r2, [pc, #104]	; (8029660 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80295f8:	4293      	cmp	r3, r2
 80295fa:	d00e      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80295fc:	687b      	ldr	r3, [r7, #4]
 80295fe:	681b      	ldr	r3, [r3, #0]
 8029600:	4a18      	ldr	r2, [pc, #96]	; (8029664 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8029602:	4293      	cmp	r3, r2
 8029604:	d009      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029606:	687b      	ldr	r3, [r7, #4]
 8029608:	681b      	ldr	r3, [r3, #0]
 802960a:	4a17      	ldr	r2, [pc, #92]	; (8029668 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 802960c:	4293      	cmp	r3, r2
 802960e:	d004      	beq.n	802961a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029610:	687b      	ldr	r3, [r7, #4]
 8029612:	681b      	ldr	r3, [r3, #0]
 8029614:	4a15      	ldr	r2, [pc, #84]	; (802966c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8029616:	4293      	cmp	r3, r2
 8029618:	d10c      	bne.n	8029634 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 802961a:	68bb      	ldr	r3, [r7, #8]
 802961c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8029620:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8029622:	683b      	ldr	r3, [r7, #0]
 8029624:	685b      	ldr	r3, [r3, #4]
 8029626:	68ba      	ldr	r2, [r7, #8]
 8029628:	4313      	orrs	r3, r2
 802962a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802962c:	687b      	ldr	r3, [r7, #4]
 802962e:	681b      	ldr	r3, [r3, #0]
 8029630:	68ba      	ldr	r2, [r7, #8]
 8029632:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8029634:	687b      	ldr	r3, [r7, #4]
 8029636:	2201      	movs	r2, #1
 8029638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802963c:	687b      	ldr	r3, [r7, #4]
 802963e:	2200      	movs	r2, #0
 8029640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8029644:	2300      	movs	r3, #0
}
 8029646:	4618      	mov	r0, r3
 8029648:	3714      	adds	r7, #20
 802964a:	46bd      	mov	sp, r7
 802964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029650:	4770      	bx	lr
 8029652:	bf00      	nop
 8029654:	40010000 	.word	0x40010000
 8029658:	40000400 	.word	0x40000400
 802965c:	40000800 	.word	0x40000800
 8029660:	40000c00 	.word	0x40000c00
 8029664:	40010400 	.word	0x40010400
 8029668:	40014000 	.word	0x40014000
 802966c:	40001800 	.word	0x40001800

08029670 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8029670:	b480      	push	{r7}
 8029672:	b083      	sub	sp, #12
 8029674:	af00      	add	r7, sp, #0
 8029676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8029678:	bf00      	nop
 802967a:	370c      	adds	r7, #12
 802967c:	46bd      	mov	sp, r7
 802967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029682:	4770      	bx	lr

08029684 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8029684:	b480      	push	{r7}
 8029686:	b083      	sub	sp, #12
 8029688:	af00      	add	r7, sp, #0
 802968a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 802968c:	bf00      	nop
 802968e:	370c      	adds	r7, #12
 8029690:	46bd      	mov	sp, r7
 8029692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029696:	4770      	bx	lr

08029698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8029698:	b580      	push	{r7, lr}
 802969a:	b082      	sub	sp, #8
 802969c:	af00      	add	r7, sp, #0
 802969e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80296a0:	687b      	ldr	r3, [r7, #4]
 80296a2:	2b00      	cmp	r3, #0
 80296a4:	d101      	bne.n	80296aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80296a6:	2301      	movs	r3, #1
 80296a8:	e03f      	b.n	802972a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80296aa:	687b      	ldr	r3, [r7, #4]
 80296ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80296b0:	b2db      	uxtb	r3, r3
 80296b2:	2b00      	cmp	r3, #0
 80296b4:	d106      	bne.n	80296c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80296b6:	687b      	ldr	r3, [r7, #4]
 80296b8:	2200      	movs	r2, #0
 80296ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80296be:	6878      	ldr	r0, [r7, #4]
 80296c0:	f7f8 fa46 	bl	8021b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80296c4:	687b      	ldr	r3, [r7, #4]
 80296c6:	2224      	movs	r2, #36	; 0x24
 80296c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80296cc:	687b      	ldr	r3, [r7, #4]
 80296ce:	681b      	ldr	r3, [r3, #0]
 80296d0:	68da      	ldr	r2, [r3, #12]
 80296d2:	687b      	ldr	r3, [r7, #4]
 80296d4:	681b      	ldr	r3, [r3, #0]
 80296d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80296da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80296dc:	6878      	ldr	r0, [r7, #4]
 80296de:	f000 fddf 	bl	802a2a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80296e2:	687b      	ldr	r3, [r7, #4]
 80296e4:	681b      	ldr	r3, [r3, #0]
 80296e6:	691a      	ldr	r2, [r3, #16]
 80296e8:	687b      	ldr	r3, [r7, #4]
 80296ea:	681b      	ldr	r3, [r3, #0]
 80296ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80296f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80296f2:	687b      	ldr	r3, [r7, #4]
 80296f4:	681b      	ldr	r3, [r3, #0]
 80296f6:	695a      	ldr	r2, [r3, #20]
 80296f8:	687b      	ldr	r3, [r7, #4]
 80296fa:	681b      	ldr	r3, [r3, #0]
 80296fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8029700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8029702:	687b      	ldr	r3, [r7, #4]
 8029704:	681b      	ldr	r3, [r3, #0]
 8029706:	68da      	ldr	r2, [r3, #12]
 8029708:	687b      	ldr	r3, [r7, #4]
 802970a:	681b      	ldr	r3, [r3, #0]
 802970c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8029710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029712:	687b      	ldr	r3, [r7, #4]
 8029714:	2200      	movs	r2, #0
 8029716:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8029718:	687b      	ldr	r3, [r7, #4]
 802971a:	2220      	movs	r2, #32
 802971c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8029720:	687b      	ldr	r3, [r7, #4]
 8029722:	2220      	movs	r2, #32
 8029724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8029728:	2300      	movs	r3, #0
}
 802972a:	4618      	mov	r0, r3
 802972c:	3708      	adds	r7, #8
 802972e:	46bd      	mov	sp, r7
 8029730:	bd80      	pop	{r7, pc}

08029732 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8029732:	b580      	push	{r7, lr}
 8029734:	b08a      	sub	sp, #40	; 0x28
 8029736:	af02      	add	r7, sp, #8
 8029738:	60f8      	str	r0, [r7, #12]
 802973a:	60b9      	str	r1, [r7, #8]
 802973c:	603b      	str	r3, [r7, #0]
 802973e:	4613      	mov	r3, r2
 8029740:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8029742:	2300      	movs	r3, #0
 8029744:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8029746:	68fb      	ldr	r3, [r7, #12]
 8029748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802974c:	b2db      	uxtb	r3, r3
 802974e:	2b20      	cmp	r3, #32
 8029750:	d17c      	bne.n	802984c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8029752:	68bb      	ldr	r3, [r7, #8]
 8029754:	2b00      	cmp	r3, #0
 8029756:	d002      	beq.n	802975e <HAL_UART_Transmit+0x2c>
 8029758:	88fb      	ldrh	r3, [r7, #6]
 802975a:	2b00      	cmp	r3, #0
 802975c:	d101      	bne.n	8029762 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 802975e:	2301      	movs	r3, #1
 8029760:	e075      	b.n	802984e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8029762:	68fb      	ldr	r3, [r7, #12]
 8029764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029768:	2b01      	cmp	r3, #1
 802976a:	d101      	bne.n	8029770 <HAL_UART_Transmit+0x3e>
 802976c:	2302      	movs	r3, #2
 802976e:	e06e      	b.n	802984e <HAL_UART_Transmit+0x11c>
 8029770:	68fb      	ldr	r3, [r7, #12]
 8029772:	2201      	movs	r2, #1
 8029774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029778:	68fb      	ldr	r3, [r7, #12]
 802977a:	2200      	movs	r2, #0
 802977c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802977e:	68fb      	ldr	r3, [r7, #12]
 8029780:	2221      	movs	r2, #33	; 0x21
 8029782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8029786:	f7f9 ff0b 	bl	80235a0 <HAL_GetTick>
 802978a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 802978c:	68fb      	ldr	r3, [r7, #12]
 802978e:	88fa      	ldrh	r2, [r7, #6]
 8029790:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8029792:	68fb      	ldr	r3, [r7, #12]
 8029794:	88fa      	ldrh	r2, [r7, #6]
 8029796:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8029798:	68fb      	ldr	r3, [r7, #12]
 802979a:	689b      	ldr	r3, [r3, #8]
 802979c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80297a0:	d108      	bne.n	80297b4 <HAL_UART_Transmit+0x82>
 80297a2:	68fb      	ldr	r3, [r7, #12]
 80297a4:	691b      	ldr	r3, [r3, #16]
 80297a6:	2b00      	cmp	r3, #0
 80297a8:	d104      	bne.n	80297b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80297aa:	2300      	movs	r3, #0
 80297ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80297ae:	68bb      	ldr	r3, [r7, #8]
 80297b0:	61bb      	str	r3, [r7, #24]
 80297b2:	e003      	b.n	80297bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80297b4:	68bb      	ldr	r3, [r7, #8]
 80297b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80297b8:	2300      	movs	r3, #0
 80297ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80297bc:	68fb      	ldr	r3, [r7, #12]
 80297be:	2200      	movs	r2, #0
 80297c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80297c4:	e02a      	b.n	802981c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80297c6:	683b      	ldr	r3, [r7, #0]
 80297c8:	9300      	str	r3, [sp, #0]
 80297ca:	697b      	ldr	r3, [r7, #20]
 80297cc:	2200      	movs	r2, #0
 80297ce:	2180      	movs	r1, #128	; 0x80
 80297d0:	68f8      	ldr	r0, [r7, #12]
 80297d2:	f000 fb1f 	bl	8029e14 <UART_WaitOnFlagUntilTimeout>
 80297d6:	4603      	mov	r3, r0
 80297d8:	2b00      	cmp	r3, #0
 80297da:	d001      	beq.n	80297e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80297dc:	2303      	movs	r3, #3
 80297de:	e036      	b.n	802984e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80297e0:	69fb      	ldr	r3, [r7, #28]
 80297e2:	2b00      	cmp	r3, #0
 80297e4:	d10b      	bne.n	80297fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80297e6:	69bb      	ldr	r3, [r7, #24]
 80297e8:	881b      	ldrh	r3, [r3, #0]
 80297ea:	461a      	mov	r2, r3
 80297ec:	68fb      	ldr	r3, [r7, #12]
 80297ee:	681b      	ldr	r3, [r3, #0]
 80297f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80297f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80297f6:	69bb      	ldr	r3, [r7, #24]
 80297f8:	3302      	adds	r3, #2
 80297fa:	61bb      	str	r3, [r7, #24]
 80297fc:	e007      	b.n	802980e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80297fe:	69fb      	ldr	r3, [r7, #28]
 8029800:	781a      	ldrb	r2, [r3, #0]
 8029802:	68fb      	ldr	r3, [r7, #12]
 8029804:	681b      	ldr	r3, [r3, #0]
 8029806:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8029808:	69fb      	ldr	r3, [r7, #28]
 802980a:	3301      	adds	r3, #1
 802980c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 802980e:	68fb      	ldr	r3, [r7, #12]
 8029810:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8029812:	b29b      	uxth	r3, r3
 8029814:	3b01      	subs	r3, #1
 8029816:	b29a      	uxth	r2, r3
 8029818:	68fb      	ldr	r3, [r7, #12]
 802981a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 802981c:	68fb      	ldr	r3, [r7, #12]
 802981e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8029820:	b29b      	uxth	r3, r3
 8029822:	2b00      	cmp	r3, #0
 8029824:	d1cf      	bne.n	80297c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8029826:	683b      	ldr	r3, [r7, #0]
 8029828:	9300      	str	r3, [sp, #0]
 802982a:	697b      	ldr	r3, [r7, #20]
 802982c:	2200      	movs	r2, #0
 802982e:	2140      	movs	r1, #64	; 0x40
 8029830:	68f8      	ldr	r0, [r7, #12]
 8029832:	f000 faef 	bl	8029e14 <UART_WaitOnFlagUntilTimeout>
 8029836:	4603      	mov	r3, r0
 8029838:	2b00      	cmp	r3, #0
 802983a:	d001      	beq.n	8029840 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 802983c:	2303      	movs	r3, #3
 802983e:	e006      	b.n	802984e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8029840:	68fb      	ldr	r3, [r7, #12]
 8029842:	2220      	movs	r2, #32
 8029844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8029848:	2300      	movs	r3, #0
 802984a:	e000      	b.n	802984e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 802984c:	2302      	movs	r3, #2
  }
}
 802984e:	4618      	mov	r0, r3
 8029850:	3720      	adds	r7, #32
 8029852:	46bd      	mov	sp, r7
 8029854:	bd80      	pop	{r7, pc}

08029856 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8029856:	b580      	push	{r7, lr}
 8029858:	b084      	sub	sp, #16
 802985a:	af00      	add	r7, sp, #0
 802985c:	60f8      	str	r0, [r7, #12]
 802985e:	60b9      	str	r1, [r7, #8]
 8029860:	4613      	mov	r3, r2
 8029862:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8029864:	68fb      	ldr	r3, [r7, #12]
 8029866:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 802986a:	b2db      	uxtb	r3, r3
 802986c:	2b20      	cmp	r3, #32
 802986e:	d11d      	bne.n	80298ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8029870:	68bb      	ldr	r3, [r7, #8]
 8029872:	2b00      	cmp	r3, #0
 8029874:	d002      	beq.n	802987c <HAL_UART_Receive_IT+0x26>
 8029876:	88fb      	ldrh	r3, [r7, #6]
 8029878:	2b00      	cmp	r3, #0
 802987a:	d101      	bne.n	8029880 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 802987c:	2301      	movs	r3, #1
 802987e:	e016      	b.n	80298ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8029880:	68fb      	ldr	r3, [r7, #12]
 8029882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029886:	2b01      	cmp	r3, #1
 8029888:	d101      	bne.n	802988e <HAL_UART_Receive_IT+0x38>
 802988a:	2302      	movs	r3, #2
 802988c:	e00f      	b.n	80298ae <HAL_UART_Receive_IT+0x58>
 802988e:	68fb      	ldr	r3, [r7, #12]
 8029890:	2201      	movs	r2, #1
 8029892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029896:	68fb      	ldr	r3, [r7, #12]
 8029898:	2200      	movs	r2, #0
 802989a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 802989c:	88fb      	ldrh	r3, [r7, #6]
 802989e:	461a      	mov	r2, r3
 80298a0:	68b9      	ldr	r1, [r7, #8]
 80298a2:	68f8      	ldr	r0, [r7, #12]
 80298a4:	f000 fb24 	bl	8029ef0 <UART_Start_Receive_IT>
 80298a8:	4603      	mov	r3, r0
 80298aa:	e000      	b.n	80298ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80298ac:	2302      	movs	r3, #2
  }
}
 80298ae:	4618      	mov	r0, r3
 80298b0:	3710      	adds	r7, #16
 80298b2:	46bd      	mov	sp, r7
 80298b4:	bd80      	pop	{r7, pc}
	...

080298b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80298b8:	b580      	push	{r7, lr}
 80298ba:	b0ba      	sub	sp, #232	; 0xe8
 80298bc:	af00      	add	r7, sp, #0
 80298be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80298c0:	687b      	ldr	r3, [r7, #4]
 80298c2:	681b      	ldr	r3, [r3, #0]
 80298c4:	681b      	ldr	r3, [r3, #0]
 80298c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80298ca:	687b      	ldr	r3, [r7, #4]
 80298cc:	681b      	ldr	r3, [r3, #0]
 80298ce:	68db      	ldr	r3, [r3, #12]
 80298d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80298d4:	687b      	ldr	r3, [r7, #4]
 80298d6:	681b      	ldr	r3, [r3, #0]
 80298d8:	695b      	ldr	r3, [r3, #20]
 80298da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80298de:	2300      	movs	r3, #0
 80298e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80298e4:	2300      	movs	r3, #0
 80298e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80298ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80298ee:	f003 030f 	and.w	r3, r3, #15
 80298f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80298f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80298fa:	2b00      	cmp	r3, #0
 80298fc:	d10f      	bne.n	802991e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80298fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029902:	f003 0320 	and.w	r3, r3, #32
 8029906:	2b00      	cmp	r3, #0
 8029908:	d009      	beq.n	802991e <HAL_UART_IRQHandler+0x66>
 802990a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802990e:	f003 0320 	and.w	r3, r3, #32
 8029912:	2b00      	cmp	r3, #0
 8029914:	d003      	beq.n	802991e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8029916:	6878      	ldr	r0, [r7, #4]
 8029918:	f000 fc07 	bl	802a12a <UART_Receive_IT>
      return;
 802991c:	e256      	b.n	8029dcc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 802991e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8029922:	2b00      	cmp	r3, #0
 8029924:	f000 80de 	beq.w	8029ae4 <HAL_UART_IRQHandler+0x22c>
 8029928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802992c:	f003 0301 	and.w	r3, r3, #1
 8029930:	2b00      	cmp	r3, #0
 8029932:	d106      	bne.n	8029942 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8029934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029938:	f403 7390 	and.w	r3, r3, #288	; 0x120
 802993c:	2b00      	cmp	r3, #0
 802993e:	f000 80d1 	beq.w	8029ae4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8029942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029946:	f003 0301 	and.w	r3, r3, #1
 802994a:	2b00      	cmp	r3, #0
 802994c:	d00b      	beq.n	8029966 <HAL_UART_IRQHandler+0xae>
 802994e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8029956:	2b00      	cmp	r3, #0
 8029958:	d005      	beq.n	8029966 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 802995a:	687b      	ldr	r3, [r7, #4]
 802995c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802995e:	f043 0201 	orr.w	r2, r3, #1
 8029962:	687b      	ldr	r3, [r7, #4]
 8029964:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8029966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802996a:	f003 0304 	and.w	r3, r3, #4
 802996e:	2b00      	cmp	r3, #0
 8029970:	d00b      	beq.n	802998a <HAL_UART_IRQHandler+0xd2>
 8029972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8029976:	f003 0301 	and.w	r3, r3, #1
 802997a:	2b00      	cmp	r3, #0
 802997c:	d005      	beq.n	802998a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802997e:	687b      	ldr	r3, [r7, #4]
 8029980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8029982:	f043 0202 	orr.w	r2, r3, #2
 8029986:	687b      	ldr	r3, [r7, #4]
 8029988:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802998a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802998e:	f003 0302 	and.w	r3, r3, #2
 8029992:	2b00      	cmp	r3, #0
 8029994:	d00b      	beq.n	80299ae <HAL_UART_IRQHandler+0xf6>
 8029996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802999a:	f003 0301 	and.w	r3, r3, #1
 802999e:	2b00      	cmp	r3, #0
 80299a0:	d005      	beq.n	80299ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80299a2:	687b      	ldr	r3, [r7, #4]
 80299a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80299a6:	f043 0204 	orr.w	r2, r3, #4
 80299aa:	687b      	ldr	r3, [r7, #4]
 80299ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80299ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80299b2:	f003 0308 	and.w	r3, r3, #8
 80299b6:	2b00      	cmp	r3, #0
 80299b8:	d011      	beq.n	80299de <HAL_UART_IRQHandler+0x126>
 80299ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80299be:	f003 0320 	and.w	r3, r3, #32
 80299c2:	2b00      	cmp	r3, #0
 80299c4:	d105      	bne.n	80299d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80299c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80299ca:	f003 0301 	and.w	r3, r3, #1
 80299ce:	2b00      	cmp	r3, #0
 80299d0:	d005      	beq.n	80299de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80299d2:	687b      	ldr	r3, [r7, #4]
 80299d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80299d6:	f043 0208 	orr.w	r2, r3, #8
 80299da:	687b      	ldr	r3, [r7, #4]
 80299dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80299de:	687b      	ldr	r3, [r7, #4]
 80299e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80299e2:	2b00      	cmp	r3, #0
 80299e4:	f000 81ed 	beq.w	8029dc2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80299e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80299ec:	f003 0320 	and.w	r3, r3, #32
 80299f0:	2b00      	cmp	r3, #0
 80299f2:	d008      	beq.n	8029a06 <HAL_UART_IRQHandler+0x14e>
 80299f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80299f8:	f003 0320 	and.w	r3, r3, #32
 80299fc:	2b00      	cmp	r3, #0
 80299fe:	d002      	beq.n	8029a06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8029a00:	6878      	ldr	r0, [r7, #4]
 8029a02:	f000 fb92 	bl	802a12a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8029a06:	687b      	ldr	r3, [r7, #4]
 8029a08:	681b      	ldr	r3, [r3, #0]
 8029a0a:	695b      	ldr	r3, [r3, #20]
 8029a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029a10:	2b40      	cmp	r3, #64	; 0x40
 8029a12:	bf0c      	ite	eq
 8029a14:	2301      	moveq	r3, #1
 8029a16:	2300      	movne	r3, #0
 8029a18:	b2db      	uxtb	r3, r3
 8029a1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8029a1e:	687b      	ldr	r3, [r7, #4]
 8029a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8029a22:	f003 0308 	and.w	r3, r3, #8
 8029a26:	2b00      	cmp	r3, #0
 8029a28:	d103      	bne.n	8029a32 <HAL_UART_IRQHandler+0x17a>
 8029a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8029a2e:	2b00      	cmp	r3, #0
 8029a30:	d04f      	beq.n	8029ad2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8029a32:	6878      	ldr	r0, [r7, #4]
 8029a34:	f000 fa9a 	bl	8029f6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029a38:	687b      	ldr	r3, [r7, #4]
 8029a3a:	681b      	ldr	r3, [r3, #0]
 8029a3c:	695b      	ldr	r3, [r3, #20]
 8029a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029a42:	2b40      	cmp	r3, #64	; 0x40
 8029a44:	d141      	bne.n	8029aca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8029a46:	687b      	ldr	r3, [r7, #4]
 8029a48:	681b      	ldr	r3, [r3, #0]
 8029a4a:	3314      	adds	r3, #20
 8029a4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8029a54:	e853 3f00 	ldrex	r3, [r3]
 8029a58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8029a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8029a60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8029a64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8029a68:	687b      	ldr	r3, [r7, #4]
 8029a6a:	681b      	ldr	r3, [r3, #0]
 8029a6c:	3314      	adds	r3, #20
 8029a6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8029a72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8029a76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029a7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8029a7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8029a82:	e841 2300 	strex	r3, r2, [r1]
 8029a86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8029a8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8029a8e:	2b00      	cmp	r3, #0
 8029a90:	d1d9      	bne.n	8029a46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8029a92:	687b      	ldr	r3, [r7, #4]
 8029a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029a96:	2b00      	cmp	r3, #0
 8029a98:	d013      	beq.n	8029ac2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8029a9a:	687b      	ldr	r3, [r7, #4]
 8029a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029a9e:	4a7d      	ldr	r2, [pc, #500]	; (8029c94 <HAL_UART_IRQHandler+0x3dc>)
 8029aa0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8029aa2:	687b      	ldr	r3, [r7, #4]
 8029aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029aa6:	4618      	mov	r0, r3
 8029aa8:	f7fa f840 	bl	8023b2c <HAL_DMA_Abort_IT>
 8029aac:	4603      	mov	r3, r0
 8029aae:	2b00      	cmp	r3, #0
 8029ab0:	d016      	beq.n	8029ae0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8029ab2:	687b      	ldr	r3, [r7, #4]
 8029ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029ab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8029ab8:	687a      	ldr	r2, [r7, #4]
 8029aba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8029abc:	4610      	mov	r0, r2
 8029abe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029ac0:	e00e      	b.n	8029ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8029ac2:	6878      	ldr	r0, [r7, #4]
 8029ac4:	f000 f990 	bl	8029de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029ac8:	e00a      	b.n	8029ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8029aca:	6878      	ldr	r0, [r7, #4]
 8029acc:	f000 f98c 	bl	8029de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029ad0:	e006      	b.n	8029ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8029ad2:	6878      	ldr	r0, [r7, #4]
 8029ad4:	f000 f988 	bl	8029de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029ad8:	687b      	ldr	r3, [r7, #4]
 8029ada:	2200      	movs	r2, #0
 8029adc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8029ade:	e170      	b.n	8029dc2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029ae0:	bf00      	nop
    return;
 8029ae2:	e16e      	b.n	8029dc2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8029ae4:	687b      	ldr	r3, [r7, #4]
 8029ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8029ae8:	2b01      	cmp	r3, #1
 8029aea:	f040 814a 	bne.w	8029d82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8029aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029af2:	f003 0310 	and.w	r3, r3, #16
 8029af6:	2b00      	cmp	r3, #0
 8029af8:	f000 8143 	beq.w	8029d82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8029afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029b00:	f003 0310 	and.w	r3, r3, #16
 8029b04:	2b00      	cmp	r3, #0
 8029b06:	f000 813c 	beq.w	8029d82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8029b0a:	2300      	movs	r3, #0
 8029b0c:	60bb      	str	r3, [r7, #8]
 8029b0e:	687b      	ldr	r3, [r7, #4]
 8029b10:	681b      	ldr	r3, [r3, #0]
 8029b12:	681b      	ldr	r3, [r3, #0]
 8029b14:	60bb      	str	r3, [r7, #8]
 8029b16:	687b      	ldr	r3, [r7, #4]
 8029b18:	681b      	ldr	r3, [r3, #0]
 8029b1a:	685b      	ldr	r3, [r3, #4]
 8029b1c:	60bb      	str	r3, [r7, #8]
 8029b1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029b20:	687b      	ldr	r3, [r7, #4]
 8029b22:	681b      	ldr	r3, [r3, #0]
 8029b24:	695b      	ldr	r3, [r3, #20]
 8029b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029b2a:	2b40      	cmp	r3, #64	; 0x40
 8029b2c:	f040 80b4 	bne.w	8029c98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8029b30:	687b      	ldr	r3, [r7, #4]
 8029b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029b34:	681b      	ldr	r3, [r3, #0]
 8029b36:	685b      	ldr	r3, [r3, #4]
 8029b38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8029b3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8029b40:	2b00      	cmp	r3, #0
 8029b42:	f000 8140 	beq.w	8029dc6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8029b46:	687b      	ldr	r3, [r7, #4]
 8029b48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8029b4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8029b4e:	429a      	cmp	r2, r3
 8029b50:	f080 8139 	bcs.w	8029dc6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8029b54:	687b      	ldr	r3, [r7, #4]
 8029b56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8029b5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8029b5c:	687b      	ldr	r3, [r7, #4]
 8029b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029b60:	69db      	ldr	r3, [r3, #28]
 8029b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8029b66:	f000 8088 	beq.w	8029c7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8029b6a:	687b      	ldr	r3, [r7, #4]
 8029b6c:	681b      	ldr	r3, [r3, #0]
 8029b6e:	330c      	adds	r3, #12
 8029b70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8029b78:	e853 3f00 	ldrex	r3, [r3]
 8029b7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8029b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8029b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8029b88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8029b8c:	687b      	ldr	r3, [r7, #4]
 8029b8e:	681b      	ldr	r3, [r3, #0]
 8029b90:	330c      	adds	r3, #12
 8029b92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8029b96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8029b9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029b9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8029ba2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8029ba6:	e841 2300 	strex	r3, r2, [r1]
 8029baa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8029bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8029bb2:	2b00      	cmp	r3, #0
 8029bb4:	d1d9      	bne.n	8029b6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029bb6:	687b      	ldr	r3, [r7, #4]
 8029bb8:	681b      	ldr	r3, [r3, #0]
 8029bba:	3314      	adds	r3, #20
 8029bbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029bbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8029bc0:	e853 3f00 	ldrex	r3, [r3]
 8029bc4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8029bc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8029bc8:	f023 0301 	bic.w	r3, r3, #1
 8029bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8029bd0:	687b      	ldr	r3, [r7, #4]
 8029bd2:	681b      	ldr	r3, [r3, #0]
 8029bd4:	3314      	adds	r3, #20
 8029bd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8029bda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8029bde:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029be0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8029be2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8029be6:	e841 2300 	strex	r3, r2, [r1]
 8029bea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8029bec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8029bee:	2b00      	cmp	r3, #0
 8029bf0:	d1e1      	bne.n	8029bb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8029bf2:	687b      	ldr	r3, [r7, #4]
 8029bf4:	681b      	ldr	r3, [r3, #0]
 8029bf6:	3314      	adds	r3, #20
 8029bf8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029bfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8029bfc:	e853 3f00 	ldrex	r3, [r3]
 8029c00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8029c02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8029c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8029c08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8029c0c:	687b      	ldr	r3, [r7, #4]
 8029c0e:	681b      	ldr	r3, [r3, #0]
 8029c10:	3314      	adds	r3, #20
 8029c12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8029c16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8029c18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029c1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8029c1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8029c1e:	e841 2300 	strex	r3, r2, [r1]
 8029c22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8029c24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029c26:	2b00      	cmp	r3, #0
 8029c28:	d1e3      	bne.n	8029bf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8029c2a:	687b      	ldr	r3, [r7, #4]
 8029c2c:	2220      	movs	r2, #32
 8029c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029c32:	687b      	ldr	r3, [r7, #4]
 8029c34:	2200      	movs	r2, #0
 8029c36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029c38:	687b      	ldr	r3, [r7, #4]
 8029c3a:	681b      	ldr	r3, [r3, #0]
 8029c3c:	330c      	adds	r3, #12
 8029c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029c40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8029c42:	e853 3f00 	ldrex	r3, [r3]
 8029c46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8029c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029c4a:	f023 0310 	bic.w	r3, r3, #16
 8029c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8029c52:	687b      	ldr	r3, [r7, #4]
 8029c54:	681b      	ldr	r3, [r3, #0]
 8029c56:	330c      	adds	r3, #12
 8029c58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8029c5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8029c5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029c60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8029c62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8029c64:	e841 2300 	strex	r3, r2, [r1]
 8029c68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8029c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8029c6c:	2b00      	cmp	r3, #0
 8029c6e:	d1e3      	bne.n	8029c38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8029c70:	687b      	ldr	r3, [r7, #4]
 8029c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029c74:	4618      	mov	r0, r3
 8029c76:	f7f9 fee9 	bl	8023a4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8029c7a:	687b      	ldr	r3, [r7, #4]
 8029c7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8029c7e:	687b      	ldr	r3, [r7, #4]
 8029c80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8029c82:	b29b      	uxth	r3, r3
 8029c84:	1ad3      	subs	r3, r2, r3
 8029c86:	b29b      	uxth	r3, r3
 8029c88:	4619      	mov	r1, r3
 8029c8a:	6878      	ldr	r0, [r7, #4]
 8029c8c:	f000 f8b6 	bl	8029dfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8029c90:	e099      	b.n	8029dc6 <HAL_UART_IRQHandler+0x50e>
 8029c92:	bf00      	nop
 8029c94:	0802a033 	.word	0x0802a033
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8029c98:	687b      	ldr	r3, [r7, #4]
 8029c9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8029c9c:	687b      	ldr	r3, [r7, #4]
 8029c9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8029ca0:	b29b      	uxth	r3, r3
 8029ca2:	1ad3      	subs	r3, r2, r3
 8029ca4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8029ca8:	687b      	ldr	r3, [r7, #4]
 8029caa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8029cac:	b29b      	uxth	r3, r3
 8029cae:	2b00      	cmp	r3, #0
 8029cb0:	f000 808b 	beq.w	8029dca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8029cb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8029cb8:	2b00      	cmp	r3, #0
 8029cba:	f000 8086 	beq.w	8029dca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8029cbe:	687b      	ldr	r3, [r7, #4]
 8029cc0:	681b      	ldr	r3, [r3, #0]
 8029cc2:	330c      	adds	r3, #12
 8029cc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8029cc8:	e853 3f00 	ldrex	r3, [r3]
 8029ccc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8029cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8029cd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8029cd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8029cd8:	687b      	ldr	r3, [r7, #4]
 8029cda:	681b      	ldr	r3, [r3, #0]
 8029cdc:	330c      	adds	r3, #12
 8029cde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8029ce2:	647a      	str	r2, [r7, #68]	; 0x44
 8029ce4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029ce6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8029ce8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8029cea:	e841 2300 	strex	r3, r2, [r1]
 8029cee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8029cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8029cf2:	2b00      	cmp	r3, #0
 8029cf4:	d1e3      	bne.n	8029cbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029cf6:	687b      	ldr	r3, [r7, #4]
 8029cf8:	681b      	ldr	r3, [r3, #0]
 8029cfa:	3314      	adds	r3, #20
 8029cfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029d00:	e853 3f00 	ldrex	r3, [r3]
 8029d04:	623b      	str	r3, [r7, #32]
   return(result);
 8029d06:	6a3b      	ldr	r3, [r7, #32]
 8029d08:	f023 0301 	bic.w	r3, r3, #1
 8029d0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8029d10:	687b      	ldr	r3, [r7, #4]
 8029d12:	681b      	ldr	r3, [r3, #0]
 8029d14:	3314      	adds	r3, #20
 8029d16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8029d1a:	633a      	str	r2, [r7, #48]	; 0x30
 8029d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029d1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8029d20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8029d22:	e841 2300 	strex	r3, r2, [r1]
 8029d26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8029d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8029d2a:	2b00      	cmp	r3, #0
 8029d2c:	d1e3      	bne.n	8029cf6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8029d2e:	687b      	ldr	r3, [r7, #4]
 8029d30:	2220      	movs	r2, #32
 8029d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029d36:	687b      	ldr	r3, [r7, #4]
 8029d38:	2200      	movs	r2, #0
 8029d3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029d3c:	687b      	ldr	r3, [r7, #4]
 8029d3e:	681b      	ldr	r3, [r3, #0]
 8029d40:	330c      	adds	r3, #12
 8029d42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029d44:	693b      	ldr	r3, [r7, #16]
 8029d46:	e853 3f00 	ldrex	r3, [r3]
 8029d4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8029d4c:	68fb      	ldr	r3, [r7, #12]
 8029d4e:	f023 0310 	bic.w	r3, r3, #16
 8029d52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8029d56:	687b      	ldr	r3, [r7, #4]
 8029d58:	681b      	ldr	r3, [r3, #0]
 8029d5a:	330c      	adds	r3, #12
 8029d5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8029d60:	61fa      	str	r2, [r7, #28]
 8029d62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029d64:	69b9      	ldr	r1, [r7, #24]
 8029d66:	69fa      	ldr	r2, [r7, #28]
 8029d68:	e841 2300 	strex	r3, r2, [r1]
 8029d6c:	617b      	str	r3, [r7, #20]
   return(result);
 8029d6e:	697b      	ldr	r3, [r7, #20]
 8029d70:	2b00      	cmp	r3, #0
 8029d72:	d1e3      	bne.n	8029d3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8029d74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8029d78:	4619      	mov	r1, r3
 8029d7a:	6878      	ldr	r0, [r7, #4]
 8029d7c:	f000 f83e 	bl	8029dfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8029d80:	e023      	b.n	8029dca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8029d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8029d8a:	2b00      	cmp	r3, #0
 8029d8c:	d009      	beq.n	8029da2 <HAL_UART_IRQHandler+0x4ea>
 8029d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8029d96:	2b00      	cmp	r3, #0
 8029d98:	d003      	beq.n	8029da2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8029d9a:	6878      	ldr	r0, [r7, #4]
 8029d9c:	f000 f95d 	bl	802a05a <UART_Transmit_IT>
    return;
 8029da0:	e014      	b.n	8029dcc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8029da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029daa:	2b00      	cmp	r3, #0
 8029dac:	d00e      	beq.n	8029dcc <HAL_UART_IRQHandler+0x514>
 8029dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029db6:	2b00      	cmp	r3, #0
 8029db8:	d008      	beq.n	8029dcc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8029dba:	6878      	ldr	r0, [r7, #4]
 8029dbc:	f000 f99d 	bl	802a0fa <UART_EndTransmit_IT>
    return;
 8029dc0:	e004      	b.n	8029dcc <HAL_UART_IRQHandler+0x514>
    return;
 8029dc2:	bf00      	nop
 8029dc4:	e002      	b.n	8029dcc <HAL_UART_IRQHandler+0x514>
      return;
 8029dc6:	bf00      	nop
 8029dc8:	e000      	b.n	8029dcc <HAL_UART_IRQHandler+0x514>
      return;
 8029dca:	bf00      	nop
  }
}
 8029dcc:	37e8      	adds	r7, #232	; 0xe8
 8029dce:	46bd      	mov	sp, r7
 8029dd0:	bd80      	pop	{r7, pc}
 8029dd2:	bf00      	nop

08029dd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8029dd4:	b480      	push	{r7}
 8029dd6:	b083      	sub	sp, #12
 8029dd8:	af00      	add	r7, sp, #0
 8029dda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8029ddc:	bf00      	nop
 8029dde:	370c      	adds	r7, #12
 8029de0:	46bd      	mov	sp, r7
 8029de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029de6:	4770      	bx	lr

08029de8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8029de8:	b480      	push	{r7}
 8029dea:	b083      	sub	sp, #12
 8029dec:	af00      	add	r7, sp, #0
 8029dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8029df0:	bf00      	nop
 8029df2:	370c      	adds	r7, #12
 8029df4:	46bd      	mov	sp, r7
 8029df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029dfa:	4770      	bx	lr

08029dfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8029dfc:	b480      	push	{r7}
 8029dfe:	b083      	sub	sp, #12
 8029e00:	af00      	add	r7, sp, #0
 8029e02:	6078      	str	r0, [r7, #4]
 8029e04:	460b      	mov	r3, r1
 8029e06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8029e08:	bf00      	nop
 8029e0a:	370c      	adds	r7, #12
 8029e0c:	46bd      	mov	sp, r7
 8029e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029e12:	4770      	bx	lr

08029e14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8029e14:	b580      	push	{r7, lr}
 8029e16:	b090      	sub	sp, #64	; 0x40
 8029e18:	af00      	add	r7, sp, #0
 8029e1a:	60f8      	str	r0, [r7, #12]
 8029e1c:	60b9      	str	r1, [r7, #8]
 8029e1e:	603b      	str	r3, [r7, #0]
 8029e20:	4613      	mov	r3, r2
 8029e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8029e24:	e050      	b.n	8029ec8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8029e26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8029e2c:	d04c      	beq.n	8029ec8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8029e2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029e30:	2b00      	cmp	r3, #0
 8029e32:	d007      	beq.n	8029e44 <UART_WaitOnFlagUntilTimeout+0x30>
 8029e34:	f7f9 fbb4 	bl	80235a0 <HAL_GetTick>
 8029e38:	4602      	mov	r2, r0
 8029e3a:	683b      	ldr	r3, [r7, #0]
 8029e3c:	1ad3      	subs	r3, r2, r3
 8029e3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8029e40:	429a      	cmp	r2, r3
 8029e42:	d241      	bcs.n	8029ec8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8029e44:	68fb      	ldr	r3, [r7, #12]
 8029e46:	681b      	ldr	r3, [r3, #0]
 8029e48:	330c      	adds	r3, #12
 8029e4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8029e4e:	e853 3f00 	ldrex	r3, [r3]
 8029e52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8029e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029e56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8029e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8029e5c:	68fb      	ldr	r3, [r7, #12]
 8029e5e:	681b      	ldr	r3, [r3, #0]
 8029e60:	330c      	adds	r3, #12
 8029e62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8029e64:	637a      	str	r2, [r7, #52]	; 0x34
 8029e66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029e68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8029e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8029e6c:	e841 2300 	strex	r3, r2, [r1]
 8029e70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8029e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8029e74:	2b00      	cmp	r3, #0
 8029e76:	d1e5      	bne.n	8029e44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029e78:	68fb      	ldr	r3, [r7, #12]
 8029e7a:	681b      	ldr	r3, [r3, #0]
 8029e7c:	3314      	adds	r3, #20
 8029e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029e80:	697b      	ldr	r3, [r7, #20]
 8029e82:	e853 3f00 	ldrex	r3, [r3]
 8029e86:	613b      	str	r3, [r7, #16]
   return(result);
 8029e88:	693b      	ldr	r3, [r7, #16]
 8029e8a:	f023 0301 	bic.w	r3, r3, #1
 8029e8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8029e90:	68fb      	ldr	r3, [r7, #12]
 8029e92:	681b      	ldr	r3, [r3, #0]
 8029e94:	3314      	adds	r3, #20
 8029e96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8029e98:	623a      	str	r2, [r7, #32]
 8029e9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029e9c:	69f9      	ldr	r1, [r7, #28]
 8029e9e:	6a3a      	ldr	r2, [r7, #32]
 8029ea0:	e841 2300 	strex	r3, r2, [r1]
 8029ea4:	61bb      	str	r3, [r7, #24]
   return(result);
 8029ea6:	69bb      	ldr	r3, [r7, #24]
 8029ea8:	2b00      	cmp	r3, #0
 8029eaa:	d1e5      	bne.n	8029e78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8029eac:	68fb      	ldr	r3, [r7, #12]
 8029eae:	2220      	movs	r2, #32
 8029eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8029eb4:	68fb      	ldr	r3, [r7, #12]
 8029eb6:	2220      	movs	r2, #32
 8029eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8029ebc:	68fb      	ldr	r3, [r7, #12]
 8029ebe:	2200      	movs	r2, #0
 8029ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8029ec4:	2303      	movs	r3, #3
 8029ec6:	e00f      	b.n	8029ee8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8029ec8:	68fb      	ldr	r3, [r7, #12]
 8029eca:	681b      	ldr	r3, [r3, #0]
 8029ecc:	681a      	ldr	r2, [r3, #0]
 8029ece:	68bb      	ldr	r3, [r7, #8]
 8029ed0:	4013      	ands	r3, r2
 8029ed2:	68ba      	ldr	r2, [r7, #8]
 8029ed4:	429a      	cmp	r2, r3
 8029ed6:	bf0c      	ite	eq
 8029ed8:	2301      	moveq	r3, #1
 8029eda:	2300      	movne	r3, #0
 8029edc:	b2db      	uxtb	r3, r3
 8029ede:	461a      	mov	r2, r3
 8029ee0:	79fb      	ldrb	r3, [r7, #7]
 8029ee2:	429a      	cmp	r2, r3
 8029ee4:	d09f      	beq.n	8029e26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8029ee6:	2300      	movs	r3, #0
}
 8029ee8:	4618      	mov	r0, r3
 8029eea:	3740      	adds	r7, #64	; 0x40
 8029eec:	46bd      	mov	sp, r7
 8029eee:	bd80      	pop	{r7, pc}

08029ef0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8029ef0:	b480      	push	{r7}
 8029ef2:	b085      	sub	sp, #20
 8029ef4:	af00      	add	r7, sp, #0
 8029ef6:	60f8      	str	r0, [r7, #12]
 8029ef8:	60b9      	str	r1, [r7, #8]
 8029efa:	4613      	mov	r3, r2
 8029efc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8029efe:	68fb      	ldr	r3, [r7, #12]
 8029f00:	68ba      	ldr	r2, [r7, #8]
 8029f02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8029f04:	68fb      	ldr	r3, [r7, #12]
 8029f06:	88fa      	ldrh	r2, [r7, #6]
 8029f08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8029f0a:	68fb      	ldr	r3, [r7, #12]
 8029f0c:	88fa      	ldrh	r2, [r7, #6]
 8029f0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029f10:	68fb      	ldr	r3, [r7, #12]
 8029f12:	2200      	movs	r2, #0
 8029f14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8029f16:	68fb      	ldr	r3, [r7, #12]
 8029f18:	2222      	movs	r2, #34	; 0x22
 8029f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8029f1e:	68fb      	ldr	r3, [r7, #12]
 8029f20:	2200      	movs	r2, #0
 8029f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8029f26:	68fb      	ldr	r3, [r7, #12]
 8029f28:	691b      	ldr	r3, [r3, #16]
 8029f2a:	2b00      	cmp	r3, #0
 8029f2c:	d007      	beq.n	8029f3e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8029f2e:	68fb      	ldr	r3, [r7, #12]
 8029f30:	681b      	ldr	r3, [r3, #0]
 8029f32:	68da      	ldr	r2, [r3, #12]
 8029f34:	68fb      	ldr	r3, [r7, #12]
 8029f36:	681b      	ldr	r3, [r3, #0]
 8029f38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8029f3c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8029f3e:	68fb      	ldr	r3, [r7, #12]
 8029f40:	681b      	ldr	r3, [r3, #0]
 8029f42:	695a      	ldr	r2, [r3, #20]
 8029f44:	68fb      	ldr	r3, [r7, #12]
 8029f46:	681b      	ldr	r3, [r3, #0]
 8029f48:	f042 0201 	orr.w	r2, r2, #1
 8029f4c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8029f4e:	68fb      	ldr	r3, [r7, #12]
 8029f50:	681b      	ldr	r3, [r3, #0]
 8029f52:	68da      	ldr	r2, [r3, #12]
 8029f54:	68fb      	ldr	r3, [r7, #12]
 8029f56:	681b      	ldr	r3, [r3, #0]
 8029f58:	f042 0220 	orr.w	r2, r2, #32
 8029f5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8029f5e:	2300      	movs	r3, #0
}
 8029f60:	4618      	mov	r0, r3
 8029f62:	3714      	adds	r7, #20
 8029f64:	46bd      	mov	sp, r7
 8029f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029f6a:	4770      	bx	lr

08029f6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8029f6c:	b480      	push	{r7}
 8029f6e:	b095      	sub	sp, #84	; 0x54
 8029f70:	af00      	add	r7, sp, #0
 8029f72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8029f74:	687b      	ldr	r3, [r7, #4]
 8029f76:	681b      	ldr	r3, [r3, #0]
 8029f78:	330c      	adds	r3, #12
 8029f7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8029f7e:	e853 3f00 	ldrex	r3, [r3]
 8029f82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8029f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8029f86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8029f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8029f8c:	687b      	ldr	r3, [r7, #4]
 8029f8e:	681b      	ldr	r3, [r3, #0]
 8029f90:	330c      	adds	r3, #12
 8029f92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8029f94:	643a      	str	r2, [r7, #64]	; 0x40
 8029f96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029f98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8029f9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8029f9c:	e841 2300 	strex	r3, r2, [r1]
 8029fa0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8029fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8029fa4:	2b00      	cmp	r3, #0
 8029fa6:	d1e5      	bne.n	8029f74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029fa8:	687b      	ldr	r3, [r7, #4]
 8029faa:	681b      	ldr	r3, [r3, #0]
 8029fac:	3314      	adds	r3, #20
 8029fae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029fb0:	6a3b      	ldr	r3, [r7, #32]
 8029fb2:	e853 3f00 	ldrex	r3, [r3]
 8029fb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8029fb8:	69fb      	ldr	r3, [r7, #28]
 8029fba:	f023 0301 	bic.w	r3, r3, #1
 8029fbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8029fc0:	687b      	ldr	r3, [r7, #4]
 8029fc2:	681b      	ldr	r3, [r3, #0]
 8029fc4:	3314      	adds	r3, #20
 8029fc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8029fc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8029fca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8029fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8029fd0:	e841 2300 	strex	r3, r2, [r1]
 8029fd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8029fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029fd8:	2b00      	cmp	r3, #0
 8029fda:	d1e5      	bne.n	8029fa8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8029fdc:	687b      	ldr	r3, [r7, #4]
 8029fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8029fe0:	2b01      	cmp	r3, #1
 8029fe2:	d119      	bne.n	802a018 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029fe4:	687b      	ldr	r3, [r7, #4]
 8029fe6:	681b      	ldr	r3, [r3, #0]
 8029fe8:	330c      	adds	r3, #12
 8029fea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029fec:	68fb      	ldr	r3, [r7, #12]
 8029fee:	e853 3f00 	ldrex	r3, [r3]
 8029ff2:	60bb      	str	r3, [r7, #8]
   return(result);
 8029ff4:	68bb      	ldr	r3, [r7, #8]
 8029ff6:	f023 0310 	bic.w	r3, r3, #16
 8029ffa:	647b      	str	r3, [r7, #68]	; 0x44
 8029ffc:	687b      	ldr	r3, [r7, #4]
 8029ffe:	681b      	ldr	r3, [r3, #0]
 802a000:	330c      	adds	r3, #12
 802a002:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802a004:	61ba      	str	r2, [r7, #24]
 802a006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802a008:	6979      	ldr	r1, [r7, #20]
 802a00a:	69ba      	ldr	r2, [r7, #24]
 802a00c:	e841 2300 	strex	r3, r2, [r1]
 802a010:	613b      	str	r3, [r7, #16]
   return(result);
 802a012:	693b      	ldr	r3, [r7, #16]
 802a014:	2b00      	cmp	r3, #0
 802a016:	d1e5      	bne.n	8029fe4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 802a018:	687b      	ldr	r3, [r7, #4]
 802a01a:	2220      	movs	r2, #32
 802a01c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802a020:	687b      	ldr	r3, [r7, #4]
 802a022:	2200      	movs	r2, #0
 802a024:	631a      	str	r2, [r3, #48]	; 0x30
}
 802a026:	bf00      	nop
 802a028:	3754      	adds	r7, #84	; 0x54
 802a02a:	46bd      	mov	sp, r7
 802a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a030:	4770      	bx	lr

0802a032 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802a032:	b580      	push	{r7, lr}
 802a034:	b084      	sub	sp, #16
 802a036:	af00      	add	r7, sp, #0
 802a038:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802a03a:	687b      	ldr	r3, [r7, #4]
 802a03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a03e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802a040:	68fb      	ldr	r3, [r7, #12]
 802a042:	2200      	movs	r2, #0
 802a044:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 802a046:	68fb      	ldr	r3, [r7, #12]
 802a048:	2200      	movs	r2, #0
 802a04a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802a04c:	68f8      	ldr	r0, [r7, #12]
 802a04e:	f7ff fecb 	bl	8029de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802a052:	bf00      	nop
 802a054:	3710      	adds	r7, #16
 802a056:	46bd      	mov	sp, r7
 802a058:	bd80      	pop	{r7, pc}

0802a05a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802a05a:	b480      	push	{r7}
 802a05c:	b085      	sub	sp, #20
 802a05e:	af00      	add	r7, sp, #0
 802a060:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802a062:	687b      	ldr	r3, [r7, #4]
 802a064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802a068:	b2db      	uxtb	r3, r3
 802a06a:	2b21      	cmp	r3, #33	; 0x21
 802a06c:	d13e      	bne.n	802a0ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802a06e:	687b      	ldr	r3, [r7, #4]
 802a070:	689b      	ldr	r3, [r3, #8]
 802a072:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802a076:	d114      	bne.n	802a0a2 <UART_Transmit_IT+0x48>
 802a078:	687b      	ldr	r3, [r7, #4]
 802a07a:	691b      	ldr	r3, [r3, #16]
 802a07c:	2b00      	cmp	r3, #0
 802a07e:	d110      	bne.n	802a0a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 802a080:	687b      	ldr	r3, [r7, #4]
 802a082:	6a1b      	ldr	r3, [r3, #32]
 802a084:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 802a086:	68fb      	ldr	r3, [r7, #12]
 802a088:	881b      	ldrh	r3, [r3, #0]
 802a08a:	461a      	mov	r2, r3
 802a08c:	687b      	ldr	r3, [r7, #4]
 802a08e:	681b      	ldr	r3, [r3, #0]
 802a090:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802a094:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 802a096:	687b      	ldr	r3, [r7, #4]
 802a098:	6a1b      	ldr	r3, [r3, #32]
 802a09a:	1c9a      	adds	r2, r3, #2
 802a09c:	687b      	ldr	r3, [r7, #4]
 802a09e:	621a      	str	r2, [r3, #32]
 802a0a0:	e008      	b.n	802a0b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 802a0a2:	687b      	ldr	r3, [r7, #4]
 802a0a4:	6a1b      	ldr	r3, [r3, #32]
 802a0a6:	1c59      	adds	r1, r3, #1
 802a0a8:	687a      	ldr	r2, [r7, #4]
 802a0aa:	6211      	str	r1, [r2, #32]
 802a0ac:	781a      	ldrb	r2, [r3, #0]
 802a0ae:	687b      	ldr	r3, [r7, #4]
 802a0b0:	681b      	ldr	r3, [r3, #0]
 802a0b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 802a0b4:	687b      	ldr	r3, [r7, #4]
 802a0b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802a0b8:	b29b      	uxth	r3, r3
 802a0ba:	3b01      	subs	r3, #1
 802a0bc:	b29b      	uxth	r3, r3
 802a0be:	687a      	ldr	r2, [r7, #4]
 802a0c0:	4619      	mov	r1, r3
 802a0c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 802a0c4:	2b00      	cmp	r3, #0
 802a0c6:	d10f      	bne.n	802a0e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 802a0c8:	687b      	ldr	r3, [r7, #4]
 802a0ca:	681b      	ldr	r3, [r3, #0]
 802a0cc:	68da      	ldr	r2, [r3, #12]
 802a0ce:	687b      	ldr	r3, [r7, #4]
 802a0d0:	681b      	ldr	r3, [r3, #0]
 802a0d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802a0d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 802a0d8:	687b      	ldr	r3, [r7, #4]
 802a0da:	681b      	ldr	r3, [r3, #0]
 802a0dc:	68da      	ldr	r2, [r3, #12]
 802a0de:	687b      	ldr	r3, [r7, #4]
 802a0e0:	681b      	ldr	r3, [r3, #0]
 802a0e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802a0e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 802a0e8:	2300      	movs	r3, #0
 802a0ea:	e000      	b.n	802a0ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 802a0ec:	2302      	movs	r3, #2
  }
}
 802a0ee:	4618      	mov	r0, r3
 802a0f0:	3714      	adds	r7, #20
 802a0f2:	46bd      	mov	sp, r7
 802a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a0f8:	4770      	bx	lr

0802a0fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 802a0fa:	b580      	push	{r7, lr}
 802a0fc:	b082      	sub	sp, #8
 802a0fe:	af00      	add	r7, sp, #0
 802a100:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 802a102:	687b      	ldr	r3, [r7, #4]
 802a104:	681b      	ldr	r3, [r3, #0]
 802a106:	68da      	ldr	r2, [r3, #12]
 802a108:	687b      	ldr	r3, [r7, #4]
 802a10a:	681b      	ldr	r3, [r3, #0]
 802a10c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802a110:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802a112:	687b      	ldr	r3, [r7, #4]
 802a114:	2220      	movs	r2, #32
 802a116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802a11a:	6878      	ldr	r0, [r7, #4]
 802a11c:	f7ff fe5a 	bl	8029dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 802a120:	2300      	movs	r3, #0
}
 802a122:	4618      	mov	r0, r3
 802a124:	3708      	adds	r7, #8
 802a126:	46bd      	mov	sp, r7
 802a128:	bd80      	pop	{r7, pc}

0802a12a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 802a12a:	b580      	push	{r7, lr}
 802a12c:	b08c      	sub	sp, #48	; 0x30
 802a12e:	af00      	add	r7, sp, #0
 802a130:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802a132:	687b      	ldr	r3, [r7, #4]
 802a134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 802a138:	b2db      	uxtb	r3, r3
 802a13a:	2b22      	cmp	r3, #34	; 0x22
 802a13c:	f040 80ab 	bne.w	802a296 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802a140:	687b      	ldr	r3, [r7, #4]
 802a142:	689b      	ldr	r3, [r3, #8]
 802a144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802a148:	d117      	bne.n	802a17a <UART_Receive_IT+0x50>
 802a14a:	687b      	ldr	r3, [r7, #4]
 802a14c:	691b      	ldr	r3, [r3, #16]
 802a14e:	2b00      	cmp	r3, #0
 802a150:	d113      	bne.n	802a17a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 802a152:	2300      	movs	r3, #0
 802a154:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 802a156:	687b      	ldr	r3, [r7, #4]
 802a158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a15a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802a15c:	687b      	ldr	r3, [r7, #4]
 802a15e:	681b      	ldr	r3, [r3, #0]
 802a160:	685b      	ldr	r3, [r3, #4]
 802a162:	b29b      	uxth	r3, r3
 802a164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802a168:	b29a      	uxth	r2, r3
 802a16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a16c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 802a16e:	687b      	ldr	r3, [r7, #4]
 802a170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a172:	1c9a      	adds	r2, r3, #2
 802a174:	687b      	ldr	r3, [r7, #4]
 802a176:	629a      	str	r2, [r3, #40]	; 0x28
 802a178:	e026      	b.n	802a1c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 802a17a:	687b      	ldr	r3, [r7, #4]
 802a17c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a17e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 802a180:	2300      	movs	r3, #0
 802a182:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 802a184:	687b      	ldr	r3, [r7, #4]
 802a186:	689b      	ldr	r3, [r3, #8]
 802a188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802a18c:	d007      	beq.n	802a19e <UART_Receive_IT+0x74>
 802a18e:	687b      	ldr	r3, [r7, #4]
 802a190:	689b      	ldr	r3, [r3, #8]
 802a192:	2b00      	cmp	r3, #0
 802a194:	d10a      	bne.n	802a1ac <UART_Receive_IT+0x82>
 802a196:	687b      	ldr	r3, [r7, #4]
 802a198:	691b      	ldr	r3, [r3, #16]
 802a19a:	2b00      	cmp	r3, #0
 802a19c:	d106      	bne.n	802a1ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802a19e:	687b      	ldr	r3, [r7, #4]
 802a1a0:	681b      	ldr	r3, [r3, #0]
 802a1a2:	685b      	ldr	r3, [r3, #4]
 802a1a4:	b2da      	uxtb	r2, r3
 802a1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a1a8:	701a      	strb	r2, [r3, #0]
 802a1aa:	e008      	b.n	802a1be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802a1ac:	687b      	ldr	r3, [r7, #4]
 802a1ae:	681b      	ldr	r3, [r3, #0]
 802a1b0:	685b      	ldr	r3, [r3, #4]
 802a1b2:	b2db      	uxtb	r3, r3
 802a1b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802a1b8:	b2da      	uxtb	r2, r3
 802a1ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a1bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 802a1be:	687b      	ldr	r3, [r7, #4]
 802a1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a1c2:	1c5a      	adds	r2, r3, #1
 802a1c4:	687b      	ldr	r3, [r7, #4]
 802a1c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 802a1c8:	687b      	ldr	r3, [r7, #4]
 802a1ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802a1cc:	b29b      	uxth	r3, r3
 802a1ce:	3b01      	subs	r3, #1
 802a1d0:	b29b      	uxth	r3, r3
 802a1d2:	687a      	ldr	r2, [r7, #4]
 802a1d4:	4619      	mov	r1, r3
 802a1d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 802a1d8:	2b00      	cmp	r3, #0
 802a1da:	d15a      	bne.n	802a292 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 802a1dc:	687b      	ldr	r3, [r7, #4]
 802a1de:	681b      	ldr	r3, [r3, #0]
 802a1e0:	68da      	ldr	r2, [r3, #12]
 802a1e2:	687b      	ldr	r3, [r7, #4]
 802a1e4:	681b      	ldr	r3, [r3, #0]
 802a1e6:	f022 0220 	bic.w	r2, r2, #32
 802a1ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 802a1ec:	687b      	ldr	r3, [r7, #4]
 802a1ee:	681b      	ldr	r3, [r3, #0]
 802a1f0:	68da      	ldr	r2, [r3, #12]
 802a1f2:	687b      	ldr	r3, [r7, #4]
 802a1f4:	681b      	ldr	r3, [r3, #0]
 802a1f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802a1fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 802a1fc:	687b      	ldr	r3, [r7, #4]
 802a1fe:	681b      	ldr	r3, [r3, #0]
 802a200:	695a      	ldr	r2, [r3, #20]
 802a202:	687b      	ldr	r3, [r7, #4]
 802a204:	681b      	ldr	r3, [r3, #0]
 802a206:	f022 0201 	bic.w	r2, r2, #1
 802a20a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 802a20c:	687b      	ldr	r3, [r7, #4]
 802a20e:	2220      	movs	r2, #32
 802a210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802a214:	687b      	ldr	r3, [r7, #4]
 802a216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a218:	2b01      	cmp	r3, #1
 802a21a:	d135      	bne.n	802a288 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802a21c:	687b      	ldr	r3, [r7, #4]
 802a21e:	2200      	movs	r2, #0
 802a220:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802a222:	687b      	ldr	r3, [r7, #4]
 802a224:	681b      	ldr	r3, [r3, #0]
 802a226:	330c      	adds	r3, #12
 802a228:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802a22a:	697b      	ldr	r3, [r7, #20]
 802a22c:	e853 3f00 	ldrex	r3, [r3]
 802a230:	613b      	str	r3, [r7, #16]
   return(result);
 802a232:	693b      	ldr	r3, [r7, #16]
 802a234:	f023 0310 	bic.w	r3, r3, #16
 802a238:	627b      	str	r3, [r7, #36]	; 0x24
 802a23a:	687b      	ldr	r3, [r7, #4]
 802a23c:	681b      	ldr	r3, [r3, #0]
 802a23e:	330c      	adds	r3, #12
 802a240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802a242:	623a      	str	r2, [r7, #32]
 802a244:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802a246:	69f9      	ldr	r1, [r7, #28]
 802a248:	6a3a      	ldr	r2, [r7, #32]
 802a24a:	e841 2300 	strex	r3, r2, [r1]
 802a24e:	61bb      	str	r3, [r7, #24]
   return(result);
 802a250:	69bb      	ldr	r3, [r7, #24]
 802a252:	2b00      	cmp	r3, #0
 802a254:	d1e5      	bne.n	802a222 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 802a256:	687b      	ldr	r3, [r7, #4]
 802a258:	681b      	ldr	r3, [r3, #0]
 802a25a:	681b      	ldr	r3, [r3, #0]
 802a25c:	f003 0310 	and.w	r3, r3, #16
 802a260:	2b10      	cmp	r3, #16
 802a262:	d10a      	bne.n	802a27a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 802a264:	2300      	movs	r3, #0
 802a266:	60fb      	str	r3, [r7, #12]
 802a268:	687b      	ldr	r3, [r7, #4]
 802a26a:	681b      	ldr	r3, [r3, #0]
 802a26c:	681b      	ldr	r3, [r3, #0]
 802a26e:	60fb      	str	r3, [r7, #12]
 802a270:	687b      	ldr	r3, [r7, #4]
 802a272:	681b      	ldr	r3, [r3, #0]
 802a274:	685b      	ldr	r3, [r3, #4]
 802a276:	60fb      	str	r3, [r7, #12]
 802a278:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802a27a:	687b      	ldr	r3, [r7, #4]
 802a27c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 802a27e:	4619      	mov	r1, r3
 802a280:	6878      	ldr	r0, [r7, #4]
 802a282:	f7ff fdbb 	bl	8029dfc <HAL_UARTEx_RxEventCallback>
 802a286:	e002      	b.n	802a28e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 802a288:	6878      	ldr	r0, [r7, #4]
 802a28a:	f7f6 fe59 	bl	8020f40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 802a28e:	2300      	movs	r3, #0
 802a290:	e002      	b.n	802a298 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 802a292:	2300      	movs	r3, #0
 802a294:	e000      	b.n	802a298 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 802a296:	2302      	movs	r3, #2
  }
}
 802a298:	4618      	mov	r0, r3
 802a29a:	3730      	adds	r7, #48	; 0x30
 802a29c:	46bd      	mov	sp, r7
 802a29e:	bd80      	pop	{r7, pc}

0802a2a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802a2a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802a2a4:	b0c0      	sub	sp, #256	; 0x100
 802a2a6:	af00      	add	r7, sp, #0
 802a2a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802a2ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2b0:	681b      	ldr	r3, [r3, #0]
 802a2b2:	691b      	ldr	r3, [r3, #16]
 802a2b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 802a2b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2bc:	68d9      	ldr	r1, [r3, #12]
 802a2be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2c2:	681a      	ldr	r2, [r3, #0]
 802a2c4:	ea40 0301 	orr.w	r3, r0, r1
 802a2c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 802a2ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2ce:	689a      	ldr	r2, [r3, #8]
 802a2d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2d4:	691b      	ldr	r3, [r3, #16]
 802a2d6:	431a      	orrs	r2, r3
 802a2d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2dc:	695b      	ldr	r3, [r3, #20]
 802a2de:	431a      	orrs	r2, r3
 802a2e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2e4:	69db      	ldr	r3, [r3, #28]
 802a2e6:	4313      	orrs	r3, r2
 802a2e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 802a2ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a2f0:	681b      	ldr	r3, [r3, #0]
 802a2f2:	68db      	ldr	r3, [r3, #12]
 802a2f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 802a2f8:	f021 010c 	bic.w	r1, r1, #12
 802a2fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a300:	681a      	ldr	r2, [r3, #0]
 802a302:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 802a306:	430b      	orrs	r3, r1
 802a308:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 802a30a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a30e:	681b      	ldr	r3, [r3, #0]
 802a310:	695b      	ldr	r3, [r3, #20]
 802a312:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 802a316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a31a:	6999      	ldr	r1, [r3, #24]
 802a31c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a320:	681a      	ldr	r2, [r3, #0]
 802a322:	ea40 0301 	orr.w	r3, r0, r1
 802a326:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802a328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a32c:	681a      	ldr	r2, [r3, #0]
 802a32e:	4b8f      	ldr	r3, [pc, #572]	; (802a56c <UART_SetConfig+0x2cc>)
 802a330:	429a      	cmp	r2, r3
 802a332:	d005      	beq.n	802a340 <UART_SetConfig+0xa0>
 802a334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a338:	681a      	ldr	r2, [r3, #0]
 802a33a:	4b8d      	ldr	r3, [pc, #564]	; (802a570 <UART_SetConfig+0x2d0>)
 802a33c:	429a      	cmp	r2, r3
 802a33e:	d104      	bne.n	802a34a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 802a340:	f7fd fcb2 	bl	8027ca8 <HAL_RCC_GetPCLK2Freq>
 802a344:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 802a348:	e003      	b.n	802a352 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 802a34a:	f7fd fc99 	bl	8027c80 <HAL_RCC_GetPCLK1Freq>
 802a34e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802a352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a356:	69db      	ldr	r3, [r3, #28]
 802a358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802a35c:	f040 810c 	bne.w	802a578 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802a360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a364:	2200      	movs	r2, #0
 802a366:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 802a36a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 802a36e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 802a372:	4622      	mov	r2, r4
 802a374:	462b      	mov	r3, r5
 802a376:	1891      	adds	r1, r2, r2
 802a378:	65b9      	str	r1, [r7, #88]	; 0x58
 802a37a:	415b      	adcs	r3, r3
 802a37c:	65fb      	str	r3, [r7, #92]	; 0x5c
 802a37e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 802a382:	4621      	mov	r1, r4
 802a384:	eb12 0801 	adds.w	r8, r2, r1
 802a388:	4629      	mov	r1, r5
 802a38a:	eb43 0901 	adc.w	r9, r3, r1
 802a38e:	f04f 0200 	mov.w	r2, #0
 802a392:	f04f 0300 	mov.w	r3, #0
 802a396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 802a39a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 802a39e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802a3a2:	4690      	mov	r8, r2
 802a3a4:	4699      	mov	r9, r3
 802a3a6:	4623      	mov	r3, r4
 802a3a8:	eb18 0303 	adds.w	r3, r8, r3
 802a3ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 802a3b0:	462b      	mov	r3, r5
 802a3b2:	eb49 0303 	adc.w	r3, r9, r3
 802a3b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 802a3ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a3be:	685b      	ldr	r3, [r3, #4]
 802a3c0:	2200      	movs	r2, #0
 802a3c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 802a3c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 802a3ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 802a3ce:	460b      	mov	r3, r1
 802a3d0:	18db      	adds	r3, r3, r3
 802a3d2:	653b      	str	r3, [r7, #80]	; 0x50
 802a3d4:	4613      	mov	r3, r2
 802a3d6:	eb42 0303 	adc.w	r3, r2, r3
 802a3da:	657b      	str	r3, [r7, #84]	; 0x54
 802a3dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 802a3e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 802a3e4:	f7f5 ff54 	bl	8020290 <__aeabi_uldivmod>
 802a3e8:	4602      	mov	r2, r0
 802a3ea:	460b      	mov	r3, r1
 802a3ec:	4b61      	ldr	r3, [pc, #388]	; (802a574 <UART_SetConfig+0x2d4>)
 802a3ee:	fba3 2302 	umull	r2, r3, r3, r2
 802a3f2:	095b      	lsrs	r3, r3, #5
 802a3f4:	011c      	lsls	r4, r3, #4
 802a3f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a3fa:	2200      	movs	r2, #0
 802a3fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 802a400:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 802a404:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 802a408:	4642      	mov	r2, r8
 802a40a:	464b      	mov	r3, r9
 802a40c:	1891      	adds	r1, r2, r2
 802a40e:	64b9      	str	r1, [r7, #72]	; 0x48
 802a410:	415b      	adcs	r3, r3
 802a412:	64fb      	str	r3, [r7, #76]	; 0x4c
 802a414:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 802a418:	4641      	mov	r1, r8
 802a41a:	eb12 0a01 	adds.w	sl, r2, r1
 802a41e:	4649      	mov	r1, r9
 802a420:	eb43 0b01 	adc.w	fp, r3, r1
 802a424:	f04f 0200 	mov.w	r2, #0
 802a428:	f04f 0300 	mov.w	r3, #0
 802a42c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 802a430:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 802a434:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802a438:	4692      	mov	sl, r2
 802a43a:	469b      	mov	fp, r3
 802a43c:	4643      	mov	r3, r8
 802a43e:	eb1a 0303 	adds.w	r3, sl, r3
 802a442:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 802a446:	464b      	mov	r3, r9
 802a448:	eb4b 0303 	adc.w	r3, fp, r3
 802a44c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 802a450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a454:	685b      	ldr	r3, [r3, #4]
 802a456:	2200      	movs	r2, #0
 802a458:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 802a45c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 802a460:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 802a464:	460b      	mov	r3, r1
 802a466:	18db      	adds	r3, r3, r3
 802a468:	643b      	str	r3, [r7, #64]	; 0x40
 802a46a:	4613      	mov	r3, r2
 802a46c:	eb42 0303 	adc.w	r3, r2, r3
 802a470:	647b      	str	r3, [r7, #68]	; 0x44
 802a472:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802a476:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 802a47a:	f7f5 ff09 	bl	8020290 <__aeabi_uldivmod>
 802a47e:	4602      	mov	r2, r0
 802a480:	460b      	mov	r3, r1
 802a482:	4611      	mov	r1, r2
 802a484:	4b3b      	ldr	r3, [pc, #236]	; (802a574 <UART_SetConfig+0x2d4>)
 802a486:	fba3 2301 	umull	r2, r3, r3, r1
 802a48a:	095b      	lsrs	r3, r3, #5
 802a48c:	2264      	movs	r2, #100	; 0x64
 802a48e:	fb02 f303 	mul.w	r3, r2, r3
 802a492:	1acb      	subs	r3, r1, r3
 802a494:	00db      	lsls	r3, r3, #3
 802a496:	f103 0232 	add.w	r2, r3, #50	; 0x32
 802a49a:	4b36      	ldr	r3, [pc, #216]	; (802a574 <UART_SetConfig+0x2d4>)
 802a49c:	fba3 2302 	umull	r2, r3, r3, r2
 802a4a0:	095b      	lsrs	r3, r3, #5
 802a4a2:	005b      	lsls	r3, r3, #1
 802a4a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 802a4a8:	441c      	add	r4, r3
 802a4aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a4ae:	2200      	movs	r2, #0
 802a4b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 802a4b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 802a4b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 802a4bc:	4642      	mov	r2, r8
 802a4be:	464b      	mov	r3, r9
 802a4c0:	1891      	adds	r1, r2, r2
 802a4c2:	63b9      	str	r1, [r7, #56]	; 0x38
 802a4c4:	415b      	adcs	r3, r3
 802a4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 802a4c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 802a4cc:	4641      	mov	r1, r8
 802a4ce:	1851      	adds	r1, r2, r1
 802a4d0:	6339      	str	r1, [r7, #48]	; 0x30
 802a4d2:	4649      	mov	r1, r9
 802a4d4:	414b      	adcs	r3, r1
 802a4d6:	637b      	str	r3, [r7, #52]	; 0x34
 802a4d8:	f04f 0200 	mov.w	r2, #0
 802a4dc:	f04f 0300 	mov.w	r3, #0
 802a4e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 802a4e4:	4659      	mov	r1, fp
 802a4e6:	00cb      	lsls	r3, r1, #3
 802a4e8:	4651      	mov	r1, sl
 802a4ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802a4ee:	4651      	mov	r1, sl
 802a4f0:	00ca      	lsls	r2, r1, #3
 802a4f2:	4610      	mov	r0, r2
 802a4f4:	4619      	mov	r1, r3
 802a4f6:	4603      	mov	r3, r0
 802a4f8:	4642      	mov	r2, r8
 802a4fa:	189b      	adds	r3, r3, r2
 802a4fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 802a500:	464b      	mov	r3, r9
 802a502:	460a      	mov	r2, r1
 802a504:	eb42 0303 	adc.w	r3, r2, r3
 802a508:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 802a50c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a510:	685b      	ldr	r3, [r3, #4]
 802a512:	2200      	movs	r2, #0
 802a514:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 802a518:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 802a51c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 802a520:	460b      	mov	r3, r1
 802a522:	18db      	adds	r3, r3, r3
 802a524:	62bb      	str	r3, [r7, #40]	; 0x28
 802a526:	4613      	mov	r3, r2
 802a528:	eb42 0303 	adc.w	r3, r2, r3
 802a52c:	62fb      	str	r3, [r7, #44]	; 0x2c
 802a52e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802a532:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 802a536:	f7f5 feab 	bl	8020290 <__aeabi_uldivmod>
 802a53a:	4602      	mov	r2, r0
 802a53c:	460b      	mov	r3, r1
 802a53e:	4b0d      	ldr	r3, [pc, #52]	; (802a574 <UART_SetConfig+0x2d4>)
 802a540:	fba3 1302 	umull	r1, r3, r3, r2
 802a544:	095b      	lsrs	r3, r3, #5
 802a546:	2164      	movs	r1, #100	; 0x64
 802a548:	fb01 f303 	mul.w	r3, r1, r3
 802a54c:	1ad3      	subs	r3, r2, r3
 802a54e:	00db      	lsls	r3, r3, #3
 802a550:	3332      	adds	r3, #50	; 0x32
 802a552:	4a08      	ldr	r2, [pc, #32]	; (802a574 <UART_SetConfig+0x2d4>)
 802a554:	fba2 2303 	umull	r2, r3, r2, r3
 802a558:	095b      	lsrs	r3, r3, #5
 802a55a:	f003 0207 	and.w	r2, r3, #7
 802a55e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a562:	681b      	ldr	r3, [r3, #0]
 802a564:	4422      	add	r2, r4
 802a566:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 802a568:	e105      	b.n	802a776 <UART_SetConfig+0x4d6>
 802a56a:	bf00      	nop
 802a56c:	40011000 	.word	0x40011000
 802a570:	40011400 	.word	0x40011400
 802a574:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802a578:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a57c:	2200      	movs	r2, #0
 802a57e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 802a582:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 802a586:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 802a58a:	4642      	mov	r2, r8
 802a58c:	464b      	mov	r3, r9
 802a58e:	1891      	adds	r1, r2, r2
 802a590:	6239      	str	r1, [r7, #32]
 802a592:	415b      	adcs	r3, r3
 802a594:	627b      	str	r3, [r7, #36]	; 0x24
 802a596:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802a59a:	4641      	mov	r1, r8
 802a59c:	1854      	adds	r4, r2, r1
 802a59e:	4649      	mov	r1, r9
 802a5a0:	eb43 0501 	adc.w	r5, r3, r1
 802a5a4:	f04f 0200 	mov.w	r2, #0
 802a5a8:	f04f 0300 	mov.w	r3, #0
 802a5ac:	00eb      	lsls	r3, r5, #3
 802a5ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802a5b2:	00e2      	lsls	r2, r4, #3
 802a5b4:	4614      	mov	r4, r2
 802a5b6:	461d      	mov	r5, r3
 802a5b8:	4643      	mov	r3, r8
 802a5ba:	18e3      	adds	r3, r4, r3
 802a5bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 802a5c0:	464b      	mov	r3, r9
 802a5c2:	eb45 0303 	adc.w	r3, r5, r3
 802a5c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 802a5ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a5ce:	685b      	ldr	r3, [r3, #4]
 802a5d0:	2200      	movs	r2, #0
 802a5d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 802a5d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 802a5da:	f04f 0200 	mov.w	r2, #0
 802a5de:	f04f 0300 	mov.w	r3, #0
 802a5e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 802a5e6:	4629      	mov	r1, r5
 802a5e8:	008b      	lsls	r3, r1, #2
 802a5ea:	4621      	mov	r1, r4
 802a5ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802a5f0:	4621      	mov	r1, r4
 802a5f2:	008a      	lsls	r2, r1, #2
 802a5f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 802a5f8:	f7f5 fe4a 	bl	8020290 <__aeabi_uldivmod>
 802a5fc:	4602      	mov	r2, r0
 802a5fe:	460b      	mov	r3, r1
 802a600:	4b60      	ldr	r3, [pc, #384]	; (802a784 <UART_SetConfig+0x4e4>)
 802a602:	fba3 2302 	umull	r2, r3, r3, r2
 802a606:	095b      	lsrs	r3, r3, #5
 802a608:	011c      	lsls	r4, r3, #4
 802a60a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a60e:	2200      	movs	r2, #0
 802a610:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 802a614:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 802a618:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 802a61c:	4642      	mov	r2, r8
 802a61e:	464b      	mov	r3, r9
 802a620:	1891      	adds	r1, r2, r2
 802a622:	61b9      	str	r1, [r7, #24]
 802a624:	415b      	adcs	r3, r3
 802a626:	61fb      	str	r3, [r7, #28]
 802a628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802a62c:	4641      	mov	r1, r8
 802a62e:	1851      	adds	r1, r2, r1
 802a630:	6139      	str	r1, [r7, #16]
 802a632:	4649      	mov	r1, r9
 802a634:	414b      	adcs	r3, r1
 802a636:	617b      	str	r3, [r7, #20]
 802a638:	f04f 0200 	mov.w	r2, #0
 802a63c:	f04f 0300 	mov.w	r3, #0
 802a640:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802a644:	4659      	mov	r1, fp
 802a646:	00cb      	lsls	r3, r1, #3
 802a648:	4651      	mov	r1, sl
 802a64a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802a64e:	4651      	mov	r1, sl
 802a650:	00ca      	lsls	r2, r1, #3
 802a652:	4610      	mov	r0, r2
 802a654:	4619      	mov	r1, r3
 802a656:	4603      	mov	r3, r0
 802a658:	4642      	mov	r2, r8
 802a65a:	189b      	adds	r3, r3, r2
 802a65c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 802a660:	464b      	mov	r3, r9
 802a662:	460a      	mov	r2, r1
 802a664:	eb42 0303 	adc.w	r3, r2, r3
 802a668:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 802a66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a670:	685b      	ldr	r3, [r3, #4]
 802a672:	2200      	movs	r2, #0
 802a674:	67bb      	str	r3, [r7, #120]	; 0x78
 802a676:	67fa      	str	r2, [r7, #124]	; 0x7c
 802a678:	f04f 0200 	mov.w	r2, #0
 802a67c:	f04f 0300 	mov.w	r3, #0
 802a680:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 802a684:	4649      	mov	r1, r9
 802a686:	008b      	lsls	r3, r1, #2
 802a688:	4641      	mov	r1, r8
 802a68a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802a68e:	4641      	mov	r1, r8
 802a690:	008a      	lsls	r2, r1, #2
 802a692:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 802a696:	f7f5 fdfb 	bl	8020290 <__aeabi_uldivmod>
 802a69a:	4602      	mov	r2, r0
 802a69c:	460b      	mov	r3, r1
 802a69e:	4b39      	ldr	r3, [pc, #228]	; (802a784 <UART_SetConfig+0x4e4>)
 802a6a0:	fba3 1302 	umull	r1, r3, r3, r2
 802a6a4:	095b      	lsrs	r3, r3, #5
 802a6a6:	2164      	movs	r1, #100	; 0x64
 802a6a8:	fb01 f303 	mul.w	r3, r1, r3
 802a6ac:	1ad3      	subs	r3, r2, r3
 802a6ae:	011b      	lsls	r3, r3, #4
 802a6b0:	3332      	adds	r3, #50	; 0x32
 802a6b2:	4a34      	ldr	r2, [pc, #208]	; (802a784 <UART_SetConfig+0x4e4>)
 802a6b4:	fba2 2303 	umull	r2, r3, r2, r3
 802a6b8:	095b      	lsrs	r3, r3, #5
 802a6ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802a6be:	441c      	add	r4, r3
 802a6c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802a6c4:	2200      	movs	r2, #0
 802a6c6:	673b      	str	r3, [r7, #112]	; 0x70
 802a6c8:	677a      	str	r2, [r7, #116]	; 0x74
 802a6ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 802a6ce:	4642      	mov	r2, r8
 802a6d0:	464b      	mov	r3, r9
 802a6d2:	1891      	adds	r1, r2, r2
 802a6d4:	60b9      	str	r1, [r7, #8]
 802a6d6:	415b      	adcs	r3, r3
 802a6d8:	60fb      	str	r3, [r7, #12]
 802a6da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802a6de:	4641      	mov	r1, r8
 802a6e0:	1851      	adds	r1, r2, r1
 802a6e2:	6039      	str	r1, [r7, #0]
 802a6e4:	4649      	mov	r1, r9
 802a6e6:	414b      	adcs	r3, r1
 802a6e8:	607b      	str	r3, [r7, #4]
 802a6ea:	f04f 0200 	mov.w	r2, #0
 802a6ee:	f04f 0300 	mov.w	r3, #0
 802a6f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 802a6f6:	4659      	mov	r1, fp
 802a6f8:	00cb      	lsls	r3, r1, #3
 802a6fa:	4651      	mov	r1, sl
 802a6fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802a700:	4651      	mov	r1, sl
 802a702:	00ca      	lsls	r2, r1, #3
 802a704:	4610      	mov	r0, r2
 802a706:	4619      	mov	r1, r3
 802a708:	4603      	mov	r3, r0
 802a70a:	4642      	mov	r2, r8
 802a70c:	189b      	adds	r3, r3, r2
 802a70e:	66bb      	str	r3, [r7, #104]	; 0x68
 802a710:	464b      	mov	r3, r9
 802a712:	460a      	mov	r2, r1
 802a714:	eb42 0303 	adc.w	r3, r2, r3
 802a718:	66fb      	str	r3, [r7, #108]	; 0x6c
 802a71a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a71e:	685b      	ldr	r3, [r3, #4]
 802a720:	2200      	movs	r2, #0
 802a722:	663b      	str	r3, [r7, #96]	; 0x60
 802a724:	667a      	str	r2, [r7, #100]	; 0x64
 802a726:	f04f 0200 	mov.w	r2, #0
 802a72a:	f04f 0300 	mov.w	r3, #0
 802a72e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 802a732:	4649      	mov	r1, r9
 802a734:	008b      	lsls	r3, r1, #2
 802a736:	4641      	mov	r1, r8
 802a738:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802a73c:	4641      	mov	r1, r8
 802a73e:	008a      	lsls	r2, r1, #2
 802a740:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 802a744:	f7f5 fda4 	bl	8020290 <__aeabi_uldivmod>
 802a748:	4602      	mov	r2, r0
 802a74a:	460b      	mov	r3, r1
 802a74c:	4b0d      	ldr	r3, [pc, #52]	; (802a784 <UART_SetConfig+0x4e4>)
 802a74e:	fba3 1302 	umull	r1, r3, r3, r2
 802a752:	095b      	lsrs	r3, r3, #5
 802a754:	2164      	movs	r1, #100	; 0x64
 802a756:	fb01 f303 	mul.w	r3, r1, r3
 802a75a:	1ad3      	subs	r3, r2, r3
 802a75c:	011b      	lsls	r3, r3, #4
 802a75e:	3332      	adds	r3, #50	; 0x32
 802a760:	4a08      	ldr	r2, [pc, #32]	; (802a784 <UART_SetConfig+0x4e4>)
 802a762:	fba2 2303 	umull	r2, r3, r2, r3
 802a766:	095b      	lsrs	r3, r3, #5
 802a768:	f003 020f 	and.w	r2, r3, #15
 802a76c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802a770:	681b      	ldr	r3, [r3, #0]
 802a772:	4422      	add	r2, r4
 802a774:	609a      	str	r2, [r3, #8]
}
 802a776:	bf00      	nop
 802a778:	f507 7780 	add.w	r7, r7, #256	; 0x100
 802a77c:	46bd      	mov	sp, r7
 802a77e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802a782:	bf00      	nop
 802a784:	51eb851f 	.word	0x51eb851f

0802a788 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 802a788:	b480      	push	{r7}
 802a78a:	b083      	sub	sp, #12
 802a78c:	af00      	add	r7, sp, #0
 802a78e:	6078      	str	r0, [r7, #4]
 802a790:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 802a792:	683b      	ldr	r3, [r7, #0]
 802a794:	681b      	ldr	r3, [r3, #0]
 802a796:	2b00      	cmp	r3, #0
 802a798:	d123      	bne.n	802a7e2 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 802a79a:	687b      	ldr	r3, [r7, #4]
 802a79c:	681b      	ldr	r3, [r3, #0]
 802a79e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 802a7a2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802a7a6:	683a      	ldr	r2, [r7, #0]
 802a7a8:	6851      	ldr	r1, [r2, #4]
 802a7aa:	683a      	ldr	r2, [r7, #0]
 802a7ac:	6892      	ldr	r2, [r2, #8]
 802a7ae:	4311      	orrs	r1, r2
 802a7b0:	683a      	ldr	r2, [r7, #0]
 802a7b2:	68d2      	ldr	r2, [r2, #12]
 802a7b4:	4311      	orrs	r1, r2
 802a7b6:	683a      	ldr	r2, [r7, #0]
 802a7b8:	6912      	ldr	r2, [r2, #16]
 802a7ba:	4311      	orrs	r1, r2
 802a7bc:	683a      	ldr	r2, [r7, #0]
 802a7be:	6952      	ldr	r2, [r2, #20]
 802a7c0:	4311      	orrs	r1, r2
 802a7c2:	683a      	ldr	r2, [r7, #0]
 802a7c4:	6992      	ldr	r2, [r2, #24]
 802a7c6:	4311      	orrs	r1, r2
 802a7c8:	683a      	ldr	r2, [r7, #0]
 802a7ca:	69d2      	ldr	r2, [r2, #28]
 802a7cc:	4311      	orrs	r1, r2
 802a7ce:	683a      	ldr	r2, [r7, #0]
 802a7d0:	6a12      	ldr	r2, [r2, #32]
 802a7d2:	4311      	orrs	r1, r2
 802a7d4:	683a      	ldr	r2, [r7, #0]
 802a7d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 802a7d8:	430a      	orrs	r2, r1
 802a7da:	431a      	orrs	r2, r3
 802a7dc:	687b      	ldr	r3, [r7, #4]
 802a7de:	601a      	str	r2, [r3, #0]
 802a7e0:	e028      	b.n	802a834 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 802a7e2:	687b      	ldr	r3, [r7, #4]
 802a7e4:	681b      	ldr	r3, [r3, #0]
 802a7e6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 802a7ea:	683b      	ldr	r3, [r7, #0]
 802a7ec:	69d9      	ldr	r1, [r3, #28]
 802a7ee:	683b      	ldr	r3, [r7, #0]
 802a7f0:	6a1b      	ldr	r3, [r3, #32]
 802a7f2:	4319      	orrs	r1, r3
 802a7f4:	683b      	ldr	r3, [r7, #0]
 802a7f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a7f8:	430b      	orrs	r3, r1
 802a7fa:	431a      	orrs	r2, r3
 802a7fc:	687b      	ldr	r3, [r7, #4]
 802a7fe:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 802a800:	687b      	ldr	r3, [r7, #4]
 802a802:	685b      	ldr	r3, [r3, #4]
 802a804:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 802a808:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802a80c:	683a      	ldr	r2, [r7, #0]
 802a80e:	6851      	ldr	r1, [r2, #4]
 802a810:	683a      	ldr	r2, [r7, #0]
 802a812:	6892      	ldr	r2, [r2, #8]
 802a814:	4311      	orrs	r1, r2
 802a816:	683a      	ldr	r2, [r7, #0]
 802a818:	68d2      	ldr	r2, [r2, #12]
 802a81a:	4311      	orrs	r1, r2
 802a81c:	683a      	ldr	r2, [r7, #0]
 802a81e:	6912      	ldr	r2, [r2, #16]
 802a820:	4311      	orrs	r1, r2
 802a822:	683a      	ldr	r2, [r7, #0]
 802a824:	6952      	ldr	r2, [r2, #20]
 802a826:	4311      	orrs	r1, r2
 802a828:	683a      	ldr	r2, [r7, #0]
 802a82a:	6992      	ldr	r2, [r2, #24]
 802a82c:	430a      	orrs	r2, r1
 802a82e:	431a      	orrs	r2, r3
 802a830:	687b      	ldr	r3, [r7, #4]
 802a832:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 802a834:	2300      	movs	r3, #0
}
 802a836:	4618      	mov	r0, r3
 802a838:	370c      	adds	r7, #12
 802a83a:	46bd      	mov	sp, r7
 802a83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a840:	4770      	bx	lr

0802a842 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 802a842:	b480      	push	{r7}
 802a844:	b085      	sub	sp, #20
 802a846:	af00      	add	r7, sp, #0
 802a848:	60f8      	str	r0, [r7, #12]
 802a84a:	60b9      	str	r1, [r7, #8]
 802a84c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 802a84e:	687b      	ldr	r3, [r7, #4]
 802a850:	2b00      	cmp	r3, #0
 802a852:	d128      	bne.n	802a8a6 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 802a854:	68fb      	ldr	r3, [r7, #12]
 802a856:	689b      	ldr	r3, [r3, #8]
 802a858:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 802a85c:	68bb      	ldr	r3, [r7, #8]
 802a85e:	681b      	ldr	r3, [r3, #0]
 802a860:	1e59      	subs	r1, r3, #1
 802a862:	68bb      	ldr	r3, [r7, #8]
 802a864:	685b      	ldr	r3, [r3, #4]
 802a866:	3b01      	subs	r3, #1
 802a868:	011b      	lsls	r3, r3, #4
 802a86a:	4319      	orrs	r1, r3
 802a86c:	68bb      	ldr	r3, [r7, #8]
 802a86e:	689b      	ldr	r3, [r3, #8]
 802a870:	3b01      	subs	r3, #1
 802a872:	021b      	lsls	r3, r3, #8
 802a874:	4319      	orrs	r1, r3
 802a876:	68bb      	ldr	r3, [r7, #8]
 802a878:	68db      	ldr	r3, [r3, #12]
 802a87a:	3b01      	subs	r3, #1
 802a87c:	031b      	lsls	r3, r3, #12
 802a87e:	4319      	orrs	r1, r3
 802a880:	68bb      	ldr	r3, [r7, #8]
 802a882:	691b      	ldr	r3, [r3, #16]
 802a884:	3b01      	subs	r3, #1
 802a886:	041b      	lsls	r3, r3, #16
 802a888:	4319      	orrs	r1, r3
 802a88a:	68bb      	ldr	r3, [r7, #8]
 802a88c:	695b      	ldr	r3, [r3, #20]
 802a88e:	3b01      	subs	r3, #1
 802a890:	051b      	lsls	r3, r3, #20
 802a892:	4319      	orrs	r1, r3
 802a894:	68bb      	ldr	r3, [r7, #8]
 802a896:	699b      	ldr	r3, [r3, #24]
 802a898:	3b01      	subs	r3, #1
 802a89a:	061b      	lsls	r3, r3, #24
 802a89c:	430b      	orrs	r3, r1
 802a89e:	431a      	orrs	r2, r3
 802a8a0:	68fb      	ldr	r3, [r7, #12]
 802a8a2:	609a      	str	r2, [r3, #8]
 802a8a4:	e02f      	b.n	802a906 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 802a8a6:	68fb      	ldr	r3, [r7, #12]
 802a8a8:	689b      	ldr	r3, [r3, #8]
 802a8aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 802a8ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802a8b2:	68ba      	ldr	r2, [r7, #8]
 802a8b4:	68d2      	ldr	r2, [r2, #12]
 802a8b6:	3a01      	subs	r2, #1
 802a8b8:	0311      	lsls	r1, r2, #12
 802a8ba:	68ba      	ldr	r2, [r7, #8]
 802a8bc:	6952      	ldr	r2, [r2, #20]
 802a8be:	3a01      	subs	r2, #1
 802a8c0:	0512      	lsls	r2, r2, #20
 802a8c2:	430a      	orrs	r2, r1
 802a8c4:	431a      	orrs	r2, r3
 802a8c6:	68fb      	ldr	r3, [r7, #12]
 802a8c8:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 802a8ca:	68fb      	ldr	r3, [r7, #12]
 802a8cc:	68db      	ldr	r3, [r3, #12]
 802a8ce:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 802a8d2:	68bb      	ldr	r3, [r7, #8]
 802a8d4:	681b      	ldr	r3, [r3, #0]
 802a8d6:	1e59      	subs	r1, r3, #1
 802a8d8:	68bb      	ldr	r3, [r7, #8]
 802a8da:	685b      	ldr	r3, [r3, #4]
 802a8dc:	3b01      	subs	r3, #1
 802a8de:	011b      	lsls	r3, r3, #4
 802a8e0:	4319      	orrs	r1, r3
 802a8e2:	68bb      	ldr	r3, [r7, #8]
 802a8e4:	689b      	ldr	r3, [r3, #8]
 802a8e6:	3b01      	subs	r3, #1
 802a8e8:	021b      	lsls	r3, r3, #8
 802a8ea:	4319      	orrs	r1, r3
 802a8ec:	68bb      	ldr	r3, [r7, #8]
 802a8ee:	691b      	ldr	r3, [r3, #16]
 802a8f0:	3b01      	subs	r3, #1
 802a8f2:	041b      	lsls	r3, r3, #16
 802a8f4:	4319      	orrs	r1, r3
 802a8f6:	68bb      	ldr	r3, [r7, #8]
 802a8f8:	699b      	ldr	r3, [r3, #24]
 802a8fa:	3b01      	subs	r3, #1
 802a8fc:	061b      	lsls	r3, r3, #24
 802a8fe:	430b      	orrs	r3, r1
 802a900:	431a      	orrs	r2, r3
 802a902:	68fb      	ldr	r3, [r7, #12]
 802a904:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 802a906:	2300      	movs	r3, #0
}
 802a908:	4618      	mov	r0, r3
 802a90a:	3714      	adds	r7, #20
 802a90c:	46bd      	mov	sp, r7
 802a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a912:	4770      	bx	lr

0802a914 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 802a914:	b580      	push	{r7, lr}
 802a916:	b086      	sub	sp, #24
 802a918:	af00      	add	r7, sp, #0
 802a91a:	60f8      	str	r0, [r7, #12]
 802a91c:	60b9      	str	r1, [r7, #8]
 802a91e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 802a920:	2300      	movs	r3, #0
 802a922:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 802a924:	68fb      	ldr	r3, [r7, #12]
 802a926:	691b      	ldr	r3, [r3, #16]
 802a928:	0d9b      	lsrs	r3, r3, #22
 802a92a:	059b      	lsls	r3, r3, #22
 802a92c:	68ba      	ldr	r2, [r7, #8]
 802a92e:	6811      	ldr	r1, [r2, #0]
 802a930:	68ba      	ldr	r2, [r7, #8]
 802a932:	6852      	ldr	r2, [r2, #4]
 802a934:	4311      	orrs	r1, r2
 802a936:	68ba      	ldr	r2, [r7, #8]
 802a938:	6892      	ldr	r2, [r2, #8]
 802a93a:	3a01      	subs	r2, #1
 802a93c:	0152      	lsls	r2, r2, #5
 802a93e:	4311      	orrs	r1, r2
 802a940:	68ba      	ldr	r2, [r7, #8]
 802a942:	68d2      	ldr	r2, [r2, #12]
 802a944:	0252      	lsls	r2, r2, #9
 802a946:	430a      	orrs	r2, r1
 802a948:	431a      	orrs	r2, r3
 802a94a:	68fb      	ldr	r3, [r7, #12]
 802a94c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 802a94e:	f7f8 fe27 	bl	80235a0 <HAL_GetTick>
 802a952:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 802a954:	e010      	b.n	802a978 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802a956:	687b      	ldr	r3, [r7, #4]
 802a958:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a95c:	d00c      	beq.n	802a978 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 802a95e:	687b      	ldr	r3, [r7, #4]
 802a960:	2b00      	cmp	r3, #0
 802a962:	d007      	beq.n	802a974 <FMC_SDRAM_SendCommand+0x60>
 802a964:	f7f8 fe1c 	bl	80235a0 <HAL_GetTick>
 802a968:	4602      	mov	r2, r0
 802a96a:	697b      	ldr	r3, [r7, #20]
 802a96c:	1ad3      	subs	r3, r2, r3
 802a96e:	687a      	ldr	r2, [r7, #4]
 802a970:	429a      	cmp	r2, r3
 802a972:	d201      	bcs.n	802a978 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 802a974:	2303      	movs	r3, #3
 802a976:	e006      	b.n	802a986 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 802a978:	68fb      	ldr	r3, [r7, #12]
 802a97a:	699b      	ldr	r3, [r3, #24]
 802a97c:	f003 0320 	and.w	r3, r3, #32
 802a980:	2b20      	cmp	r3, #32
 802a982:	d0e8      	beq.n	802a956 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 802a984:	2300      	movs	r3, #0
}
 802a986:	4618      	mov	r0, r3
 802a988:	3718      	adds	r7, #24
 802a98a:	46bd      	mov	sp, r7
 802a98c:	bd80      	pop	{r7, pc}

0802a98e <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 802a98e:	b480      	push	{r7}
 802a990:	b083      	sub	sp, #12
 802a992:	af00      	add	r7, sp, #0
 802a994:	6078      	str	r0, [r7, #4]
 802a996:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 802a998:	687b      	ldr	r3, [r7, #4]
 802a99a:	695b      	ldr	r3, [r3, #20]
 802a99c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 802a9a0:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 802a9a4:	683a      	ldr	r2, [r7, #0]
 802a9a6:	0052      	lsls	r2, r2, #1
 802a9a8:	431a      	orrs	r2, r3
 802a9aa:	687b      	ldr	r3, [r7, #4]
 802a9ac:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 802a9ae:	2300      	movs	r3, #0
}
 802a9b0:	4618      	mov	r0, r3
 802a9b2:	370c      	adds	r7, #12
 802a9b4:	46bd      	mov	sp, r7
 802a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9ba:	4770      	bx	lr

0802a9bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802a9bc:	b084      	sub	sp, #16
 802a9be:	b580      	push	{r7, lr}
 802a9c0:	b084      	sub	sp, #16
 802a9c2:	af00      	add	r7, sp, #0
 802a9c4:	6078      	str	r0, [r7, #4]
 802a9c6:	f107 001c 	add.w	r0, r7, #28
 802a9ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802a9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9d0:	2b01      	cmp	r3, #1
 802a9d2:	d122      	bne.n	802aa1a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802a9d4:	687b      	ldr	r3, [r7, #4]
 802a9d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a9d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802a9dc:	687b      	ldr	r3, [r7, #4]
 802a9de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 802a9e0:	687b      	ldr	r3, [r7, #4]
 802a9e2:	68db      	ldr	r3, [r3, #12]
 802a9e4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 802a9e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802a9ec:	687a      	ldr	r2, [r7, #4]
 802a9ee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 802a9f0:	687b      	ldr	r3, [r7, #4]
 802a9f2:	68db      	ldr	r3, [r3, #12]
 802a9f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 802a9f8:	687b      	ldr	r3, [r7, #4]
 802a9fa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 802a9fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802a9fe:	2b01      	cmp	r3, #1
 802aa00:	d105      	bne.n	802aa0e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 802aa02:	687b      	ldr	r3, [r7, #4]
 802aa04:	68db      	ldr	r3, [r3, #12]
 802aa06:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 802aa0a:	687b      	ldr	r3, [r7, #4]
 802aa0c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802aa0e:	6878      	ldr	r0, [r7, #4]
 802aa10:	f000 f9c0 	bl	802ad94 <USB_CoreReset>
 802aa14:	4603      	mov	r3, r0
 802aa16:	73fb      	strb	r3, [r7, #15]
 802aa18:	e01a      	b.n	802aa50 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 802aa1a:	687b      	ldr	r3, [r7, #4]
 802aa1c:	68db      	ldr	r3, [r3, #12]
 802aa1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802aa22:	687b      	ldr	r3, [r7, #4]
 802aa24:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802aa26:	6878      	ldr	r0, [r7, #4]
 802aa28:	f000 f9b4 	bl	802ad94 <USB_CoreReset>
 802aa2c:	4603      	mov	r3, r0
 802aa2e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 802aa30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802aa32:	2b00      	cmp	r3, #0
 802aa34:	d106      	bne.n	802aa44 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 802aa36:	687b      	ldr	r3, [r7, #4]
 802aa38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802aa3a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 802aa3e:	687b      	ldr	r3, [r7, #4]
 802aa40:	639a      	str	r2, [r3, #56]	; 0x38
 802aa42:	e005      	b.n	802aa50 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802aa44:	687b      	ldr	r3, [r7, #4]
 802aa46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802aa48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802aa4c:	687b      	ldr	r3, [r7, #4]
 802aa4e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 802aa50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802aa52:	2b01      	cmp	r3, #1
 802aa54:	d10b      	bne.n	802aa6e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 802aa56:	687b      	ldr	r3, [r7, #4]
 802aa58:	689b      	ldr	r3, [r3, #8]
 802aa5a:	f043 0206 	orr.w	r2, r3, #6
 802aa5e:	687b      	ldr	r3, [r7, #4]
 802aa60:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 802aa62:	687b      	ldr	r3, [r7, #4]
 802aa64:	689b      	ldr	r3, [r3, #8]
 802aa66:	f043 0220 	orr.w	r2, r3, #32
 802aa6a:	687b      	ldr	r3, [r7, #4]
 802aa6c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 802aa6e:	7bfb      	ldrb	r3, [r7, #15]
}
 802aa70:	4618      	mov	r0, r3
 802aa72:	3710      	adds	r7, #16
 802aa74:	46bd      	mov	sp, r7
 802aa76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802aa7a:	b004      	add	sp, #16
 802aa7c:	4770      	bx	lr

0802aa7e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802aa7e:	b480      	push	{r7}
 802aa80:	b083      	sub	sp, #12
 802aa82:	af00      	add	r7, sp, #0
 802aa84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 802aa86:	687b      	ldr	r3, [r7, #4]
 802aa88:	689b      	ldr	r3, [r3, #8]
 802aa8a:	f043 0201 	orr.w	r2, r3, #1
 802aa8e:	687b      	ldr	r3, [r7, #4]
 802aa90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802aa92:	2300      	movs	r3, #0
}
 802aa94:	4618      	mov	r0, r3
 802aa96:	370c      	adds	r7, #12
 802aa98:	46bd      	mov	sp, r7
 802aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802aa9e:	4770      	bx	lr

0802aaa0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802aaa0:	b480      	push	{r7}
 802aaa2:	b083      	sub	sp, #12
 802aaa4:	af00      	add	r7, sp, #0
 802aaa6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 802aaa8:	687b      	ldr	r3, [r7, #4]
 802aaaa:	689b      	ldr	r3, [r3, #8]
 802aaac:	f023 0201 	bic.w	r2, r3, #1
 802aab0:	687b      	ldr	r3, [r7, #4]
 802aab2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802aab4:	2300      	movs	r3, #0
}
 802aab6:	4618      	mov	r0, r3
 802aab8:	370c      	adds	r7, #12
 802aaba:	46bd      	mov	sp, r7
 802aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802aac0:	4770      	bx	lr

0802aac2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 802aac2:	b580      	push	{r7, lr}
 802aac4:	b084      	sub	sp, #16
 802aac6:	af00      	add	r7, sp, #0
 802aac8:	6078      	str	r0, [r7, #4]
 802aaca:	460b      	mov	r3, r1
 802aacc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 802aace:	2300      	movs	r3, #0
 802aad0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 802aad2:	687b      	ldr	r3, [r7, #4]
 802aad4:	68db      	ldr	r3, [r3, #12]
 802aad6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 802aada:	687b      	ldr	r3, [r7, #4]
 802aadc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 802aade:	78fb      	ldrb	r3, [r7, #3]
 802aae0:	2b01      	cmp	r3, #1
 802aae2:	d115      	bne.n	802ab10 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 802aae4:	687b      	ldr	r3, [r7, #4]
 802aae6:	68db      	ldr	r3, [r3, #12]
 802aae8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 802aaec:	687b      	ldr	r3, [r7, #4]
 802aaee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802aaf0:	2001      	movs	r0, #1
 802aaf2:	f7f8 fd61 	bl	80235b8 <HAL_Delay>
      ms++;
 802aaf6:	68fb      	ldr	r3, [r7, #12]
 802aaf8:	3301      	adds	r3, #1
 802aafa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 802aafc:	6878      	ldr	r0, [r7, #4]
 802aafe:	f000 f93a 	bl	802ad76 <USB_GetMode>
 802ab02:	4603      	mov	r3, r0
 802ab04:	2b01      	cmp	r3, #1
 802ab06:	d01e      	beq.n	802ab46 <USB_SetCurrentMode+0x84>
 802ab08:	68fb      	ldr	r3, [r7, #12]
 802ab0a:	2b31      	cmp	r3, #49	; 0x31
 802ab0c:	d9f0      	bls.n	802aaf0 <USB_SetCurrentMode+0x2e>
 802ab0e:	e01a      	b.n	802ab46 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 802ab10:	78fb      	ldrb	r3, [r7, #3]
 802ab12:	2b00      	cmp	r3, #0
 802ab14:	d115      	bne.n	802ab42 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 802ab16:	687b      	ldr	r3, [r7, #4]
 802ab18:	68db      	ldr	r3, [r3, #12]
 802ab1a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 802ab1e:	687b      	ldr	r3, [r7, #4]
 802ab20:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802ab22:	2001      	movs	r0, #1
 802ab24:	f7f8 fd48 	bl	80235b8 <HAL_Delay>
      ms++;
 802ab28:	68fb      	ldr	r3, [r7, #12]
 802ab2a:	3301      	adds	r3, #1
 802ab2c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 802ab2e:	6878      	ldr	r0, [r7, #4]
 802ab30:	f000 f921 	bl	802ad76 <USB_GetMode>
 802ab34:	4603      	mov	r3, r0
 802ab36:	2b00      	cmp	r3, #0
 802ab38:	d005      	beq.n	802ab46 <USB_SetCurrentMode+0x84>
 802ab3a:	68fb      	ldr	r3, [r7, #12]
 802ab3c:	2b31      	cmp	r3, #49	; 0x31
 802ab3e:	d9f0      	bls.n	802ab22 <USB_SetCurrentMode+0x60>
 802ab40:	e001      	b.n	802ab46 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 802ab42:	2301      	movs	r3, #1
 802ab44:	e005      	b.n	802ab52 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 802ab46:	68fb      	ldr	r3, [r7, #12]
 802ab48:	2b32      	cmp	r3, #50	; 0x32
 802ab4a:	d101      	bne.n	802ab50 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 802ab4c:	2301      	movs	r3, #1
 802ab4e:	e000      	b.n	802ab52 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 802ab50:	2300      	movs	r3, #0
}
 802ab52:	4618      	mov	r0, r3
 802ab54:	3710      	adds	r7, #16
 802ab56:	46bd      	mov	sp, r7
 802ab58:	bd80      	pop	{r7, pc}
	...

0802ab5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 802ab5c:	b480      	push	{r7}
 802ab5e:	b085      	sub	sp, #20
 802ab60:	af00      	add	r7, sp, #0
 802ab62:	6078      	str	r0, [r7, #4]
 802ab64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 802ab66:	2300      	movs	r3, #0
 802ab68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802ab6a:	68fb      	ldr	r3, [r7, #12]
 802ab6c:	3301      	adds	r3, #1
 802ab6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802ab70:	68fb      	ldr	r3, [r7, #12]
 802ab72:	4a13      	ldr	r2, [pc, #76]	; (802abc0 <USB_FlushTxFifo+0x64>)
 802ab74:	4293      	cmp	r3, r2
 802ab76:	d901      	bls.n	802ab7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 802ab78:	2303      	movs	r3, #3
 802ab7a:	e01b      	b.n	802abb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802ab7c:	687b      	ldr	r3, [r7, #4]
 802ab7e:	691b      	ldr	r3, [r3, #16]
 802ab80:	2b00      	cmp	r3, #0
 802ab82:	daf2      	bge.n	802ab6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 802ab84:	2300      	movs	r3, #0
 802ab86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 802ab88:	683b      	ldr	r3, [r7, #0]
 802ab8a:	019b      	lsls	r3, r3, #6
 802ab8c:	f043 0220 	orr.w	r2, r3, #32
 802ab90:	687b      	ldr	r3, [r7, #4]
 802ab92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802ab94:	68fb      	ldr	r3, [r7, #12]
 802ab96:	3301      	adds	r3, #1
 802ab98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802ab9a:	68fb      	ldr	r3, [r7, #12]
 802ab9c:	4a08      	ldr	r2, [pc, #32]	; (802abc0 <USB_FlushTxFifo+0x64>)
 802ab9e:	4293      	cmp	r3, r2
 802aba0:	d901      	bls.n	802aba6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 802aba2:	2303      	movs	r3, #3
 802aba4:	e006      	b.n	802abb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 802aba6:	687b      	ldr	r3, [r7, #4]
 802aba8:	691b      	ldr	r3, [r3, #16]
 802abaa:	f003 0320 	and.w	r3, r3, #32
 802abae:	2b20      	cmp	r3, #32
 802abb0:	d0f0      	beq.n	802ab94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 802abb2:	2300      	movs	r3, #0
}
 802abb4:	4618      	mov	r0, r3
 802abb6:	3714      	adds	r7, #20
 802abb8:	46bd      	mov	sp, r7
 802abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 802abbe:	4770      	bx	lr
 802abc0:	00030d40 	.word	0x00030d40

0802abc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 802abc4:	b480      	push	{r7}
 802abc6:	b085      	sub	sp, #20
 802abc8:	af00      	add	r7, sp, #0
 802abca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802abcc:	2300      	movs	r3, #0
 802abce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802abd0:	68fb      	ldr	r3, [r7, #12]
 802abd2:	3301      	adds	r3, #1
 802abd4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802abd6:	68fb      	ldr	r3, [r7, #12]
 802abd8:	4a11      	ldr	r2, [pc, #68]	; (802ac20 <USB_FlushRxFifo+0x5c>)
 802abda:	4293      	cmp	r3, r2
 802abdc:	d901      	bls.n	802abe2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 802abde:	2303      	movs	r3, #3
 802abe0:	e018      	b.n	802ac14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802abe2:	687b      	ldr	r3, [r7, #4]
 802abe4:	691b      	ldr	r3, [r3, #16]
 802abe6:	2b00      	cmp	r3, #0
 802abe8:	daf2      	bge.n	802abd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 802abea:	2300      	movs	r3, #0
 802abec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 802abee:	687b      	ldr	r3, [r7, #4]
 802abf0:	2210      	movs	r2, #16
 802abf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802abf4:	68fb      	ldr	r3, [r7, #12]
 802abf6:	3301      	adds	r3, #1
 802abf8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802abfa:	68fb      	ldr	r3, [r7, #12]
 802abfc:	4a08      	ldr	r2, [pc, #32]	; (802ac20 <USB_FlushRxFifo+0x5c>)
 802abfe:	4293      	cmp	r3, r2
 802ac00:	d901      	bls.n	802ac06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 802ac02:	2303      	movs	r3, #3
 802ac04:	e006      	b.n	802ac14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 802ac06:	687b      	ldr	r3, [r7, #4]
 802ac08:	691b      	ldr	r3, [r3, #16]
 802ac0a:	f003 0310 	and.w	r3, r3, #16
 802ac0e:	2b10      	cmp	r3, #16
 802ac10:	d0f0      	beq.n	802abf4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 802ac12:	2300      	movs	r3, #0
}
 802ac14:	4618      	mov	r0, r3
 802ac16:	3714      	adds	r7, #20
 802ac18:	46bd      	mov	sp, r7
 802ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ac1e:	4770      	bx	lr
 802ac20:	00030d40 	.word	0x00030d40

0802ac24 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 802ac24:	b480      	push	{r7}
 802ac26:	b089      	sub	sp, #36	; 0x24
 802ac28:	af00      	add	r7, sp, #0
 802ac2a:	60f8      	str	r0, [r7, #12]
 802ac2c:	60b9      	str	r1, [r7, #8]
 802ac2e:	4611      	mov	r1, r2
 802ac30:	461a      	mov	r2, r3
 802ac32:	460b      	mov	r3, r1
 802ac34:	71fb      	strb	r3, [r7, #7]
 802ac36:	4613      	mov	r3, r2
 802ac38:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ac3a:	68fb      	ldr	r3, [r7, #12]
 802ac3c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 802ac3e:	68bb      	ldr	r3, [r7, #8]
 802ac40:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 802ac42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802ac46:	2b00      	cmp	r3, #0
 802ac48:	d123      	bne.n	802ac92 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 802ac4a:	88bb      	ldrh	r3, [r7, #4]
 802ac4c:	3303      	adds	r3, #3
 802ac4e:	089b      	lsrs	r3, r3, #2
 802ac50:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 802ac52:	2300      	movs	r3, #0
 802ac54:	61bb      	str	r3, [r7, #24]
 802ac56:	e018      	b.n	802ac8a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 802ac58:	79fb      	ldrb	r3, [r7, #7]
 802ac5a:	031a      	lsls	r2, r3, #12
 802ac5c:	697b      	ldr	r3, [r7, #20]
 802ac5e:	4413      	add	r3, r2
 802ac60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802ac64:	461a      	mov	r2, r3
 802ac66:	69fb      	ldr	r3, [r7, #28]
 802ac68:	681b      	ldr	r3, [r3, #0]
 802ac6a:	6013      	str	r3, [r2, #0]
      pSrc++;
 802ac6c:	69fb      	ldr	r3, [r7, #28]
 802ac6e:	3301      	adds	r3, #1
 802ac70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802ac72:	69fb      	ldr	r3, [r7, #28]
 802ac74:	3301      	adds	r3, #1
 802ac76:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802ac78:	69fb      	ldr	r3, [r7, #28]
 802ac7a:	3301      	adds	r3, #1
 802ac7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802ac7e:	69fb      	ldr	r3, [r7, #28]
 802ac80:	3301      	adds	r3, #1
 802ac82:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 802ac84:	69bb      	ldr	r3, [r7, #24]
 802ac86:	3301      	adds	r3, #1
 802ac88:	61bb      	str	r3, [r7, #24]
 802ac8a:	69ba      	ldr	r2, [r7, #24]
 802ac8c:	693b      	ldr	r3, [r7, #16]
 802ac8e:	429a      	cmp	r2, r3
 802ac90:	d3e2      	bcc.n	802ac58 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 802ac92:	2300      	movs	r3, #0
}
 802ac94:	4618      	mov	r0, r3
 802ac96:	3724      	adds	r7, #36	; 0x24
 802ac98:	46bd      	mov	sp, r7
 802ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ac9e:	4770      	bx	lr

0802aca0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 802aca0:	b480      	push	{r7}
 802aca2:	b08b      	sub	sp, #44	; 0x2c
 802aca4:	af00      	add	r7, sp, #0
 802aca6:	60f8      	str	r0, [r7, #12]
 802aca8:	60b9      	str	r1, [r7, #8]
 802acaa:	4613      	mov	r3, r2
 802acac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802acae:	68fb      	ldr	r3, [r7, #12]
 802acb0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 802acb2:	68bb      	ldr	r3, [r7, #8]
 802acb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 802acb6:	88fb      	ldrh	r3, [r7, #6]
 802acb8:	089b      	lsrs	r3, r3, #2
 802acba:	b29b      	uxth	r3, r3
 802acbc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 802acbe:	88fb      	ldrh	r3, [r7, #6]
 802acc0:	f003 0303 	and.w	r3, r3, #3
 802acc4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 802acc6:	2300      	movs	r3, #0
 802acc8:	623b      	str	r3, [r7, #32]
 802acca:	e014      	b.n	802acf6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 802accc:	69bb      	ldr	r3, [r7, #24]
 802acce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802acd2:	681a      	ldr	r2, [r3, #0]
 802acd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802acd6:	601a      	str	r2, [r3, #0]
    pDest++;
 802acd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802acda:	3301      	adds	r3, #1
 802acdc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802acde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ace0:	3301      	adds	r3, #1
 802ace2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802ace4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ace6:	3301      	adds	r3, #1
 802ace8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802acea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802acec:	3301      	adds	r3, #1
 802acee:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 802acf0:	6a3b      	ldr	r3, [r7, #32]
 802acf2:	3301      	adds	r3, #1
 802acf4:	623b      	str	r3, [r7, #32]
 802acf6:	6a3a      	ldr	r2, [r7, #32]
 802acf8:	697b      	ldr	r3, [r7, #20]
 802acfa:	429a      	cmp	r2, r3
 802acfc:	d3e6      	bcc.n	802accc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 802acfe:	8bfb      	ldrh	r3, [r7, #30]
 802ad00:	2b00      	cmp	r3, #0
 802ad02:	d01e      	beq.n	802ad42 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 802ad04:	2300      	movs	r3, #0
 802ad06:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 802ad08:	69bb      	ldr	r3, [r7, #24]
 802ad0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802ad0e:	461a      	mov	r2, r3
 802ad10:	f107 0310 	add.w	r3, r7, #16
 802ad14:	6812      	ldr	r2, [r2, #0]
 802ad16:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 802ad18:	693a      	ldr	r2, [r7, #16]
 802ad1a:	6a3b      	ldr	r3, [r7, #32]
 802ad1c:	b2db      	uxtb	r3, r3
 802ad1e:	00db      	lsls	r3, r3, #3
 802ad20:	fa22 f303 	lsr.w	r3, r2, r3
 802ad24:	b2da      	uxtb	r2, r3
 802ad26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ad28:	701a      	strb	r2, [r3, #0]
      i++;
 802ad2a:	6a3b      	ldr	r3, [r7, #32]
 802ad2c:	3301      	adds	r3, #1
 802ad2e:	623b      	str	r3, [r7, #32]
      pDest++;
 802ad30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ad32:	3301      	adds	r3, #1
 802ad34:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 802ad36:	8bfb      	ldrh	r3, [r7, #30]
 802ad38:	3b01      	subs	r3, #1
 802ad3a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 802ad3c:	8bfb      	ldrh	r3, [r7, #30]
 802ad3e:	2b00      	cmp	r3, #0
 802ad40:	d1ea      	bne.n	802ad18 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 802ad42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802ad44:	4618      	mov	r0, r3
 802ad46:	372c      	adds	r7, #44	; 0x2c
 802ad48:	46bd      	mov	sp, r7
 802ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ad4e:	4770      	bx	lr

0802ad50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 802ad50:	b480      	push	{r7}
 802ad52:	b085      	sub	sp, #20
 802ad54:	af00      	add	r7, sp, #0
 802ad56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 802ad58:	687b      	ldr	r3, [r7, #4]
 802ad5a:	695b      	ldr	r3, [r3, #20]
 802ad5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 802ad5e:	687b      	ldr	r3, [r7, #4]
 802ad60:	699b      	ldr	r3, [r3, #24]
 802ad62:	68fa      	ldr	r2, [r7, #12]
 802ad64:	4013      	ands	r3, r2
 802ad66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 802ad68:	68fb      	ldr	r3, [r7, #12]
}
 802ad6a:	4618      	mov	r0, r3
 802ad6c:	3714      	adds	r7, #20
 802ad6e:	46bd      	mov	sp, r7
 802ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ad74:	4770      	bx	lr

0802ad76 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 802ad76:	b480      	push	{r7}
 802ad78:	b083      	sub	sp, #12
 802ad7a:	af00      	add	r7, sp, #0
 802ad7c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 802ad7e:	687b      	ldr	r3, [r7, #4]
 802ad80:	695b      	ldr	r3, [r3, #20]
 802ad82:	f003 0301 	and.w	r3, r3, #1
}
 802ad86:	4618      	mov	r0, r3
 802ad88:	370c      	adds	r7, #12
 802ad8a:	46bd      	mov	sp, r7
 802ad8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ad90:	4770      	bx	lr
	...

0802ad94 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 802ad94:	b480      	push	{r7}
 802ad96:	b085      	sub	sp, #20
 802ad98:	af00      	add	r7, sp, #0
 802ad9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802ad9c:	2300      	movs	r3, #0
 802ad9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802ada0:	68fb      	ldr	r3, [r7, #12]
 802ada2:	3301      	adds	r3, #1
 802ada4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802ada6:	68fb      	ldr	r3, [r7, #12]
 802ada8:	4a13      	ldr	r2, [pc, #76]	; (802adf8 <USB_CoreReset+0x64>)
 802adaa:	4293      	cmp	r3, r2
 802adac:	d901      	bls.n	802adb2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 802adae:	2303      	movs	r3, #3
 802adb0:	e01b      	b.n	802adea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802adb2:	687b      	ldr	r3, [r7, #4]
 802adb4:	691b      	ldr	r3, [r3, #16]
 802adb6:	2b00      	cmp	r3, #0
 802adb8:	daf2      	bge.n	802ada0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 802adba:	2300      	movs	r3, #0
 802adbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 802adbe:	687b      	ldr	r3, [r7, #4]
 802adc0:	691b      	ldr	r3, [r3, #16]
 802adc2:	f043 0201 	orr.w	r2, r3, #1
 802adc6:	687b      	ldr	r3, [r7, #4]
 802adc8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802adca:	68fb      	ldr	r3, [r7, #12]
 802adcc:	3301      	adds	r3, #1
 802adce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802add0:	68fb      	ldr	r3, [r7, #12]
 802add2:	4a09      	ldr	r2, [pc, #36]	; (802adf8 <USB_CoreReset+0x64>)
 802add4:	4293      	cmp	r3, r2
 802add6:	d901      	bls.n	802addc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 802add8:	2303      	movs	r3, #3
 802adda:	e006      	b.n	802adea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 802addc:	687b      	ldr	r3, [r7, #4]
 802adde:	691b      	ldr	r3, [r3, #16]
 802ade0:	f003 0301 	and.w	r3, r3, #1
 802ade4:	2b01      	cmp	r3, #1
 802ade6:	d0f0      	beq.n	802adca <USB_CoreReset+0x36>

  return HAL_OK;
 802ade8:	2300      	movs	r3, #0
}
 802adea:	4618      	mov	r0, r3
 802adec:	3714      	adds	r7, #20
 802adee:	46bd      	mov	sp, r7
 802adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802adf4:	4770      	bx	lr
 802adf6:	bf00      	nop
 802adf8:	00030d40 	.word	0x00030d40

0802adfc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802adfc:	b084      	sub	sp, #16
 802adfe:	b580      	push	{r7, lr}
 802ae00:	b086      	sub	sp, #24
 802ae02:	af00      	add	r7, sp, #0
 802ae04:	6078      	str	r0, [r7, #4]
 802ae06:	f107 0024 	add.w	r0, r7, #36	; 0x24
 802ae0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 802ae0e:	2300      	movs	r3, #0
 802ae10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ae12:	687b      	ldr	r3, [r7, #4]
 802ae14:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 802ae16:	68fb      	ldr	r3, [r7, #12]
 802ae18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802ae1c:	461a      	mov	r2, r3
 802ae1e:	2300      	movs	r3, #0
 802ae20:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 802ae22:	687b      	ldr	r3, [r7, #4]
 802ae24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ae26:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802ae2a:	687b      	ldr	r3, [r7, #4]
 802ae2c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 802ae2e:	687b      	ldr	r3, [r7, #4]
 802ae30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ae32:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 802ae36:	687b      	ldr	r3, [r7, #4]
 802ae38:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 802ae3a:	687b      	ldr	r3, [r7, #4]
 802ae3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ae3e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 802ae42:	687b      	ldr	r3, [r7, #4]
 802ae44:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802ae46:	687b      	ldr	r3, [r7, #4]
 802ae48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ae4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802ae4e:	2b00      	cmp	r3, #0
 802ae50:	d018      	beq.n	802ae84 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 802ae52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802ae54:	2b01      	cmp	r3, #1
 802ae56:	d10a      	bne.n	802ae6e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 802ae58:	68fb      	ldr	r3, [r7, #12]
 802ae5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802ae5e:	681b      	ldr	r3, [r3, #0]
 802ae60:	68fa      	ldr	r2, [r7, #12]
 802ae62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802ae66:	f043 0304 	orr.w	r3, r3, #4
 802ae6a:	6013      	str	r3, [r2, #0]
 802ae6c:	e014      	b.n	802ae98 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802ae6e:	68fb      	ldr	r3, [r7, #12]
 802ae70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802ae74:	681b      	ldr	r3, [r3, #0]
 802ae76:	68fa      	ldr	r2, [r7, #12]
 802ae78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802ae7c:	f023 0304 	bic.w	r3, r3, #4
 802ae80:	6013      	str	r3, [r2, #0]
 802ae82:	e009      	b.n	802ae98 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802ae84:	68fb      	ldr	r3, [r7, #12]
 802ae86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802ae8a:	681b      	ldr	r3, [r3, #0]
 802ae8c:	68fa      	ldr	r2, [r7, #12]
 802ae8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802ae92:	f023 0304 	bic.w	r3, r3, #4
 802ae96:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802ae98:	2110      	movs	r1, #16
 802ae9a:	6878      	ldr	r0, [r7, #4]
 802ae9c:	f7ff fe5e 	bl	802ab5c <USB_FlushTxFifo>
 802aea0:	4603      	mov	r3, r0
 802aea2:	2b00      	cmp	r3, #0
 802aea4:	d001      	beq.n	802aeaa <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 802aea6:	2301      	movs	r3, #1
 802aea8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802aeaa:	6878      	ldr	r0, [r7, #4]
 802aeac:	f7ff fe8a 	bl	802abc4 <USB_FlushRxFifo>
 802aeb0:	4603      	mov	r3, r0
 802aeb2:	2b00      	cmp	r3, #0
 802aeb4:	d001      	beq.n	802aeba <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 802aeb6:	2301      	movs	r3, #1
 802aeb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 802aeba:	2300      	movs	r3, #0
 802aebc:	613b      	str	r3, [r7, #16]
 802aebe:	e015      	b.n	802aeec <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 802aec0:	693b      	ldr	r3, [r7, #16]
 802aec2:	015a      	lsls	r2, r3, #5
 802aec4:	68fb      	ldr	r3, [r7, #12]
 802aec6:	4413      	add	r3, r2
 802aec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aecc:	461a      	mov	r2, r3
 802aece:	f04f 33ff 	mov.w	r3, #4294967295
 802aed2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 802aed4:	693b      	ldr	r3, [r7, #16]
 802aed6:	015a      	lsls	r2, r3, #5
 802aed8:	68fb      	ldr	r3, [r7, #12]
 802aeda:	4413      	add	r3, r2
 802aedc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aee0:	461a      	mov	r2, r3
 802aee2:	2300      	movs	r3, #0
 802aee4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 802aee6:	693b      	ldr	r3, [r7, #16]
 802aee8:	3301      	adds	r3, #1
 802aeea:	613b      	str	r3, [r7, #16]
 802aeec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802aeee:	693a      	ldr	r2, [r7, #16]
 802aef0:	429a      	cmp	r2, r3
 802aef2:	d3e5      	bcc.n	802aec0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 802aef4:	687b      	ldr	r3, [r7, #4]
 802aef6:	2200      	movs	r2, #0
 802aef8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 802aefa:	687b      	ldr	r3, [r7, #4]
 802aefc:	f04f 32ff 	mov.w	r2, #4294967295
 802af00:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802af02:	687b      	ldr	r3, [r7, #4]
 802af04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802af06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802af0a:	2b00      	cmp	r3, #0
 802af0c:	d00b      	beq.n	802af26 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 802af0e:	687b      	ldr	r3, [r7, #4]
 802af10:	f44f 7200 	mov.w	r2, #512	; 0x200
 802af14:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 802af16:	687b      	ldr	r3, [r7, #4]
 802af18:	4a13      	ldr	r2, [pc, #76]	; (802af68 <USB_HostInit+0x16c>)
 802af1a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 802af1c:	687b      	ldr	r3, [r7, #4]
 802af1e:	4a13      	ldr	r2, [pc, #76]	; (802af6c <USB_HostInit+0x170>)
 802af20:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 802af24:	e009      	b.n	802af3a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 802af26:	687b      	ldr	r3, [r7, #4]
 802af28:	2280      	movs	r2, #128	; 0x80
 802af2a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 802af2c:	687b      	ldr	r3, [r7, #4]
 802af2e:	4a10      	ldr	r2, [pc, #64]	; (802af70 <USB_HostInit+0x174>)
 802af30:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 802af32:	687b      	ldr	r3, [r7, #4]
 802af34:	4a0f      	ldr	r2, [pc, #60]	; (802af74 <USB_HostInit+0x178>)
 802af36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 802af3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802af3c:	2b00      	cmp	r3, #0
 802af3e:	d105      	bne.n	802af4c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 802af40:	687b      	ldr	r3, [r7, #4]
 802af42:	699b      	ldr	r3, [r3, #24]
 802af44:	f043 0210 	orr.w	r2, r3, #16
 802af48:	687b      	ldr	r3, [r7, #4]
 802af4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 802af4c:	687b      	ldr	r3, [r7, #4]
 802af4e:	699a      	ldr	r2, [r3, #24]
 802af50:	4b09      	ldr	r3, [pc, #36]	; (802af78 <USB_HostInit+0x17c>)
 802af52:	4313      	orrs	r3, r2
 802af54:	687a      	ldr	r2, [r7, #4]
 802af56:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 802af58:	7dfb      	ldrb	r3, [r7, #23]
}
 802af5a:	4618      	mov	r0, r3
 802af5c:	3718      	adds	r7, #24
 802af5e:	46bd      	mov	sp, r7
 802af60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802af64:	b004      	add	sp, #16
 802af66:	4770      	bx	lr
 802af68:	01000200 	.word	0x01000200
 802af6c:	00e00300 	.word	0x00e00300
 802af70:	00600080 	.word	0x00600080
 802af74:	004000e0 	.word	0x004000e0
 802af78:	a3200008 	.word	0xa3200008

0802af7c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 802af7c:	b480      	push	{r7}
 802af7e:	b085      	sub	sp, #20
 802af80:	af00      	add	r7, sp, #0
 802af82:	6078      	str	r0, [r7, #4]
 802af84:	460b      	mov	r3, r1
 802af86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802af88:	687b      	ldr	r3, [r7, #4]
 802af8a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 802af8c:	68fb      	ldr	r3, [r7, #12]
 802af8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802af92:	681b      	ldr	r3, [r3, #0]
 802af94:	68fa      	ldr	r2, [r7, #12]
 802af96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802af9a:	f023 0303 	bic.w	r3, r3, #3
 802af9e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 802afa0:	68fb      	ldr	r3, [r7, #12]
 802afa2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802afa6:	681a      	ldr	r2, [r3, #0]
 802afa8:	78fb      	ldrb	r3, [r7, #3]
 802afaa:	f003 0303 	and.w	r3, r3, #3
 802afae:	68f9      	ldr	r1, [r7, #12]
 802afb0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802afb4:	4313      	orrs	r3, r2
 802afb6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 802afb8:	78fb      	ldrb	r3, [r7, #3]
 802afba:	2b01      	cmp	r3, #1
 802afbc:	d107      	bne.n	802afce <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 802afbe:	68fb      	ldr	r3, [r7, #12]
 802afc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802afc4:	461a      	mov	r2, r3
 802afc6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 802afca:	6053      	str	r3, [r2, #4]
 802afcc:	e009      	b.n	802afe2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 802afce:	78fb      	ldrb	r3, [r7, #3]
 802afd0:	2b02      	cmp	r3, #2
 802afd2:	d106      	bne.n	802afe2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 802afd4:	68fb      	ldr	r3, [r7, #12]
 802afd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802afda:	461a      	mov	r2, r3
 802afdc:	f241 7370 	movw	r3, #6000	; 0x1770
 802afe0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 802afe2:	2300      	movs	r3, #0
}
 802afe4:	4618      	mov	r0, r3
 802afe6:	3714      	adds	r7, #20
 802afe8:	46bd      	mov	sp, r7
 802afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 802afee:	4770      	bx	lr

0802aff0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 802aff0:	b580      	push	{r7, lr}
 802aff2:	b084      	sub	sp, #16
 802aff4:	af00      	add	r7, sp, #0
 802aff6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802aff8:	687b      	ldr	r3, [r7, #4]
 802affa:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 802affc:	2300      	movs	r3, #0
 802affe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802b000:	68fb      	ldr	r3, [r7, #12]
 802b002:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802b006:	681b      	ldr	r3, [r3, #0]
 802b008:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802b00a:	68bb      	ldr	r3, [r7, #8]
 802b00c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802b010:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 802b012:	68bb      	ldr	r3, [r7, #8]
 802b014:	68fa      	ldr	r2, [r7, #12]
 802b016:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802b01a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b01e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 802b020:	2064      	movs	r0, #100	; 0x64
 802b022:	f7f8 fac9 	bl	80235b8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 802b026:	68bb      	ldr	r3, [r7, #8]
 802b028:	68fa      	ldr	r2, [r7, #12]
 802b02a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802b02e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802b032:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 802b034:	200a      	movs	r0, #10
 802b036:	f7f8 fabf 	bl	80235b8 <HAL_Delay>

  return HAL_OK;
 802b03a:	2300      	movs	r3, #0
}
 802b03c:	4618      	mov	r0, r3
 802b03e:	3710      	adds	r7, #16
 802b040:	46bd      	mov	sp, r7
 802b042:	bd80      	pop	{r7, pc}

0802b044 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 802b044:	b480      	push	{r7}
 802b046:	b085      	sub	sp, #20
 802b048:	af00      	add	r7, sp, #0
 802b04a:	6078      	str	r0, [r7, #4]
 802b04c:	460b      	mov	r3, r1
 802b04e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b050:	687b      	ldr	r3, [r7, #4]
 802b052:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802b054:	2300      	movs	r3, #0
 802b056:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802b058:	68fb      	ldr	r3, [r7, #12]
 802b05a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802b05e:	681b      	ldr	r3, [r3, #0]
 802b060:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802b062:	68bb      	ldr	r3, [r7, #8]
 802b064:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802b068:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 802b06a:	68bb      	ldr	r3, [r7, #8]
 802b06c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802b070:	2b00      	cmp	r3, #0
 802b072:	d109      	bne.n	802b088 <USB_DriveVbus+0x44>
 802b074:	78fb      	ldrb	r3, [r7, #3]
 802b076:	2b01      	cmp	r3, #1
 802b078:	d106      	bne.n	802b088 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 802b07a:	68bb      	ldr	r3, [r7, #8]
 802b07c:	68fa      	ldr	r2, [r7, #12]
 802b07e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802b082:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802b086:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 802b088:	68bb      	ldr	r3, [r7, #8]
 802b08a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802b08e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802b092:	d109      	bne.n	802b0a8 <USB_DriveVbus+0x64>
 802b094:	78fb      	ldrb	r3, [r7, #3]
 802b096:	2b00      	cmp	r3, #0
 802b098:	d106      	bne.n	802b0a8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 802b09a:	68bb      	ldr	r3, [r7, #8]
 802b09c:	68fa      	ldr	r2, [r7, #12]
 802b09e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802b0a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802b0a6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 802b0a8:	2300      	movs	r3, #0
}
 802b0aa:	4618      	mov	r0, r3
 802b0ac:	3714      	adds	r7, #20
 802b0ae:	46bd      	mov	sp, r7
 802b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b0b4:	4770      	bx	lr

0802b0b6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 802b0b6:	b480      	push	{r7}
 802b0b8:	b085      	sub	sp, #20
 802b0ba:	af00      	add	r7, sp, #0
 802b0bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b0be:	687b      	ldr	r3, [r7, #4]
 802b0c0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802b0c2:	2300      	movs	r3, #0
 802b0c4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802b0c6:	68fb      	ldr	r3, [r7, #12]
 802b0c8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802b0cc:	681b      	ldr	r3, [r3, #0]
 802b0ce:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 802b0d0:	68bb      	ldr	r3, [r7, #8]
 802b0d2:	0c5b      	lsrs	r3, r3, #17
 802b0d4:	f003 0303 	and.w	r3, r3, #3
}
 802b0d8:	4618      	mov	r0, r3
 802b0da:	3714      	adds	r7, #20
 802b0dc:	46bd      	mov	sp, r7
 802b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b0e2:	4770      	bx	lr

0802b0e4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 802b0e4:	b480      	push	{r7}
 802b0e6:	b085      	sub	sp, #20
 802b0e8:	af00      	add	r7, sp, #0
 802b0ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b0ec:	687b      	ldr	r3, [r7, #4]
 802b0ee:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 802b0f0:	68fb      	ldr	r3, [r7, #12]
 802b0f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b0f6:	689b      	ldr	r3, [r3, #8]
 802b0f8:	b29b      	uxth	r3, r3
}
 802b0fa:	4618      	mov	r0, r3
 802b0fc:	3714      	adds	r7, #20
 802b0fe:	46bd      	mov	sp, r7
 802b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b104:	4770      	bx	lr
	...

0802b108 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 802b108:	b580      	push	{r7, lr}
 802b10a:	b088      	sub	sp, #32
 802b10c:	af00      	add	r7, sp, #0
 802b10e:	6078      	str	r0, [r7, #4]
 802b110:	4608      	mov	r0, r1
 802b112:	4611      	mov	r1, r2
 802b114:	461a      	mov	r2, r3
 802b116:	4603      	mov	r3, r0
 802b118:	70fb      	strb	r3, [r7, #3]
 802b11a:	460b      	mov	r3, r1
 802b11c:	70bb      	strb	r3, [r7, #2]
 802b11e:	4613      	mov	r3, r2
 802b120:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 802b122:	2300      	movs	r3, #0
 802b124:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b126:	687b      	ldr	r3, [r7, #4]
 802b128:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 802b12a:	78fb      	ldrb	r3, [r7, #3]
 802b12c:	015a      	lsls	r2, r3, #5
 802b12e:	693b      	ldr	r3, [r7, #16]
 802b130:	4413      	add	r3, r2
 802b132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b136:	461a      	mov	r2, r3
 802b138:	f04f 33ff 	mov.w	r3, #4294967295
 802b13c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 802b13e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802b142:	2b03      	cmp	r3, #3
 802b144:	d87e      	bhi.n	802b244 <USB_HC_Init+0x13c>
 802b146:	a201      	add	r2, pc, #4	; (adr r2, 802b14c <USB_HC_Init+0x44>)
 802b148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802b14c:	0802b15d 	.word	0x0802b15d
 802b150:	0802b207 	.word	0x0802b207
 802b154:	0802b15d 	.word	0x0802b15d
 802b158:	0802b1c9 	.word	0x0802b1c9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802b15c:	78fb      	ldrb	r3, [r7, #3]
 802b15e:	015a      	lsls	r2, r3, #5
 802b160:	693b      	ldr	r3, [r7, #16]
 802b162:	4413      	add	r3, r2
 802b164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b168:	461a      	mov	r2, r3
 802b16a:	f240 439d 	movw	r3, #1181	; 0x49d
 802b16e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 802b170:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802b174:	2b00      	cmp	r3, #0
 802b176:	da10      	bge.n	802b19a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802b178:	78fb      	ldrb	r3, [r7, #3]
 802b17a:	015a      	lsls	r2, r3, #5
 802b17c:	693b      	ldr	r3, [r7, #16]
 802b17e:	4413      	add	r3, r2
 802b180:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b184:	68db      	ldr	r3, [r3, #12]
 802b186:	78fa      	ldrb	r2, [r7, #3]
 802b188:	0151      	lsls	r1, r2, #5
 802b18a:	693a      	ldr	r2, [r7, #16]
 802b18c:	440a      	add	r2, r1
 802b18e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b196:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 802b198:	e057      	b.n	802b24a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 802b19a:	687b      	ldr	r3, [r7, #4]
 802b19c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802b19e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b1a2:	2b00      	cmp	r3, #0
 802b1a4:	d051      	beq.n	802b24a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 802b1a6:	78fb      	ldrb	r3, [r7, #3]
 802b1a8:	015a      	lsls	r2, r3, #5
 802b1aa:	693b      	ldr	r3, [r7, #16]
 802b1ac:	4413      	add	r3, r2
 802b1ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b1b2:	68db      	ldr	r3, [r3, #12]
 802b1b4:	78fa      	ldrb	r2, [r7, #3]
 802b1b6:	0151      	lsls	r1, r2, #5
 802b1b8:	693a      	ldr	r2, [r7, #16]
 802b1ba:	440a      	add	r2, r1
 802b1bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b1c0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802b1c4:	60d3      	str	r3, [r2, #12]
      break;
 802b1c6:	e040      	b.n	802b24a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802b1c8:	78fb      	ldrb	r3, [r7, #3]
 802b1ca:	015a      	lsls	r2, r3, #5
 802b1cc:	693b      	ldr	r3, [r7, #16]
 802b1ce:	4413      	add	r3, r2
 802b1d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b1d4:	461a      	mov	r2, r3
 802b1d6:	f240 639d 	movw	r3, #1693	; 0x69d
 802b1da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802b1dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802b1e0:	2b00      	cmp	r3, #0
 802b1e2:	da34      	bge.n	802b24e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802b1e4:	78fb      	ldrb	r3, [r7, #3]
 802b1e6:	015a      	lsls	r2, r3, #5
 802b1e8:	693b      	ldr	r3, [r7, #16]
 802b1ea:	4413      	add	r3, r2
 802b1ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b1f0:	68db      	ldr	r3, [r3, #12]
 802b1f2:	78fa      	ldrb	r2, [r7, #3]
 802b1f4:	0151      	lsls	r1, r2, #5
 802b1f6:	693a      	ldr	r2, [r7, #16]
 802b1f8:	440a      	add	r2, r1
 802b1fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b1fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802b202:	60d3      	str	r3, [r2, #12]
      }

      break;
 802b204:	e023      	b.n	802b24e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802b206:	78fb      	ldrb	r3, [r7, #3]
 802b208:	015a      	lsls	r2, r3, #5
 802b20a:	693b      	ldr	r3, [r7, #16]
 802b20c:	4413      	add	r3, r2
 802b20e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b212:	461a      	mov	r2, r3
 802b214:	f240 2325 	movw	r3, #549	; 0x225
 802b218:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802b21a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802b21e:	2b00      	cmp	r3, #0
 802b220:	da17      	bge.n	802b252 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 802b222:	78fb      	ldrb	r3, [r7, #3]
 802b224:	015a      	lsls	r2, r3, #5
 802b226:	693b      	ldr	r3, [r7, #16]
 802b228:	4413      	add	r3, r2
 802b22a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b22e:	68db      	ldr	r3, [r3, #12]
 802b230:	78fa      	ldrb	r2, [r7, #3]
 802b232:	0151      	lsls	r1, r2, #5
 802b234:	693a      	ldr	r2, [r7, #16]
 802b236:	440a      	add	r2, r1
 802b238:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b23c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 802b240:	60d3      	str	r3, [r2, #12]
      }
      break;
 802b242:	e006      	b.n	802b252 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 802b244:	2301      	movs	r3, #1
 802b246:	77fb      	strb	r3, [r7, #31]
      break;
 802b248:	e004      	b.n	802b254 <USB_HC_Init+0x14c>
      break;
 802b24a:	bf00      	nop
 802b24c:	e002      	b.n	802b254 <USB_HC_Init+0x14c>
      break;
 802b24e:	bf00      	nop
 802b250:	e000      	b.n	802b254 <USB_HC_Init+0x14c>
      break;
 802b252:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 802b254:	78fb      	ldrb	r3, [r7, #3]
 802b256:	015a      	lsls	r2, r3, #5
 802b258:	693b      	ldr	r3, [r7, #16]
 802b25a:	4413      	add	r3, r2
 802b25c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b260:	68db      	ldr	r3, [r3, #12]
 802b262:	78fa      	ldrb	r2, [r7, #3]
 802b264:	0151      	lsls	r1, r2, #5
 802b266:	693a      	ldr	r2, [r7, #16]
 802b268:	440a      	add	r2, r1
 802b26a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b26e:	f043 0302 	orr.w	r3, r3, #2
 802b272:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 802b274:	693b      	ldr	r3, [r7, #16]
 802b276:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b27a:	699a      	ldr	r2, [r3, #24]
 802b27c:	78fb      	ldrb	r3, [r7, #3]
 802b27e:	f003 030f 	and.w	r3, r3, #15
 802b282:	2101      	movs	r1, #1
 802b284:	fa01 f303 	lsl.w	r3, r1, r3
 802b288:	6939      	ldr	r1, [r7, #16]
 802b28a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802b28e:	4313      	orrs	r3, r2
 802b290:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 802b292:	687b      	ldr	r3, [r7, #4]
 802b294:	699b      	ldr	r3, [r3, #24]
 802b296:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 802b29a:	687b      	ldr	r3, [r7, #4]
 802b29c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 802b29e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802b2a2:	2b00      	cmp	r3, #0
 802b2a4:	da03      	bge.n	802b2ae <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 802b2a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802b2aa:	61bb      	str	r3, [r7, #24]
 802b2ac:	e001      	b.n	802b2b2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 802b2ae:	2300      	movs	r3, #0
 802b2b0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 802b2b2:	6878      	ldr	r0, [r7, #4]
 802b2b4:	f7ff feff 	bl	802b0b6 <USB_GetHostSpeed>
 802b2b8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 802b2ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802b2be:	2b02      	cmp	r3, #2
 802b2c0:	d106      	bne.n	802b2d0 <USB_HC_Init+0x1c8>
 802b2c2:	68fb      	ldr	r3, [r7, #12]
 802b2c4:	2b02      	cmp	r3, #2
 802b2c6:	d003      	beq.n	802b2d0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 802b2c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 802b2cc:	617b      	str	r3, [r7, #20]
 802b2ce:	e001      	b.n	802b2d4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 802b2d0:	2300      	movs	r3, #0
 802b2d2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802b2d4:	787b      	ldrb	r3, [r7, #1]
 802b2d6:	059b      	lsls	r3, r3, #22
 802b2d8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802b2dc:	78bb      	ldrb	r3, [r7, #2]
 802b2de:	02db      	lsls	r3, r3, #11
 802b2e0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802b2e4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802b2e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802b2ea:	049b      	lsls	r3, r3, #18
 802b2ec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802b2f0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802b2f2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 802b2f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802b2f8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802b2fa:	69bb      	ldr	r3, [r7, #24]
 802b2fc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802b2fe:	78fb      	ldrb	r3, [r7, #3]
 802b300:	0159      	lsls	r1, r3, #5
 802b302:	693b      	ldr	r3, [r7, #16]
 802b304:	440b      	add	r3, r1
 802b306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b30a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802b30c:	697b      	ldr	r3, [r7, #20]
 802b30e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802b310:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 802b312:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802b316:	2b03      	cmp	r3, #3
 802b318:	d003      	beq.n	802b322 <USB_HC_Init+0x21a>
 802b31a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802b31e:	2b01      	cmp	r3, #1
 802b320:	d10f      	bne.n	802b342 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 802b322:	78fb      	ldrb	r3, [r7, #3]
 802b324:	015a      	lsls	r2, r3, #5
 802b326:	693b      	ldr	r3, [r7, #16]
 802b328:	4413      	add	r3, r2
 802b32a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b32e:	681b      	ldr	r3, [r3, #0]
 802b330:	78fa      	ldrb	r2, [r7, #3]
 802b332:	0151      	lsls	r1, r2, #5
 802b334:	693a      	ldr	r2, [r7, #16]
 802b336:	440a      	add	r2, r1
 802b338:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b33c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802b340:	6013      	str	r3, [r2, #0]
  }

  return ret;
 802b342:	7ffb      	ldrb	r3, [r7, #31]
}
 802b344:	4618      	mov	r0, r3
 802b346:	3720      	adds	r7, #32
 802b348:	46bd      	mov	sp, r7
 802b34a:	bd80      	pop	{r7, pc}

0802b34c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 802b34c:	b580      	push	{r7, lr}
 802b34e:	b08c      	sub	sp, #48	; 0x30
 802b350:	af02      	add	r7, sp, #8
 802b352:	60f8      	str	r0, [r7, #12]
 802b354:	60b9      	str	r1, [r7, #8]
 802b356:	4613      	mov	r3, r2
 802b358:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b35a:	68fb      	ldr	r3, [r7, #12]
 802b35c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 802b35e:	68bb      	ldr	r3, [r7, #8]
 802b360:	785b      	ldrb	r3, [r3, #1]
 802b362:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 802b364:	f44f 7380 	mov.w	r3, #256	; 0x100
 802b368:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 802b36a:	68fb      	ldr	r3, [r7, #12]
 802b36c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802b36e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b372:	2b00      	cmp	r3, #0
 802b374:	d02d      	beq.n	802b3d2 <USB_HC_StartXfer+0x86>
 802b376:	68bb      	ldr	r3, [r7, #8]
 802b378:	791b      	ldrb	r3, [r3, #4]
 802b37a:	2b00      	cmp	r3, #0
 802b37c:	d129      	bne.n	802b3d2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 802b37e:	79fb      	ldrb	r3, [r7, #7]
 802b380:	2b01      	cmp	r3, #1
 802b382:	d117      	bne.n	802b3b4 <USB_HC_StartXfer+0x68>
 802b384:	68bb      	ldr	r3, [r7, #8]
 802b386:	79db      	ldrb	r3, [r3, #7]
 802b388:	2b00      	cmp	r3, #0
 802b38a:	d003      	beq.n	802b394 <USB_HC_StartXfer+0x48>
 802b38c:	68bb      	ldr	r3, [r7, #8]
 802b38e:	79db      	ldrb	r3, [r3, #7]
 802b390:	2b02      	cmp	r3, #2
 802b392:	d10f      	bne.n	802b3b4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 802b394:	69fb      	ldr	r3, [r7, #28]
 802b396:	015a      	lsls	r2, r3, #5
 802b398:	6a3b      	ldr	r3, [r7, #32]
 802b39a:	4413      	add	r3, r2
 802b39c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b3a0:	68db      	ldr	r3, [r3, #12]
 802b3a2:	69fa      	ldr	r2, [r7, #28]
 802b3a4:	0151      	lsls	r1, r2, #5
 802b3a6:	6a3a      	ldr	r2, [r7, #32]
 802b3a8:	440a      	add	r2, r1
 802b3aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b3ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802b3b2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 802b3b4:	79fb      	ldrb	r3, [r7, #7]
 802b3b6:	2b00      	cmp	r3, #0
 802b3b8:	d10b      	bne.n	802b3d2 <USB_HC_StartXfer+0x86>
 802b3ba:	68bb      	ldr	r3, [r7, #8]
 802b3bc:	795b      	ldrb	r3, [r3, #5]
 802b3be:	2b01      	cmp	r3, #1
 802b3c0:	d107      	bne.n	802b3d2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 802b3c2:	68bb      	ldr	r3, [r7, #8]
 802b3c4:	785b      	ldrb	r3, [r3, #1]
 802b3c6:	4619      	mov	r1, r3
 802b3c8:	68f8      	ldr	r0, [r7, #12]
 802b3ca:	f000 fa0f 	bl	802b7ec <USB_DoPing>
      return HAL_OK;
 802b3ce:	2300      	movs	r3, #0
 802b3d0:	e0f8      	b.n	802b5c4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 802b3d2:	68bb      	ldr	r3, [r7, #8]
 802b3d4:	695b      	ldr	r3, [r3, #20]
 802b3d6:	2b00      	cmp	r3, #0
 802b3d8:	d018      	beq.n	802b40c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 802b3da:	68bb      	ldr	r3, [r7, #8]
 802b3dc:	695b      	ldr	r3, [r3, #20]
 802b3de:	68ba      	ldr	r2, [r7, #8]
 802b3e0:	8912      	ldrh	r2, [r2, #8]
 802b3e2:	4413      	add	r3, r2
 802b3e4:	3b01      	subs	r3, #1
 802b3e6:	68ba      	ldr	r2, [r7, #8]
 802b3e8:	8912      	ldrh	r2, [r2, #8]
 802b3ea:	fbb3 f3f2 	udiv	r3, r3, r2
 802b3ee:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 802b3f0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 802b3f2:	8b7b      	ldrh	r3, [r7, #26]
 802b3f4:	429a      	cmp	r2, r3
 802b3f6:	d90b      	bls.n	802b410 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 802b3f8:	8b7b      	ldrh	r3, [r7, #26]
 802b3fa:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 802b3fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802b3fe:	68ba      	ldr	r2, [r7, #8]
 802b400:	8912      	ldrh	r2, [r2, #8]
 802b402:	fb03 f202 	mul.w	r2, r3, r2
 802b406:	68bb      	ldr	r3, [r7, #8]
 802b408:	611a      	str	r2, [r3, #16]
 802b40a:	e001      	b.n	802b410 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 802b40c:	2301      	movs	r3, #1
 802b40e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 802b410:	68bb      	ldr	r3, [r7, #8]
 802b412:	78db      	ldrb	r3, [r3, #3]
 802b414:	2b00      	cmp	r3, #0
 802b416:	d007      	beq.n	802b428 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 802b418:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802b41a:	68ba      	ldr	r2, [r7, #8]
 802b41c:	8912      	ldrh	r2, [r2, #8]
 802b41e:	fb03 f202 	mul.w	r2, r3, r2
 802b422:	68bb      	ldr	r3, [r7, #8]
 802b424:	611a      	str	r2, [r3, #16]
 802b426:	e003      	b.n	802b430 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 802b428:	68bb      	ldr	r3, [r7, #8]
 802b42a:	695a      	ldr	r2, [r3, #20]
 802b42c:	68bb      	ldr	r3, [r7, #8]
 802b42e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802b430:	68bb      	ldr	r3, [r7, #8]
 802b432:	691b      	ldr	r3, [r3, #16]
 802b434:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802b438:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802b43a:	04d9      	lsls	r1, r3, #19
 802b43c:	4b63      	ldr	r3, [pc, #396]	; (802b5cc <USB_HC_StartXfer+0x280>)
 802b43e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802b440:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 802b442:	68bb      	ldr	r3, [r7, #8]
 802b444:	7a9b      	ldrb	r3, [r3, #10]
 802b446:	075b      	lsls	r3, r3, #29
 802b448:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802b44c:	69f9      	ldr	r1, [r7, #28]
 802b44e:	0148      	lsls	r0, r1, #5
 802b450:	6a39      	ldr	r1, [r7, #32]
 802b452:	4401      	add	r1, r0
 802b454:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802b458:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802b45a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 802b45c:	79fb      	ldrb	r3, [r7, #7]
 802b45e:	2b00      	cmp	r3, #0
 802b460:	d009      	beq.n	802b476 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 802b462:	68bb      	ldr	r3, [r7, #8]
 802b464:	68d9      	ldr	r1, [r3, #12]
 802b466:	69fb      	ldr	r3, [r7, #28]
 802b468:	015a      	lsls	r2, r3, #5
 802b46a:	6a3b      	ldr	r3, [r7, #32]
 802b46c:	4413      	add	r3, r2
 802b46e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b472:	460a      	mov	r2, r1
 802b474:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 802b476:	6a3b      	ldr	r3, [r7, #32]
 802b478:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b47c:	689b      	ldr	r3, [r3, #8]
 802b47e:	f003 0301 	and.w	r3, r3, #1
 802b482:	2b00      	cmp	r3, #0
 802b484:	bf0c      	ite	eq
 802b486:	2301      	moveq	r3, #1
 802b488:	2300      	movne	r3, #0
 802b48a:	b2db      	uxtb	r3, r3
 802b48c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 802b48e:	69fb      	ldr	r3, [r7, #28]
 802b490:	015a      	lsls	r2, r3, #5
 802b492:	6a3b      	ldr	r3, [r7, #32]
 802b494:	4413      	add	r3, r2
 802b496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b49a:	681b      	ldr	r3, [r3, #0]
 802b49c:	69fa      	ldr	r2, [r7, #28]
 802b49e:	0151      	lsls	r1, r2, #5
 802b4a0:	6a3a      	ldr	r2, [r7, #32]
 802b4a2:	440a      	add	r2, r1
 802b4a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b4a8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 802b4ac:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 802b4ae:	69fb      	ldr	r3, [r7, #28]
 802b4b0:	015a      	lsls	r2, r3, #5
 802b4b2:	6a3b      	ldr	r3, [r7, #32]
 802b4b4:	4413      	add	r3, r2
 802b4b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b4ba:	681a      	ldr	r2, [r3, #0]
 802b4bc:	7e7b      	ldrb	r3, [r7, #25]
 802b4be:	075b      	lsls	r3, r3, #29
 802b4c0:	69f9      	ldr	r1, [r7, #28]
 802b4c2:	0148      	lsls	r0, r1, #5
 802b4c4:	6a39      	ldr	r1, [r7, #32]
 802b4c6:	4401      	add	r1, r0
 802b4c8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 802b4cc:	4313      	orrs	r3, r2
 802b4ce:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 802b4d0:	69fb      	ldr	r3, [r7, #28]
 802b4d2:	015a      	lsls	r2, r3, #5
 802b4d4:	6a3b      	ldr	r3, [r7, #32]
 802b4d6:	4413      	add	r3, r2
 802b4d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b4dc:	681b      	ldr	r3, [r3, #0]
 802b4de:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802b4e0:	693b      	ldr	r3, [r7, #16]
 802b4e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802b4e6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 802b4e8:	68bb      	ldr	r3, [r7, #8]
 802b4ea:	78db      	ldrb	r3, [r3, #3]
 802b4ec:	2b00      	cmp	r3, #0
 802b4ee:	d004      	beq.n	802b4fa <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 802b4f0:	693b      	ldr	r3, [r7, #16]
 802b4f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802b4f6:	613b      	str	r3, [r7, #16]
 802b4f8:	e003      	b.n	802b502 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 802b4fa:	693b      	ldr	r3, [r7, #16]
 802b4fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802b500:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802b502:	693b      	ldr	r3, [r7, #16]
 802b504:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b508:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 802b50a:	69fb      	ldr	r3, [r7, #28]
 802b50c:	015a      	lsls	r2, r3, #5
 802b50e:	6a3b      	ldr	r3, [r7, #32]
 802b510:	4413      	add	r3, r2
 802b512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b516:	461a      	mov	r2, r3
 802b518:	693b      	ldr	r3, [r7, #16]
 802b51a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 802b51c:	79fb      	ldrb	r3, [r7, #7]
 802b51e:	2b00      	cmp	r3, #0
 802b520:	d001      	beq.n	802b526 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 802b522:	2300      	movs	r3, #0
 802b524:	e04e      	b.n	802b5c4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 802b526:	68bb      	ldr	r3, [r7, #8]
 802b528:	78db      	ldrb	r3, [r3, #3]
 802b52a:	2b00      	cmp	r3, #0
 802b52c:	d149      	bne.n	802b5c2 <USB_HC_StartXfer+0x276>
 802b52e:	68bb      	ldr	r3, [r7, #8]
 802b530:	695b      	ldr	r3, [r3, #20]
 802b532:	2b00      	cmp	r3, #0
 802b534:	d045      	beq.n	802b5c2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 802b536:	68bb      	ldr	r3, [r7, #8]
 802b538:	79db      	ldrb	r3, [r3, #7]
 802b53a:	2b03      	cmp	r3, #3
 802b53c:	d830      	bhi.n	802b5a0 <USB_HC_StartXfer+0x254>
 802b53e:	a201      	add	r2, pc, #4	; (adr r2, 802b544 <USB_HC_StartXfer+0x1f8>)
 802b540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802b544:	0802b555 	.word	0x0802b555
 802b548:	0802b579 	.word	0x0802b579
 802b54c:	0802b555 	.word	0x0802b555
 802b550:	0802b579 	.word	0x0802b579
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802b554:	68bb      	ldr	r3, [r7, #8]
 802b556:	695b      	ldr	r3, [r3, #20]
 802b558:	3303      	adds	r3, #3
 802b55a:	089b      	lsrs	r3, r3, #2
 802b55c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 802b55e:	8afa      	ldrh	r2, [r7, #22]
 802b560:	68fb      	ldr	r3, [r7, #12]
 802b562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b564:	b29b      	uxth	r3, r3
 802b566:	429a      	cmp	r2, r3
 802b568:	d91c      	bls.n	802b5a4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 802b56a:	68fb      	ldr	r3, [r7, #12]
 802b56c:	699b      	ldr	r3, [r3, #24]
 802b56e:	f043 0220 	orr.w	r2, r3, #32
 802b572:	68fb      	ldr	r3, [r7, #12]
 802b574:	619a      	str	r2, [r3, #24]
        }
        break;
 802b576:	e015      	b.n	802b5a4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802b578:	68bb      	ldr	r3, [r7, #8]
 802b57a:	695b      	ldr	r3, [r3, #20]
 802b57c:	3303      	adds	r3, #3
 802b57e:	089b      	lsrs	r3, r3, #2
 802b580:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 802b582:	8afa      	ldrh	r2, [r7, #22]
 802b584:	6a3b      	ldr	r3, [r7, #32]
 802b586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b58a:	691b      	ldr	r3, [r3, #16]
 802b58c:	b29b      	uxth	r3, r3
 802b58e:	429a      	cmp	r2, r3
 802b590:	d90a      	bls.n	802b5a8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 802b592:	68fb      	ldr	r3, [r7, #12]
 802b594:	699b      	ldr	r3, [r3, #24]
 802b596:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 802b59a:	68fb      	ldr	r3, [r7, #12]
 802b59c:	619a      	str	r2, [r3, #24]
        }
        break;
 802b59e:	e003      	b.n	802b5a8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 802b5a0:	bf00      	nop
 802b5a2:	e002      	b.n	802b5aa <USB_HC_StartXfer+0x25e>
        break;
 802b5a4:	bf00      	nop
 802b5a6:	e000      	b.n	802b5aa <USB_HC_StartXfer+0x25e>
        break;
 802b5a8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 802b5aa:	68bb      	ldr	r3, [r7, #8]
 802b5ac:	68d9      	ldr	r1, [r3, #12]
 802b5ae:	68bb      	ldr	r3, [r7, #8]
 802b5b0:	785a      	ldrb	r2, [r3, #1]
 802b5b2:	68bb      	ldr	r3, [r7, #8]
 802b5b4:	695b      	ldr	r3, [r3, #20]
 802b5b6:	b29b      	uxth	r3, r3
 802b5b8:	2000      	movs	r0, #0
 802b5ba:	9000      	str	r0, [sp, #0]
 802b5bc:	68f8      	ldr	r0, [r7, #12]
 802b5be:	f7ff fb31 	bl	802ac24 <USB_WritePacket>
  }

  return HAL_OK;
 802b5c2:	2300      	movs	r3, #0
}
 802b5c4:	4618      	mov	r0, r3
 802b5c6:	3728      	adds	r7, #40	; 0x28
 802b5c8:	46bd      	mov	sp, r7
 802b5ca:	bd80      	pop	{r7, pc}
 802b5cc:	1ff80000 	.word	0x1ff80000

0802b5d0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802b5d0:	b480      	push	{r7}
 802b5d2:	b085      	sub	sp, #20
 802b5d4:	af00      	add	r7, sp, #0
 802b5d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b5d8:	687b      	ldr	r3, [r7, #4]
 802b5da:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 802b5dc:	68fb      	ldr	r3, [r7, #12]
 802b5de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b5e2:	695b      	ldr	r3, [r3, #20]
 802b5e4:	b29b      	uxth	r3, r3
}
 802b5e6:	4618      	mov	r0, r3
 802b5e8:	3714      	adds	r7, #20
 802b5ea:	46bd      	mov	sp, r7
 802b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b5f0:	4770      	bx	lr

0802b5f2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 802b5f2:	b480      	push	{r7}
 802b5f4:	b089      	sub	sp, #36	; 0x24
 802b5f6:	af00      	add	r7, sp, #0
 802b5f8:	6078      	str	r0, [r7, #4]
 802b5fa:	460b      	mov	r3, r1
 802b5fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b5fe:	687b      	ldr	r3, [r7, #4]
 802b600:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 802b602:	78fb      	ldrb	r3, [r7, #3]
 802b604:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 802b606:	2300      	movs	r3, #0
 802b608:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 802b60a:	69bb      	ldr	r3, [r7, #24]
 802b60c:	015a      	lsls	r2, r3, #5
 802b60e:	69fb      	ldr	r3, [r7, #28]
 802b610:	4413      	add	r3, r2
 802b612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b616:	681b      	ldr	r3, [r3, #0]
 802b618:	0c9b      	lsrs	r3, r3, #18
 802b61a:	f003 0303 	and.w	r3, r3, #3
 802b61e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 802b620:	69bb      	ldr	r3, [r7, #24]
 802b622:	015a      	lsls	r2, r3, #5
 802b624:	69fb      	ldr	r3, [r7, #28]
 802b626:	4413      	add	r3, r2
 802b628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b62c:	681b      	ldr	r3, [r3, #0]
 802b62e:	0fdb      	lsrs	r3, r3, #31
 802b630:	f003 0301 	and.w	r3, r3, #1
 802b634:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 802b636:	687b      	ldr	r3, [r7, #4]
 802b638:	689b      	ldr	r3, [r3, #8]
 802b63a:	f003 0320 	and.w	r3, r3, #32
 802b63e:	2b20      	cmp	r3, #32
 802b640:	d104      	bne.n	802b64c <USB_HC_Halt+0x5a>
 802b642:	693b      	ldr	r3, [r7, #16]
 802b644:	2b00      	cmp	r3, #0
 802b646:	d101      	bne.n	802b64c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 802b648:	2300      	movs	r3, #0
 802b64a:	e0c8      	b.n	802b7de <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 802b64c:	697b      	ldr	r3, [r7, #20]
 802b64e:	2b00      	cmp	r3, #0
 802b650:	d002      	beq.n	802b658 <USB_HC_Halt+0x66>
 802b652:	697b      	ldr	r3, [r7, #20]
 802b654:	2b02      	cmp	r3, #2
 802b656:	d163      	bne.n	802b720 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802b658:	69bb      	ldr	r3, [r7, #24]
 802b65a:	015a      	lsls	r2, r3, #5
 802b65c:	69fb      	ldr	r3, [r7, #28]
 802b65e:	4413      	add	r3, r2
 802b660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b664:	681b      	ldr	r3, [r3, #0]
 802b666:	69ba      	ldr	r2, [r7, #24]
 802b668:	0151      	lsls	r1, r2, #5
 802b66a:	69fa      	ldr	r2, [r7, #28]
 802b66c:	440a      	add	r2, r1
 802b66e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b672:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b676:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802b678:	687b      	ldr	r3, [r7, #4]
 802b67a:	689b      	ldr	r3, [r3, #8]
 802b67c:	f003 0320 	and.w	r3, r3, #32
 802b680:	2b00      	cmp	r3, #0
 802b682:	f040 80ab 	bne.w	802b7dc <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802b686:	687b      	ldr	r3, [r7, #4]
 802b688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b68a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802b68e:	2b00      	cmp	r3, #0
 802b690:	d133      	bne.n	802b6fa <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802b692:	69bb      	ldr	r3, [r7, #24]
 802b694:	015a      	lsls	r2, r3, #5
 802b696:	69fb      	ldr	r3, [r7, #28]
 802b698:	4413      	add	r3, r2
 802b69a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b69e:	681b      	ldr	r3, [r3, #0]
 802b6a0:	69ba      	ldr	r2, [r7, #24]
 802b6a2:	0151      	lsls	r1, r2, #5
 802b6a4:	69fa      	ldr	r2, [r7, #28]
 802b6a6:	440a      	add	r2, r1
 802b6a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b6ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b6b0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802b6b2:	69bb      	ldr	r3, [r7, #24]
 802b6b4:	015a      	lsls	r2, r3, #5
 802b6b6:	69fb      	ldr	r3, [r7, #28]
 802b6b8:	4413      	add	r3, r2
 802b6ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b6be:	681b      	ldr	r3, [r3, #0]
 802b6c0:	69ba      	ldr	r2, [r7, #24]
 802b6c2:	0151      	lsls	r1, r2, #5
 802b6c4:	69fa      	ldr	r2, [r7, #28]
 802b6c6:	440a      	add	r2, r1
 802b6c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b6cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b6d0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 802b6d2:	68fb      	ldr	r3, [r7, #12]
 802b6d4:	3301      	adds	r3, #1
 802b6d6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 802b6d8:	68fb      	ldr	r3, [r7, #12]
 802b6da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b6de:	d81d      	bhi.n	802b71c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802b6e0:	69bb      	ldr	r3, [r7, #24]
 802b6e2:	015a      	lsls	r2, r3, #5
 802b6e4:	69fb      	ldr	r3, [r7, #28]
 802b6e6:	4413      	add	r3, r2
 802b6e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b6ec:	681b      	ldr	r3, [r3, #0]
 802b6ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802b6f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802b6f6:	d0ec      	beq.n	802b6d2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802b6f8:	e070      	b.n	802b7dc <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802b6fa:	69bb      	ldr	r3, [r7, #24]
 802b6fc:	015a      	lsls	r2, r3, #5
 802b6fe:	69fb      	ldr	r3, [r7, #28]
 802b700:	4413      	add	r3, r2
 802b702:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b706:	681b      	ldr	r3, [r3, #0]
 802b708:	69ba      	ldr	r2, [r7, #24]
 802b70a:	0151      	lsls	r1, r2, #5
 802b70c:	69fa      	ldr	r2, [r7, #28]
 802b70e:	440a      	add	r2, r1
 802b710:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b714:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b718:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802b71a:	e05f      	b.n	802b7dc <USB_HC_Halt+0x1ea>
            break;
 802b71c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802b71e:	e05d      	b.n	802b7dc <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802b720:	69bb      	ldr	r3, [r7, #24]
 802b722:	015a      	lsls	r2, r3, #5
 802b724:	69fb      	ldr	r3, [r7, #28]
 802b726:	4413      	add	r3, r2
 802b728:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b72c:	681b      	ldr	r3, [r3, #0]
 802b72e:	69ba      	ldr	r2, [r7, #24]
 802b730:	0151      	lsls	r1, r2, #5
 802b732:	69fa      	ldr	r2, [r7, #28]
 802b734:	440a      	add	r2, r1
 802b736:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b73a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b73e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 802b740:	69fb      	ldr	r3, [r7, #28]
 802b742:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b746:	691b      	ldr	r3, [r3, #16]
 802b748:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802b74c:	2b00      	cmp	r3, #0
 802b74e:	d133      	bne.n	802b7b8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802b750:	69bb      	ldr	r3, [r7, #24]
 802b752:	015a      	lsls	r2, r3, #5
 802b754:	69fb      	ldr	r3, [r7, #28]
 802b756:	4413      	add	r3, r2
 802b758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b75c:	681b      	ldr	r3, [r3, #0]
 802b75e:	69ba      	ldr	r2, [r7, #24]
 802b760:	0151      	lsls	r1, r2, #5
 802b762:	69fa      	ldr	r2, [r7, #28]
 802b764:	440a      	add	r2, r1
 802b766:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b76a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b76e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802b770:	69bb      	ldr	r3, [r7, #24]
 802b772:	015a      	lsls	r2, r3, #5
 802b774:	69fb      	ldr	r3, [r7, #28]
 802b776:	4413      	add	r3, r2
 802b778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b77c:	681b      	ldr	r3, [r3, #0]
 802b77e:	69ba      	ldr	r2, [r7, #24]
 802b780:	0151      	lsls	r1, r2, #5
 802b782:	69fa      	ldr	r2, [r7, #28]
 802b784:	440a      	add	r2, r1
 802b786:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b78a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b78e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 802b790:	68fb      	ldr	r3, [r7, #12]
 802b792:	3301      	adds	r3, #1
 802b794:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 802b796:	68fb      	ldr	r3, [r7, #12]
 802b798:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b79c:	d81d      	bhi.n	802b7da <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802b79e:	69bb      	ldr	r3, [r7, #24]
 802b7a0:	015a      	lsls	r2, r3, #5
 802b7a2:	69fb      	ldr	r3, [r7, #28]
 802b7a4:	4413      	add	r3, r2
 802b7a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b7aa:	681b      	ldr	r3, [r3, #0]
 802b7ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802b7b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802b7b4:	d0ec      	beq.n	802b790 <USB_HC_Halt+0x19e>
 802b7b6:	e011      	b.n	802b7dc <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802b7b8:	69bb      	ldr	r3, [r7, #24]
 802b7ba:	015a      	lsls	r2, r3, #5
 802b7bc:	69fb      	ldr	r3, [r7, #28]
 802b7be:	4413      	add	r3, r2
 802b7c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b7c4:	681b      	ldr	r3, [r3, #0]
 802b7c6:	69ba      	ldr	r2, [r7, #24]
 802b7c8:	0151      	lsls	r1, r2, #5
 802b7ca:	69fa      	ldr	r2, [r7, #28]
 802b7cc:	440a      	add	r2, r1
 802b7ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b7d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b7d6:	6013      	str	r3, [r2, #0]
 802b7d8:	e000      	b.n	802b7dc <USB_HC_Halt+0x1ea>
          break;
 802b7da:	bf00      	nop
    }
  }

  return HAL_OK;
 802b7dc:	2300      	movs	r3, #0
}
 802b7de:	4618      	mov	r0, r3
 802b7e0:	3724      	adds	r7, #36	; 0x24
 802b7e2:	46bd      	mov	sp, r7
 802b7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b7e8:	4770      	bx	lr
	...

0802b7ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 802b7ec:	b480      	push	{r7}
 802b7ee:	b087      	sub	sp, #28
 802b7f0:	af00      	add	r7, sp, #0
 802b7f2:	6078      	str	r0, [r7, #4]
 802b7f4:	460b      	mov	r3, r1
 802b7f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b7f8:	687b      	ldr	r3, [r7, #4]
 802b7fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 802b7fc:	78fb      	ldrb	r3, [r7, #3]
 802b7fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 802b800:	2301      	movs	r3, #1
 802b802:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802b804:	68fb      	ldr	r3, [r7, #12]
 802b806:	04da      	lsls	r2, r3, #19
 802b808:	4b15      	ldr	r3, [pc, #84]	; (802b860 <USB_DoPing+0x74>)
 802b80a:	4013      	ands	r3, r2
 802b80c:	693a      	ldr	r2, [r7, #16]
 802b80e:	0151      	lsls	r1, r2, #5
 802b810:	697a      	ldr	r2, [r7, #20]
 802b812:	440a      	add	r2, r1
 802b814:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b818:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b81c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 802b81e:	693b      	ldr	r3, [r7, #16]
 802b820:	015a      	lsls	r2, r3, #5
 802b822:	697b      	ldr	r3, [r7, #20]
 802b824:	4413      	add	r3, r2
 802b826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b82a:	681b      	ldr	r3, [r3, #0]
 802b82c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802b82e:	68bb      	ldr	r3, [r7, #8]
 802b830:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802b834:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802b836:	68bb      	ldr	r3, [r7, #8]
 802b838:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b83c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 802b83e:	693b      	ldr	r3, [r7, #16]
 802b840:	015a      	lsls	r2, r3, #5
 802b842:	697b      	ldr	r3, [r7, #20]
 802b844:	4413      	add	r3, r2
 802b846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b84a:	461a      	mov	r2, r3
 802b84c:	68bb      	ldr	r3, [r7, #8]
 802b84e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 802b850:	2300      	movs	r3, #0
}
 802b852:	4618      	mov	r0, r3
 802b854:	371c      	adds	r7, #28
 802b856:	46bd      	mov	sp, r7
 802b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b85c:	4770      	bx	lr
 802b85e:	bf00      	nop
 802b860:	1ff80000 	.word	0x1ff80000

0802b864 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 802b864:	b580      	push	{r7, lr}
 802b866:	b088      	sub	sp, #32
 802b868:	af00      	add	r7, sp, #0
 802b86a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 802b86c:	2300      	movs	r3, #0
 802b86e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b870:	687b      	ldr	r3, [r7, #4]
 802b872:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 802b874:	2300      	movs	r3, #0
 802b876:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 802b878:	6878      	ldr	r0, [r7, #4]
 802b87a:	f7ff f911 	bl	802aaa0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802b87e:	2110      	movs	r1, #16
 802b880:	6878      	ldr	r0, [r7, #4]
 802b882:	f7ff f96b 	bl	802ab5c <USB_FlushTxFifo>
 802b886:	4603      	mov	r3, r0
 802b888:	2b00      	cmp	r3, #0
 802b88a:	d001      	beq.n	802b890 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 802b88c:	2301      	movs	r3, #1
 802b88e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802b890:	6878      	ldr	r0, [r7, #4]
 802b892:	f7ff f997 	bl	802abc4 <USB_FlushRxFifo>
 802b896:	4603      	mov	r3, r0
 802b898:	2b00      	cmp	r3, #0
 802b89a:	d001      	beq.n	802b8a0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 802b89c:	2301      	movs	r3, #1
 802b89e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 802b8a0:	2300      	movs	r3, #0
 802b8a2:	61bb      	str	r3, [r7, #24]
 802b8a4:	e01f      	b.n	802b8e6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 802b8a6:	69bb      	ldr	r3, [r7, #24]
 802b8a8:	015a      	lsls	r2, r3, #5
 802b8aa:	697b      	ldr	r3, [r7, #20]
 802b8ac:	4413      	add	r3, r2
 802b8ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b8b2:	681b      	ldr	r3, [r3, #0]
 802b8b4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 802b8b6:	693b      	ldr	r3, [r7, #16]
 802b8b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b8bc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 802b8be:	693b      	ldr	r3, [r7, #16]
 802b8c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b8c4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802b8c6:	693b      	ldr	r3, [r7, #16]
 802b8c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802b8cc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 802b8ce:	69bb      	ldr	r3, [r7, #24]
 802b8d0:	015a      	lsls	r2, r3, #5
 802b8d2:	697b      	ldr	r3, [r7, #20]
 802b8d4:	4413      	add	r3, r2
 802b8d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b8da:	461a      	mov	r2, r3
 802b8dc:	693b      	ldr	r3, [r7, #16]
 802b8de:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 802b8e0:	69bb      	ldr	r3, [r7, #24]
 802b8e2:	3301      	adds	r3, #1
 802b8e4:	61bb      	str	r3, [r7, #24]
 802b8e6:	69bb      	ldr	r3, [r7, #24]
 802b8e8:	2b0f      	cmp	r3, #15
 802b8ea:	d9dc      	bls.n	802b8a6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 802b8ec:	2300      	movs	r3, #0
 802b8ee:	61bb      	str	r3, [r7, #24]
 802b8f0:	e034      	b.n	802b95c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 802b8f2:	69bb      	ldr	r3, [r7, #24]
 802b8f4:	015a      	lsls	r2, r3, #5
 802b8f6:	697b      	ldr	r3, [r7, #20]
 802b8f8:	4413      	add	r3, r2
 802b8fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b8fe:	681b      	ldr	r3, [r3, #0]
 802b900:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 802b902:	693b      	ldr	r3, [r7, #16]
 802b904:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b908:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 802b90a:	693b      	ldr	r3, [r7, #16]
 802b90c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b910:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802b912:	693b      	ldr	r3, [r7, #16]
 802b914:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802b918:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 802b91a:	69bb      	ldr	r3, [r7, #24]
 802b91c:	015a      	lsls	r2, r3, #5
 802b91e:	697b      	ldr	r3, [r7, #20]
 802b920:	4413      	add	r3, r2
 802b922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b926:	461a      	mov	r2, r3
 802b928:	693b      	ldr	r3, [r7, #16]
 802b92a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 802b92c:	68fb      	ldr	r3, [r7, #12]
 802b92e:	3301      	adds	r3, #1
 802b930:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 802b932:	68fb      	ldr	r3, [r7, #12]
 802b934:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b938:	d80c      	bhi.n	802b954 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802b93a:	69bb      	ldr	r3, [r7, #24]
 802b93c:	015a      	lsls	r2, r3, #5
 802b93e:	697b      	ldr	r3, [r7, #20]
 802b940:	4413      	add	r3, r2
 802b942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b946:	681b      	ldr	r3, [r3, #0]
 802b948:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802b94c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802b950:	d0ec      	beq.n	802b92c <USB_StopHost+0xc8>
 802b952:	e000      	b.n	802b956 <USB_StopHost+0xf2>
        break;
 802b954:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 802b956:	69bb      	ldr	r3, [r7, #24]
 802b958:	3301      	adds	r3, #1
 802b95a:	61bb      	str	r3, [r7, #24]
 802b95c:	69bb      	ldr	r3, [r7, #24]
 802b95e:	2b0f      	cmp	r3, #15
 802b960:	d9c7      	bls.n	802b8f2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 802b962:	697b      	ldr	r3, [r7, #20]
 802b964:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b968:	461a      	mov	r2, r3
 802b96a:	f04f 33ff 	mov.w	r3, #4294967295
 802b96e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 802b970:	687b      	ldr	r3, [r7, #4]
 802b972:	f04f 32ff 	mov.w	r2, #4294967295
 802b976:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 802b978:	6878      	ldr	r0, [r7, #4]
 802b97a:	f7ff f880 	bl	802aa7e <USB_EnableGlobalInt>

  return ret;
 802b97e:	7ffb      	ldrb	r3, [r7, #31]
}
 802b980:	4618      	mov	r0, r3
 802b982:	3720      	adds	r7, #32
 802b984:	46bd      	mov	sp, r7
 802b986:	bd80      	pop	{r7, pc}

0802b988 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 802b988:	b590      	push	{r4, r7, lr}
 802b98a:	b089      	sub	sp, #36	; 0x24
 802b98c:	af04      	add	r7, sp, #16
 802b98e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 802b990:	2301      	movs	r3, #1
 802b992:	2202      	movs	r2, #2
 802b994:	2102      	movs	r1, #2
 802b996:	6878      	ldr	r0, [r7, #4]
 802b998:	f000 fc66 	bl	802c268 <USBH_FindInterface>
 802b99c:	4603      	mov	r3, r0
 802b99e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 802b9a0:	7bfb      	ldrb	r3, [r7, #15]
 802b9a2:	2bff      	cmp	r3, #255	; 0xff
 802b9a4:	d002      	beq.n	802b9ac <USBH_CDC_InterfaceInit+0x24>
 802b9a6:	7bfb      	ldrb	r3, [r7, #15]
 802b9a8:	2b01      	cmp	r3, #1
 802b9aa:	d901      	bls.n	802b9b0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 802b9ac:	2302      	movs	r3, #2
 802b9ae:	e13d      	b.n	802bc2c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 802b9b0:	7bfb      	ldrb	r3, [r7, #15]
 802b9b2:	4619      	mov	r1, r3
 802b9b4:	6878      	ldr	r0, [r7, #4]
 802b9b6:	f000 fc3b 	bl	802c230 <USBH_SelectInterface>
 802b9ba:	4603      	mov	r3, r0
 802b9bc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 802b9be:	7bbb      	ldrb	r3, [r7, #14]
 802b9c0:	2b00      	cmp	r3, #0
 802b9c2:	d001      	beq.n	802b9c8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 802b9c4:	2302      	movs	r3, #2
 802b9c6:	e131      	b.n	802bc2c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 802b9c8:	687b      	ldr	r3, [r7, #4]
 802b9ca:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 802b9ce:	2050      	movs	r0, #80	; 0x50
 802b9d0:	f002 fb00 	bl	802dfd4 <malloc>
 802b9d4:	4603      	mov	r3, r0
 802b9d6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b9d8:	687b      	ldr	r3, [r7, #4]
 802b9da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b9de:	69db      	ldr	r3, [r3, #28]
 802b9e0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 802b9e2:	68bb      	ldr	r3, [r7, #8]
 802b9e4:	2b00      	cmp	r3, #0
 802b9e6:	d101      	bne.n	802b9ec <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 802b9e8:	2302      	movs	r3, #2
 802b9ea:	e11f      	b.n	802bc2c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 802b9ec:	2250      	movs	r2, #80	; 0x50
 802b9ee:	2100      	movs	r1, #0
 802b9f0:	68b8      	ldr	r0, [r7, #8]
 802b9f2:	f002 faff 	bl	802dff4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 802b9f6:	7bfb      	ldrb	r3, [r7, #15]
 802b9f8:	687a      	ldr	r2, [r7, #4]
 802b9fa:	211a      	movs	r1, #26
 802b9fc:	fb01 f303 	mul.w	r3, r1, r3
 802ba00:	4413      	add	r3, r2
 802ba02:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802ba06:	781b      	ldrb	r3, [r3, #0]
 802ba08:	b25b      	sxtb	r3, r3
 802ba0a:	2b00      	cmp	r3, #0
 802ba0c:	da15      	bge.n	802ba3a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802ba0e:	7bfb      	ldrb	r3, [r7, #15]
 802ba10:	687a      	ldr	r2, [r7, #4]
 802ba12:	211a      	movs	r1, #26
 802ba14:	fb01 f303 	mul.w	r3, r1, r3
 802ba18:	4413      	add	r3, r2
 802ba1a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802ba1e:	781a      	ldrb	r2, [r3, #0]
 802ba20:	68bb      	ldr	r3, [r7, #8]
 802ba22:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802ba24:	7bfb      	ldrb	r3, [r7, #15]
 802ba26:	687a      	ldr	r2, [r7, #4]
 802ba28:	211a      	movs	r1, #26
 802ba2a:	fb01 f303 	mul.w	r3, r1, r3
 802ba2e:	4413      	add	r3, r2
 802ba30:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802ba34:	881a      	ldrh	r2, [r3, #0]
 802ba36:	68bb      	ldr	r3, [r7, #8]
 802ba38:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 802ba3a:	68bb      	ldr	r3, [r7, #8]
 802ba3c:	785b      	ldrb	r3, [r3, #1]
 802ba3e:	4619      	mov	r1, r3
 802ba40:	6878      	ldr	r0, [r7, #4]
 802ba42:	f001 ff2c 	bl	802d89e <USBH_AllocPipe>
 802ba46:	4603      	mov	r3, r0
 802ba48:	461a      	mov	r2, r3
 802ba4a:	68bb      	ldr	r3, [r7, #8]
 802ba4c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 802ba4e:	68bb      	ldr	r3, [r7, #8]
 802ba50:	7819      	ldrb	r1, [r3, #0]
 802ba52:	68bb      	ldr	r3, [r7, #8]
 802ba54:	7858      	ldrb	r0, [r3, #1]
 802ba56:	687b      	ldr	r3, [r7, #4]
 802ba58:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802ba5c:	687b      	ldr	r3, [r7, #4]
 802ba5e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802ba62:	68ba      	ldr	r2, [r7, #8]
 802ba64:	8952      	ldrh	r2, [r2, #10]
 802ba66:	9202      	str	r2, [sp, #8]
 802ba68:	2203      	movs	r2, #3
 802ba6a:	9201      	str	r2, [sp, #4]
 802ba6c:	9300      	str	r3, [sp, #0]
 802ba6e:	4623      	mov	r3, r4
 802ba70:	4602      	mov	r2, r0
 802ba72:	6878      	ldr	r0, [r7, #4]
 802ba74:	f001 fee4 	bl	802d840 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 802ba78:	68bb      	ldr	r3, [r7, #8]
 802ba7a:	781b      	ldrb	r3, [r3, #0]
 802ba7c:	2200      	movs	r2, #0
 802ba7e:	4619      	mov	r1, r3
 802ba80:	6878      	ldr	r0, [r7, #4]
 802ba82:	f002 f9f9 	bl	802de78 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 802ba86:	2300      	movs	r3, #0
 802ba88:	2200      	movs	r2, #0
 802ba8a:	210a      	movs	r1, #10
 802ba8c:	6878      	ldr	r0, [r7, #4]
 802ba8e:	f000 fbeb 	bl	802c268 <USBH_FindInterface>
 802ba92:	4603      	mov	r3, r0
 802ba94:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 802ba96:	7bfb      	ldrb	r3, [r7, #15]
 802ba98:	2bff      	cmp	r3, #255	; 0xff
 802ba9a:	d002      	beq.n	802baa2 <USBH_CDC_InterfaceInit+0x11a>
 802ba9c:	7bfb      	ldrb	r3, [r7, #15]
 802ba9e:	2b01      	cmp	r3, #1
 802baa0:	d901      	bls.n	802baa6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 802baa2:	2302      	movs	r3, #2
 802baa4:	e0c2      	b.n	802bc2c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 802baa6:	7bfb      	ldrb	r3, [r7, #15]
 802baa8:	687a      	ldr	r2, [r7, #4]
 802baaa:	211a      	movs	r1, #26
 802baac:	fb01 f303 	mul.w	r3, r1, r3
 802bab0:	4413      	add	r3, r2
 802bab2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802bab6:	781b      	ldrb	r3, [r3, #0]
 802bab8:	b25b      	sxtb	r3, r3
 802baba:	2b00      	cmp	r3, #0
 802babc:	da16      	bge.n	802baec <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802babe:	7bfb      	ldrb	r3, [r7, #15]
 802bac0:	687a      	ldr	r2, [r7, #4]
 802bac2:	211a      	movs	r1, #26
 802bac4:	fb01 f303 	mul.w	r3, r1, r3
 802bac8:	4413      	add	r3, r2
 802baca:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802bace:	781a      	ldrb	r2, [r3, #0]
 802bad0:	68bb      	ldr	r3, [r7, #8]
 802bad2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802bad4:	7bfb      	ldrb	r3, [r7, #15]
 802bad6:	687a      	ldr	r2, [r7, #4]
 802bad8:	211a      	movs	r1, #26
 802bada:	fb01 f303 	mul.w	r3, r1, r3
 802bade:	4413      	add	r3, r2
 802bae0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802bae4:	881a      	ldrh	r2, [r3, #0]
 802bae6:	68bb      	ldr	r3, [r7, #8]
 802bae8:	835a      	strh	r2, [r3, #26]
 802baea:	e015      	b.n	802bb18 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802baec:	7bfb      	ldrb	r3, [r7, #15]
 802baee:	687a      	ldr	r2, [r7, #4]
 802baf0:	211a      	movs	r1, #26
 802baf2:	fb01 f303 	mul.w	r3, r1, r3
 802baf6:	4413      	add	r3, r2
 802baf8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802bafc:	781a      	ldrb	r2, [r3, #0]
 802bafe:	68bb      	ldr	r3, [r7, #8]
 802bb00:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802bb02:	7bfb      	ldrb	r3, [r7, #15]
 802bb04:	687a      	ldr	r2, [r7, #4]
 802bb06:	211a      	movs	r1, #26
 802bb08:	fb01 f303 	mul.w	r3, r1, r3
 802bb0c:	4413      	add	r3, r2
 802bb0e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802bb12:	881a      	ldrh	r2, [r3, #0]
 802bb14:	68bb      	ldr	r3, [r7, #8]
 802bb16:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 802bb18:	7bfb      	ldrb	r3, [r7, #15]
 802bb1a:	687a      	ldr	r2, [r7, #4]
 802bb1c:	211a      	movs	r1, #26
 802bb1e:	fb01 f303 	mul.w	r3, r1, r3
 802bb22:	4413      	add	r3, r2
 802bb24:	f203 3356 	addw	r3, r3, #854	; 0x356
 802bb28:	781b      	ldrb	r3, [r3, #0]
 802bb2a:	b25b      	sxtb	r3, r3
 802bb2c:	2b00      	cmp	r3, #0
 802bb2e:	da16      	bge.n	802bb5e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 802bb30:	7bfb      	ldrb	r3, [r7, #15]
 802bb32:	687a      	ldr	r2, [r7, #4]
 802bb34:	211a      	movs	r1, #26
 802bb36:	fb01 f303 	mul.w	r3, r1, r3
 802bb3a:	4413      	add	r3, r2
 802bb3c:	f203 3356 	addw	r3, r3, #854	; 0x356
 802bb40:	781a      	ldrb	r2, [r3, #0]
 802bb42:	68bb      	ldr	r3, [r7, #8]
 802bb44:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 802bb46:	7bfb      	ldrb	r3, [r7, #15]
 802bb48:	687a      	ldr	r2, [r7, #4]
 802bb4a:	211a      	movs	r1, #26
 802bb4c:	fb01 f303 	mul.w	r3, r1, r3
 802bb50:	4413      	add	r3, r2
 802bb52:	f503 7356 	add.w	r3, r3, #856	; 0x358
 802bb56:	881a      	ldrh	r2, [r3, #0]
 802bb58:	68bb      	ldr	r3, [r7, #8]
 802bb5a:	835a      	strh	r2, [r3, #26]
 802bb5c:	e015      	b.n	802bb8a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 802bb5e:	7bfb      	ldrb	r3, [r7, #15]
 802bb60:	687a      	ldr	r2, [r7, #4]
 802bb62:	211a      	movs	r1, #26
 802bb64:	fb01 f303 	mul.w	r3, r1, r3
 802bb68:	4413      	add	r3, r2
 802bb6a:	f203 3356 	addw	r3, r3, #854	; 0x356
 802bb6e:	781a      	ldrb	r2, [r3, #0]
 802bb70:	68bb      	ldr	r3, [r7, #8]
 802bb72:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 802bb74:	7bfb      	ldrb	r3, [r7, #15]
 802bb76:	687a      	ldr	r2, [r7, #4]
 802bb78:	211a      	movs	r1, #26
 802bb7a:	fb01 f303 	mul.w	r3, r1, r3
 802bb7e:	4413      	add	r3, r2
 802bb80:	f503 7356 	add.w	r3, r3, #856	; 0x358
 802bb84:	881a      	ldrh	r2, [r3, #0]
 802bb86:	68bb      	ldr	r3, [r7, #8]
 802bb88:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 802bb8a:	68bb      	ldr	r3, [r7, #8]
 802bb8c:	7b9b      	ldrb	r3, [r3, #14]
 802bb8e:	4619      	mov	r1, r3
 802bb90:	6878      	ldr	r0, [r7, #4]
 802bb92:	f001 fe84 	bl	802d89e <USBH_AllocPipe>
 802bb96:	4603      	mov	r3, r0
 802bb98:	461a      	mov	r2, r3
 802bb9a:	68bb      	ldr	r3, [r7, #8]
 802bb9c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 802bb9e:	68bb      	ldr	r3, [r7, #8]
 802bba0:	7bdb      	ldrb	r3, [r3, #15]
 802bba2:	4619      	mov	r1, r3
 802bba4:	6878      	ldr	r0, [r7, #4]
 802bba6:	f001 fe7a 	bl	802d89e <USBH_AllocPipe>
 802bbaa:	4603      	mov	r3, r0
 802bbac:	461a      	mov	r2, r3
 802bbae:	68bb      	ldr	r3, [r7, #8]
 802bbb0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 802bbb2:	68bb      	ldr	r3, [r7, #8]
 802bbb4:	7b59      	ldrb	r1, [r3, #13]
 802bbb6:	68bb      	ldr	r3, [r7, #8]
 802bbb8:	7b98      	ldrb	r0, [r3, #14]
 802bbba:	687b      	ldr	r3, [r7, #4]
 802bbbc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802bbc0:	687b      	ldr	r3, [r7, #4]
 802bbc2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802bbc6:	68ba      	ldr	r2, [r7, #8]
 802bbc8:	8b12      	ldrh	r2, [r2, #24]
 802bbca:	9202      	str	r2, [sp, #8]
 802bbcc:	2202      	movs	r2, #2
 802bbce:	9201      	str	r2, [sp, #4]
 802bbd0:	9300      	str	r3, [sp, #0]
 802bbd2:	4623      	mov	r3, r4
 802bbd4:	4602      	mov	r2, r0
 802bbd6:	6878      	ldr	r0, [r7, #4]
 802bbd8:	f001 fe32 	bl	802d840 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 802bbdc:	68bb      	ldr	r3, [r7, #8]
 802bbde:	7b19      	ldrb	r1, [r3, #12]
 802bbe0:	68bb      	ldr	r3, [r7, #8]
 802bbe2:	7bd8      	ldrb	r0, [r3, #15]
 802bbe4:	687b      	ldr	r3, [r7, #4]
 802bbe6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802bbea:	687b      	ldr	r3, [r7, #4]
 802bbec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802bbf0:	68ba      	ldr	r2, [r7, #8]
 802bbf2:	8b52      	ldrh	r2, [r2, #26]
 802bbf4:	9202      	str	r2, [sp, #8]
 802bbf6:	2202      	movs	r2, #2
 802bbf8:	9201      	str	r2, [sp, #4]
 802bbfa:	9300      	str	r3, [sp, #0]
 802bbfc:	4623      	mov	r3, r4
 802bbfe:	4602      	mov	r2, r0
 802bc00:	6878      	ldr	r0, [r7, #4]
 802bc02:	f001 fe1d 	bl	802d840 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 802bc06:	68bb      	ldr	r3, [r7, #8]
 802bc08:	2200      	movs	r2, #0
 802bc0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 802bc0e:	68bb      	ldr	r3, [r7, #8]
 802bc10:	7b5b      	ldrb	r3, [r3, #13]
 802bc12:	2200      	movs	r2, #0
 802bc14:	4619      	mov	r1, r3
 802bc16:	6878      	ldr	r0, [r7, #4]
 802bc18:	f002 f92e 	bl	802de78 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 802bc1c:	68bb      	ldr	r3, [r7, #8]
 802bc1e:	7b1b      	ldrb	r3, [r3, #12]
 802bc20:	2200      	movs	r2, #0
 802bc22:	4619      	mov	r1, r3
 802bc24:	6878      	ldr	r0, [r7, #4]
 802bc26:	f002 f927 	bl	802de78 <USBH_LL_SetToggle>

  return USBH_OK;
 802bc2a:	2300      	movs	r3, #0
}
 802bc2c:	4618      	mov	r0, r3
 802bc2e:	3714      	adds	r7, #20
 802bc30:	46bd      	mov	sp, r7
 802bc32:	bd90      	pop	{r4, r7, pc}

0802bc34 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 802bc34:	b580      	push	{r7, lr}
 802bc36:	b084      	sub	sp, #16
 802bc38:	af00      	add	r7, sp, #0
 802bc3a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802bc3c:	687b      	ldr	r3, [r7, #4]
 802bc3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bc42:	69db      	ldr	r3, [r3, #28]
 802bc44:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 802bc46:	68fb      	ldr	r3, [r7, #12]
 802bc48:	781b      	ldrb	r3, [r3, #0]
 802bc4a:	2b00      	cmp	r3, #0
 802bc4c:	d00e      	beq.n	802bc6c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 802bc4e:	68fb      	ldr	r3, [r7, #12]
 802bc50:	781b      	ldrb	r3, [r3, #0]
 802bc52:	4619      	mov	r1, r3
 802bc54:	6878      	ldr	r0, [r7, #4]
 802bc56:	f001 fe12 	bl	802d87e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 802bc5a:	68fb      	ldr	r3, [r7, #12]
 802bc5c:	781b      	ldrb	r3, [r3, #0]
 802bc5e:	4619      	mov	r1, r3
 802bc60:	6878      	ldr	r0, [r7, #4]
 802bc62:	f001 fe3d 	bl	802d8e0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 802bc66:	68fb      	ldr	r3, [r7, #12]
 802bc68:	2200      	movs	r2, #0
 802bc6a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 802bc6c:	68fb      	ldr	r3, [r7, #12]
 802bc6e:	7b1b      	ldrb	r3, [r3, #12]
 802bc70:	2b00      	cmp	r3, #0
 802bc72:	d00e      	beq.n	802bc92 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 802bc74:	68fb      	ldr	r3, [r7, #12]
 802bc76:	7b1b      	ldrb	r3, [r3, #12]
 802bc78:	4619      	mov	r1, r3
 802bc7a:	6878      	ldr	r0, [r7, #4]
 802bc7c:	f001 fdff 	bl	802d87e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 802bc80:	68fb      	ldr	r3, [r7, #12]
 802bc82:	7b1b      	ldrb	r3, [r3, #12]
 802bc84:	4619      	mov	r1, r3
 802bc86:	6878      	ldr	r0, [r7, #4]
 802bc88:	f001 fe2a 	bl	802d8e0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 802bc8c:	68fb      	ldr	r3, [r7, #12]
 802bc8e:	2200      	movs	r2, #0
 802bc90:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 802bc92:	68fb      	ldr	r3, [r7, #12]
 802bc94:	7b5b      	ldrb	r3, [r3, #13]
 802bc96:	2b00      	cmp	r3, #0
 802bc98:	d00e      	beq.n	802bcb8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 802bc9a:	68fb      	ldr	r3, [r7, #12]
 802bc9c:	7b5b      	ldrb	r3, [r3, #13]
 802bc9e:	4619      	mov	r1, r3
 802bca0:	6878      	ldr	r0, [r7, #4]
 802bca2:	f001 fdec 	bl	802d87e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 802bca6:	68fb      	ldr	r3, [r7, #12]
 802bca8:	7b5b      	ldrb	r3, [r3, #13]
 802bcaa:	4619      	mov	r1, r3
 802bcac:	6878      	ldr	r0, [r7, #4]
 802bcae:	f001 fe17 	bl	802d8e0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 802bcb2:	68fb      	ldr	r3, [r7, #12]
 802bcb4:	2200      	movs	r2, #0
 802bcb6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 802bcb8:	687b      	ldr	r3, [r7, #4]
 802bcba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bcbe:	69db      	ldr	r3, [r3, #28]
 802bcc0:	2b00      	cmp	r3, #0
 802bcc2:	d00b      	beq.n	802bcdc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 802bcc4:	687b      	ldr	r3, [r7, #4]
 802bcc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bcca:	69db      	ldr	r3, [r3, #28]
 802bccc:	4618      	mov	r0, r3
 802bcce:	f002 f989 	bl	802dfe4 <free>
    phost->pActiveClass->pData = 0U;
 802bcd2:	687b      	ldr	r3, [r7, #4]
 802bcd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bcd8:	2200      	movs	r2, #0
 802bcda:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 802bcdc:	2300      	movs	r3, #0
}
 802bcde:	4618      	mov	r0, r3
 802bce0:	3710      	adds	r7, #16
 802bce2:	46bd      	mov	sp, r7
 802bce4:	bd80      	pop	{r7, pc}

0802bce6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 802bce6:	b580      	push	{r7, lr}
 802bce8:	b084      	sub	sp, #16
 802bcea:	af00      	add	r7, sp, #0
 802bcec:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802bcee:	687b      	ldr	r3, [r7, #4]
 802bcf0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bcf4:	69db      	ldr	r3, [r3, #28]
 802bcf6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 802bcf8:	68fb      	ldr	r3, [r7, #12]
 802bcfa:	3340      	adds	r3, #64	; 0x40
 802bcfc:	4619      	mov	r1, r3
 802bcfe:	6878      	ldr	r0, [r7, #4]
 802bd00:	f000 f8b1 	bl	802be66 <GetLineCoding>
 802bd04:	4603      	mov	r3, r0
 802bd06:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 802bd08:	7afb      	ldrb	r3, [r7, #11]
 802bd0a:	2b00      	cmp	r3, #0
 802bd0c:	d105      	bne.n	802bd1a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 802bd0e:	687b      	ldr	r3, [r7, #4]
 802bd10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bd14:	2102      	movs	r1, #2
 802bd16:	6878      	ldr	r0, [r7, #4]
 802bd18:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 802bd1a:	7afb      	ldrb	r3, [r7, #11]
}
 802bd1c:	4618      	mov	r0, r3
 802bd1e:	3710      	adds	r7, #16
 802bd20:	46bd      	mov	sp, r7
 802bd22:	bd80      	pop	{r7, pc}

0802bd24 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 802bd24:	b580      	push	{r7, lr}
 802bd26:	b084      	sub	sp, #16
 802bd28:	af00      	add	r7, sp, #0
 802bd2a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 802bd2c:	2301      	movs	r3, #1
 802bd2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 802bd30:	2300      	movs	r3, #0
 802bd32:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802bd34:	687b      	ldr	r3, [r7, #4]
 802bd36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bd3a:	69db      	ldr	r3, [r3, #28]
 802bd3c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 802bd3e:	68bb      	ldr	r3, [r7, #8]
 802bd40:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802bd44:	2b04      	cmp	r3, #4
 802bd46:	d877      	bhi.n	802be38 <USBH_CDC_Process+0x114>
 802bd48:	a201      	add	r2, pc, #4	; (adr r2, 802bd50 <USBH_CDC_Process+0x2c>)
 802bd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802bd4e:	bf00      	nop
 802bd50:	0802bd65 	.word	0x0802bd65
 802bd54:	0802bd6b 	.word	0x0802bd6b
 802bd58:	0802bd9b 	.word	0x0802bd9b
 802bd5c:	0802be0f 	.word	0x0802be0f
 802bd60:	0802be1d 	.word	0x0802be1d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 802bd64:	2300      	movs	r3, #0
 802bd66:	73fb      	strb	r3, [r7, #15]
      break;
 802bd68:	e06d      	b.n	802be46 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 802bd6a:	68bb      	ldr	r3, [r7, #8]
 802bd6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802bd6e:	4619      	mov	r1, r3
 802bd70:	6878      	ldr	r0, [r7, #4]
 802bd72:	f000 f897 	bl	802bea4 <SetLineCoding>
 802bd76:	4603      	mov	r3, r0
 802bd78:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802bd7a:	7bbb      	ldrb	r3, [r7, #14]
 802bd7c:	2b00      	cmp	r3, #0
 802bd7e:	d104      	bne.n	802bd8a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 802bd80:	68bb      	ldr	r3, [r7, #8]
 802bd82:	2202      	movs	r2, #2
 802bd84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 802bd88:	e058      	b.n	802be3c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 802bd8a:	7bbb      	ldrb	r3, [r7, #14]
 802bd8c:	2b01      	cmp	r3, #1
 802bd8e:	d055      	beq.n	802be3c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 802bd90:	68bb      	ldr	r3, [r7, #8]
 802bd92:	2204      	movs	r2, #4
 802bd94:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 802bd98:	e050      	b.n	802be3c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 802bd9a:	68bb      	ldr	r3, [r7, #8]
 802bd9c:	3340      	adds	r3, #64	; 0x40
 802bd9e:	4619      	mov	r1, r3
 802bda0:	6878      	ldr	r0, [r7, #4]
 802bda2:	f000 f860 	bl	802be66 <GetLineCoding>
 802bda6:	4603      	mov	r3, r0
 802bda8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802bdaa:	7bbb      	ldrb	r3, [r7, #14]
 802bdac:	2b00      	cmp	r3, #0
 802bdae:	d126      	bne.n	802bdfe <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 802bdb0:	68bb      	ldr	r3, [r7, #8]
 802bdb2:	2200      	movs	r2, #0
 802bdb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 802bdb8:	68bb      	ldr	r3, [r7, #8]
 802bdba:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 802bdbe:	68bb      	ldr	r3, [r7, #8]
 802bdc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802bdc2:	791b      	ldrb	r3, [r3, #4]
 802bdc4:	429a      	cmp	r2, r3
 802bdc6:	d13b      	bne.n	802be40 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 802bdc8:	68bb      	ldr	r3, [r7, #8]
 802bdca:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 802bdce:	68bb      	ldr	r3, [r7, #8]
 802bdd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802bdd2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 802bdd4:	429a      	cmp	r2, r3
 802bdd6:	d133      	bne.n	802be40 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 802bdd8:	68bb      	ldr	r3, [r7, #8]
 802bdda:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 802bdde:	68bb      	ldr	r3, [r7, #8]
 802bde0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802bde2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 802bde4:	429a      	cmp	r2, r3
 802bde6:	d12b      	bne.n	802be40 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 802bde8:	68bb      	ldr	r3, [r7, #8]
 802bdea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 802bdec:	68bb      	ldr	r3, [r7, #8]
 802bdee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802bdf0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 802bdf2:	429a      	cmp	r2, r3
 802bdf4:	d124      	bne.n	802be40 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 802bdf6:	6878      	ldr	r0, [r7, #4]
 802bdf8:	f000 f958 	bl	802c0ac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 802bdfc:	e020      	b.n	802be40 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 802bdfe:	7bbb      	ldrb	r3, [r7, #14]
 802be00:	2b01      	cmp	r3, #1
 802be02:	d01d      	beq.n	802be40 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 802be04:	68bb      	ldr	r3, [r7, #8]
 802be06:	2204      	movs	r2, #4
 802be08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 802be0c:	e018      	b.n	802be40 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 802be0e:	6878      	ldr	r0, [r7, #4]
 802be10:	f000 f867 	bl	802bee2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 802be14:	6878      	ldr	r0, [r7, #4]
 802be16:	f000 f8da 	bl	802bfce <CDC_ProcessReception>
      break;
 802be1a:	e014      	b.n	802be46 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 802be1c:	2100      	movs	r1, #0
 802be1e:	6878      	ldr	r0, [r7, #4]
 802be20:	f000 ffef 	bl	802ce02 <USBH_ClrFeature>
 802be24:	4603      	mov	r3, r0
 802be26:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802be28:	7bbb      	ldrb	r3, [r7, #14]
 802be2a:	2b00      	cmp	r3, #0
 802be2c:	d10a      	bne.n	802be44 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 802be2e:	68bb      	ldr	r3, [r7, #8]
 802be30:	2200      	movs	r2, #0
 802be32:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 802be36:	e005      	b.n	802be44 <USBH_CDC_Process+0x120>

    default:
      break;
 802be38:	bf00      	nop
 802be3a:	e004      	b.n	802be46 <USBH_CDC_Process+0x122>
      break;
 802be3c:	bf00      	nop
 802be3e:	e002      	b.n	802be46 <USBH_CDC_Process+0x122>
      break;
 802be40:	bf00      	nop
 802be42:	e000      	b.n	802be46 <USBH_CDC_Process+0x122>
      break;
 802be44:	bf00      	nop

  }

  return status;
 802be46:	7bfb      	ldrb	r3, [r7, #15]
}
 802be48:	4618      	mov	r0, r3
 802be4a:	3710      	adds	r7, #16
 802be4c:	46bd      	mov	sp, r7
 802be4e:	bd80      	pop	{r7, pc}

0802be50 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 802be50:	b480      	push	{r7}
 802be52:	b083      	sub	sp, #12
 802be54:	af00      	add	r7, sp, #0
 802be56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 802be58:	2300      	movs	r3, #0
}
 802be5a:	4618      	mov	r0, r3
 802be5c:	370c      	adds	r7, #12
 802be5e:	46bd      	mov	sp, r7
 802be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 802be64:	4770      	bx	lr

0802be66 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 802be66:	b580      	push	{r7, lr}
 802be68:	b082      	sub	sp, #8
 802be6a:	af00      	add	r7, sp, #0
 802be6c:	6078      	str	r0, [r7, #4]
 802be6e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 802be70:	687b      	ldr	r3, [r7, #4]
 802be72:	22a1      	movs	r2, #161	; 0xa1
 802be74:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 802be76:	687b      	ldr	r3, [r7, #4]
 802be78:	2221      	movs	r2, #33	; 0x21
 802be7a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 802be7c:	687b      	ldr	r3, [r7, #4]
 802be7e:	2200      	movs	r2, #0
 802be80:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 802be82:	687b      	ldr	r3, [r7, #4]
 802be84:	2200      	movs	r2, #0
 802be86:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 802be88:	687b      	ldr	r3, [r7, #4]
 802be8a:	2207      	movs	r2, #7
 802be8c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 802be8e:	683b      	ldr	r3, [r7, #0]
 802be90:	2207      	movs	r2, #7
 802be92:	4619      	mov	r1, r3
 802be94:	6878      	ldr	r0, [r7, #4]
 802be96:	f001 fa81 	bl	802d39c <USBH_CtlReq>
 802be9a:	4603      	mov	r3, r0
}
 802be9c:	4618      	mov	r0, r3
 802be9e:	3708      	adds	r7, #8
 802bea0:	46bd      	mov	sp, r7
 802bea2:	bd80      	pop	{r7, pc}

0802bea4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 802bea4:	b580      	push	{r7, lr}
 802bea6:	b082      	sub	sp, #8
 802bea8:	af00      	add	r7, sp, #0
 802beaa:	6078      	str	r0, [r7, #4]
 802beac:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 802beae:	687b      	ldr	r3, [r7, #4]
 802beb0:	2221      	movs	r2, #33	; 0x21
 802beb2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 802beb4:	687b      	ldr	r3, [r7, #4]
 802beb6:	2220      	movs	r2, #32
 802beb8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 802beba:	687b      	ldr	r3, [r7, #4]
 802bebc:	2200      	movs	r2, #0
 802bebe:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 802bec0:	687b      	ldr	r3, [r7, #4]
 802bec2:	2200      	movs	r2, #0
 802bec4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 802bec6:	687b      	ldr	r3, [r7, #4]
 802bec8:	2207      	movs	r2, #7
 802beca:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 802becc:	683b      	ldr	r3, [r7, #0]
 802bece:	2207      	movs	r2, #7
 802bed0:	4619      	mov	r1, r3
 802bed2:	6878      	ldr	r0, [r7, #4]
 802bed4:	f001 fa62 	bl	802d39c <USBH_CtlReq>
 802bed8:	4603      	mov	r3, r0
}
 802beda:	4618      	mov	r0, r3
 802bedc:	3708      	adds	r7, #8
 802bede:	46bd      	mov	sp, r7
 802bee0:	bd80      	pop	{r7, pc}

0802bee2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 802bee2:	b580      	push	{r7, lr}
 802bee4:	b086      	sub	sp, #24
 802bee6:	af02      	add	r7, sp, #8
 802bee8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802beea:	687b      	ldr	r3, [r7, #4]
 802beec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bef0:	69db      	ldr	r3, [r3, #28]
 802bef2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802bef4:	2300      	movs	r3, #0
 802bef6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 802bef8:	68fb      	ldr	r3, [r7, #12]
 802befa:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802befe:	2b01      	cmp	r3, #1
 802bf00:	d002      	beq.n	802bf08 <CDC_ProcessTransmission+0x26>
 802bf02:	2b02      	cmp	r3, #2
 802bf04:	d023      	beq.n	802bf4e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 802bf06:	e05e      	b.n	802bfc6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 802bf08:	68fb      	ldr	r3, [r7, #12]
 802bf0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802bf0c:	68fa      	ldr	r2, [r7, #12]
 802bf0e:	8b12      	ldrh	r2, [r2, #24]
 802bf10:	4293      	cmp	r3, r2
 802bf12:	d90b      	bls.n	802bf2c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 802bf14:	68fb      	ldr	r3, [r7, #12]
 802bf16:	69d9      	ldr	r1, [r3, #28]
 802bf18:	68fb      	ldr	r3, [r7, #12]
 802bf1a:	8b1a      	ldrh	r2, [r3, #24]
 802bf1c:	68fb      	ldr	r3, [r7, #12]
 802bf1e:	7b5b      	ldrb	r3, [r3, #13]
 802bf20:	2001      	movs	r0, #1
 802bf22:	9000      	str	r0, [sp, #0]
 802bf24:	6878      	ldr	r0, [r7, #4]
 802bf26:	f001 fc48 	bl	802d7ba <USBH_BulkSendData>
 802bf2a:	e00b      	b.n	802bf44 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 802bf2c:	68fb      	ldr	r3, [r7, #12]
 802bf2e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 802bf30:	68fb      	ldr	r3, [r7, #12]
 802bf32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 802bf34:	b29a      	uxth	r2, r3
 802bf36:	68fb      	ldr	r3, [r7, #12]
 802bf38:	7b5b      	ldrb	r3, [r3, #13]
 802bf3a:	2001      	movs	r0, #1
 802bf3c:	9000      	str	r0, [sp, #0]
 802bf3e:	6878      	ldr	r0, [r7, #4]
 802bf40:	f001 fc3b 	bl	802d7ba <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 802bf44:	68fb      	ldr	r3, [r7, #12]
 802bf46:	2202      	movs	r2, #2
 802bf48:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802bf4c:	e03b      	b.n	802bfc6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 802bf4e:	68fb      	ldr	r3, [r7, #12]
 802bf50:	7b5b      	ldrb	r3, [r3, #13]
 802bf52:	4619      	mov	r1, r3
 802bf54:	6878      	ldr	r0, [r7, #4]
 802bf56:	f001 ff65 	bl	802de24 <USBH_LL_GetURBState>
 802bf5a:	4603      	mov	r3, r0
 802bf5c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 802bf5e:	7afb      	ldrb	r3, [r7, #11]
 802bf60:	2b01      	cmp	r3, #1
 802bf62:	d128      	bne.n	802bfb6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 802bf64:	68fb      	ldr	r3, [r7, #12]
 802bf66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802bf68:	68fa      	ldr	r2, [r7, #12]
 802bf6a:	8b12      	ldrh	r2, [r2, #24]
 802bf6c:	4293      	cmp	r3, r2
 802bf6e:	d90e      	bls.n	802bf8e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 802bf70:	68fb      	ldr	r3, [r7, #12]
 802bf72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802bf74:	68fa      	ldr	r2, [r7, #12]
 802bf76:	8b12      	ldrh	r2, [r2, #24]
 802bf78:	1a9a      	subs	r2, r3, r2
 802bf7a:	68fb      	ldr	r3, [r7, #12]
 802bf7c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 802bf7e:	68fb      	ldr	r3, [r7, #12]
 802bf80:	69db      	ldr	r3, [r3, #28]
 802bf82:	68fa      	ldr	r2, [r7, #12]
 802bf84:	8b12      	ldrh	r2, [r2, #24]
 802bf86:	441a      	add	r2, r3
 802bf88:	68fb      	ldr	r3, [r7, #12]
 802bf8a:	61da      	str	r2, [r3, #28]
 802bf8c:	e002      	b.n	802bf94 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 802bf8e:	68fb      	ldr	r3, [r7, #12]
 802bf90:	2200      	movs	r2, #0
 802bf92:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 802bf94:	68fb      	ldr	r3, [r7, #12]
 802bf96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802bf98:	2b00      	cmp	r3, #0
 802bf9a:	d004      	beq.n	802bfa6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 802bf9c:	68fb      	ldr	r3, [r7, #12]
 802bf9e:	2201      	movs	r2, #1
 802bfa0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802bfa4:	e00e      	b.n	802bfc4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 802bfa6:	68fb      	ldr	r3, [r7, #12]
 802bfa8:	2200      	movs	r2, #0
 802bfaa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 802bfae:	6878      	ldr	r0, [r7, #4]
 802bfb0:	f000 f868 	bl	802c084 <USBH_CDC_TransmitCallback>
      break;
 802bfb4:	e006      	b.n	802bfc4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 802bfb6:	7afb      	ldrb	r3, [r7, #11]
 802bfb8:	2b02      	cmp	r3, #2
 802bfba:	d103      	bne.n	802bfc4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 802bfbc:	68fb      	ldr	r3, [r7, #12]
 802bfbe:	2201      	movs	r2, #1
 802bfc0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802bfc4:	bf00      	nop
  }
}
 802bfc6:	bf00      	nop
 802bfc8:	3710      	adds	r7, #16
 802bfca:	46bd      	mov	sp, r7
 802bfcc:	bd80      	pop	{r7, pc}

0802bfce <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 802bfce:	b580      	push	{r7, lr}
 802bfd0:	b086      	sub	sp, #24
 802bfd2:	af00      	add	r7, sp, #0
 802bfd4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802bfd6:	687b      	ldr	r3, [r7, #4]
 802bfd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bfdc:	69db      	ldr	r3, [r3, #28]
 802bfde:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802bfe0:	2300      	movs	r3, #0
 802bfe2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 802bfe4:	697b      	ldr	r3, [r7, #20]
 802bfe6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 802bfea:	2b03      	cmp	r3, #3
 802bfec:	d002      	beq.n	802bff4 <CDC_ProcessReception+0x26>
 802bfee:	2b04      	cmp	r3, #4
 802bff0:	d00e      	beq.n	802c010 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 802bff2:	e043      	b.n	802c07c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 802bff4:	697b      	ldr	r3, [r7, #20]
 802bff6:	6a19      	ldr	r1, [r3, #32]
 802bff8:	697b      	ldr	r3, [r7, #20]
 802bffa:	8b5a      	ldrh	r2, [r3, #26]
 802bffc:	697b      	ldr	r3, [r7, #20]
 802bffe:	7b1b      	ldrb	r3, [r3, #12]
 802c000:	6878      	ldr	r0, [r7, #4]
 802c002:	f001 fbff 	bl	802d804 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 802c006:	697b      	ldr	r3, [r7, #20]
 802c008:	2204      	movs	r2, #4
 802c00a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 802c00e:	e035      	b.n	802c07c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 802c010:	697b      	ldr	r3, [r7, #20]
 802c012:	7b1b      	ldrb	r3, [r3, #12]
 802c014:	4619      	mov	r1, r3
 802c016:	6878      	ldr	r0, [r7, #4]
 802c018:	f001 ff04 	bl	802de24 <USBH_LL_GetURBState>
 802c01c:	4603      	mov	r3, r0
 802c01e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 802c020:	7cfb      	ldrb	r3, [r7, #19]
 802c022:	2b01      	cmp	r3, #1
 802c024:	d129      	bne.n	802c07a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 802c026:	697b      	ldr	r3, [r7, #20]
 802c028:	7b1b      	ldrb	r3, [r3, #12]
 802c02a:	4619      	mov	r1, r3
 802c02c:	6878      	ldr	r0, [r7, #4]
 802c02e:	f001 fe67 	bl	802dd00 <USBH_LL_GetLastXferSize>
 802c032:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 802c034:	697b      	ldr	r3, [r7, #20]
 802c036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802c038:	68fa      	ldr	r2, [r7, #12]
 802c03a:	429a      	cmp	r2, r3
 802c03c:	d016      	beq.n	802c06c <CDC_ProcessReception+0x9e>
 802c03e:	697b      	ldr	r3, [r7, #20]
 802c040:	8b5b      	ldrh	r3, [r3, #26]
 802c042:	461a      	mov	r2, r3
 802c044:	68fb      	ldr	r3, [r7, #12]
 802c046:	4293      	cmp	r3, r2
 802c048:	d910      	bls.n	802c06c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 802c04a:	697b      	ldr	r3, [r7, #20]
 802c04c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802c04e:	68fb      	ldr	r3, [r7, #12]
 802c050:	1ad2      	subs	r2, r2, r3
 802c052:	697b      	ldr	r3, [r7, #20]
 802c054:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 802c056:	697b      	ldr	r3, [r7, #20]
 802c058:	6a1a      	ldr	r2, [r3, #32]
 802c05a:	68fb      	ldr	r3, [r7, #12]
 802c05c:	441a      	add	r2, r3
 802c05e:	697b      	ldr	r3, [r7, #20]
 802c060:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 802c062:	697b      	ldr	r3, [r7, #20]
 802c064:	2203      	movs	r2, #3
 802c066:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 802c06a:	e006      	b.n	802c07a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 802c06c:	697b      	ldr	r3, [r7, #20]
 802c06e:	2200      	movs	r2, #0
 802c070:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 802c074:	6878      	ldr	r0, [r7, #4]
 802c076:	f000 f80f 	bl	802c098 <USBH_CDC_ReceiveCallback>
      break;
 802c07a:	bf00      	nop
  }
}
 802c07c:	bf00      	nop
 802c07e:	3718      	adds	r7, #24
 802c080:	46bd      	mov	sp, r7
 802c082:	bd80      	pop	{r7, pc}

0802c084 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 802c084:	b480      	push	{r7}
 802c086:	b083      	sub	sp, #12
 802c088:	af00      	add	r7, sp, #0
 802c08a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802c08c:	bf00      	nop
 802c08e:	370c      	adds	r7, #12
 802c090:	46bd      	mov	sp, r7
 802c092:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c096:	4770      	bx	lr

0802c098 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 802c098:	b480      	push	{r7}
 802c09a:	b083      	sub	sp, #12
 802c09c:	af00      	add	r7, sp, #0
 802c09e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802c0a0:	bf00      	nop
 802c0a2:	370c      	adds	r7, #12
 802c0a4:	46bd      	mov	sp, r7
 802c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c0aa:	4770      	bx	lr

0802c0ac <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 802c0ac:	b480      	push	{r7}
 802c0ae:	b083      	sub	sp, #12
 802c0b0:	af00      	add	r7, sp, #0
 802c0b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802c0b4:	bf00      	nop
 802c0b6:	370c      	adds	r7, #12
 802c0b8:	46bd      	mov	sp, r7
 802c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c0be:	4770      	bx	lr

0802c0c0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 802c0c0:	b580      	push	{r7, lr}
 802c0c2:	b084      	sub	sp, #16
 802c0c4:	af00      	add	r7, sp, #0
 802c0c6:	60f8      	str	r0, [r7, #12]
 802c0c8:	60b9      	str	r1, [r7, #8]
 802c0ca:	4613      	mov	r3, r2
 802c0cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 802c0ce:	68fb      	ldr	r3, [r7, #12]
 802c0d0:	2b00      	cmp	r3, #0
 802c0d2:	d101      	bne.n	802c0d8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 802c0d4:	2302      	movs	r3, #2
 802c0d6:	e029      	b.n	802c12c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 802c0d8:	68fb      	ldr	r3, [r7, #12]
 802c0da:	79fa      	ldrb	r2, [r7, #7]
 802c0dc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 802c0e0:	68fb      	ldr	r3, [r7, #12]
 802c0e2:	2200      	movs	r2, #0
 802c0e4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 802c0e8:	68fb      	ldr	r3, [r7, #12]
 802c0ea:	2200      	movs	r2, #0
 802c0ec:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 802c0f0:	68f8      	ldr	r0, [r7, #12]
 802c0f2:	f000 f81f 	bl	802c134 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 802c0f6:	68fb      	ldr	r3, [r7, #12]
 802c0f8:	2200      	movs	r2, #0
 802c0fa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 802c0fe:	68fb      	ldr	r3, [r7, #12]
 802c100:	2200      	movs	r2, #0
 802c102:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 802c106:	68fb      	ldr	r3, [r7, #12]
 802c108:	2200      	movs	r2, #0
 802c10a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 802c10e:	68fb      	ldr	r3, [r7, #12]
 802c110:	2200      	movs	r2, #0
 802c112:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 802c116:	68bb      	ldr	r3, [r7, #8]
 802c118:	2b00      	cmp	r3, #0
 802c11a:	d003      	beq.n	802c124 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 802c11c:	68fb      	ldr	r3, [r7, #12]
 802c11e:	68ba      	ldr	r2, [r7, #8]
 802c120:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 802c124:	68f8      	ldr	r0, [r7, #12]
 802c126:	f001 fd2d 	bl	802db84 <USBH_LL_Init>

  return USBH_OK;
 802c12a:	2300      	movs	r3, #0
}
 802c12c:	4618      	mov	r0, r3
 802c12e:	3710      	adds	r7, #16
 802c130:	46bd      	mov	sp, r7
 802c132:	bd80      	pop	{r7, pc}

0802c134 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 802c134:	b480      	push	{r7}
 802c136:	b085      	sub	sp, #20
 802c138:	af00      	add	r7, sp, #0
 802c13a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 802c13c:	2300      	movs	r3, #0
 802c13e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 802c140:	2300      	movs	r3, #0
 802c142:	60fb      	str	r3, [r7, #12]
 802c144:	e009      	b.n	802c15a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 802c146:	687a      	ldr	r2, [r7, #4]
 802c148:	68fb      	ldr	r3, [r7, #12]
 802c14a:	33e0      	adds	r3, #224	; 0xe0
 802c14c:	009b      	lsls	r3, r3, #2
 802c14e:	4413      	add	r3, r2
 802c150:	2200      	movs	r2, #0
 802c152:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 802c154:	68fb      	ldr	r3, [r7, #12]
 802c156:	3301      	adds	r3, #1
 802c158:	60fb      	str	r3, [r7, #12]
 802c15a:	68fb      	ldr	r3, [r7, #12]
 802c15c:	2b0f      	cmp	r3, #15
 802c15e:	d9f2      	bls.n	802c146 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 802c160:	2300      	movs	r3, #0
 802c162:	60fb      	str	r3, [r7, #12]
 802c164:	e009      	b.n	802c17a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 802c166:	687a      	ldr	r2, [r7, #4]
 802c168:	68fb      	ldr	r3, [r7, #12]
 802c16a:	4413      	add	r3, r2
 802c16c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802c170:	2200      	movs	r2, #0
 802c172:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 802c174:	68fb      	ldr	r3, [r7, #12]
 802c176:	3301      	adds	r3, #1
 802c178:	60fb      	str	r3, [r7, #12]
 802c17a:	68fb      	ldr	r3, [r7, #12]
 802c17c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802c180:	d3f1      	bcc.n	802c166 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 802c182:	687b      	ldr	r3, [r7, #4]
 802c184:	2200      	movs	r2, #0
 802c186:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 802c188:	687b      	ldr	r3, [r7, #4]
 802c18a:	2200      	movs	r2, #0
 802c18c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 802c18e:	687b      	ldr	r3, [r7, #4]
 802c190:	2201      	movs	r2, #1
 802c192:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 802c194:	687b      	ldr	r3, [r7, #4]
 802c196:	2200      	movs	r2, #0
 802c198:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 802c19c:	687b      	ldr	r3, [r7, #4]
 802c19e:	2201      	movs	r2, #1
 802c1a0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 802c1a2:	687b      	ldr	r3, [r7, #4]
 802c1a4:	2240      	movs	r2, #64	; 0x40
 802c1a6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 802c1a8:	687b      	ldr	r3, [r7, #4]
 802c1aa:	2200      	movs	r2, #0
 802c1ac:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 802c1ae:	687b      	ldr	r3, [r7, #4]
 802c1b0:	2200      	movs	r2, #0
 802c1b2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 802c1b6:	687b      	ldr	r3, [r7, #4]
 802c1b8:	2201      	movs	r2, #1
 802c1ba:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 802c1be:	687b      	ldr	r3, [r7, #4]
 802c1c0:	2200      	movs	r2, #0
 802c1c2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 802c1c6:	687b      	ldr	r3, [r7, #4]
 802c1c8:	2200      	movs	r2, #0
 802c1ca:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 802c1ce:	2300      	movs	r3, #0
}
 802c1d0:	4618      	mov	r0, r3
 802c1d2:	3714      	adds	r7, #20
 802c1d4:	46bd      	mov	sp, r7
 802c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c1da:	4770      	bx	lr

0802c1dc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 802c1dc:	b480      	push	{r7}
 802c1de:	b085      	sub	sp, #20
 802c1e0:	af00      	add	r7, sp, #0
 802c1e2:	6078      	str	r0, [r7, #4]
 802c1e4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 802c1e6:	2300      	movs	r3, #0
 802c1e8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 802c1ea:	683b      	ldr	r3, [r7, #0]
 802c1ec:	2b00      	cmp	r3, #0
 802c1ee:	d016      	beq.n	802c21e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 802c1f0:	687b      	ldr	r3, [r7, #4]
 802c1f2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802c1f6:	2b00      	cmp	r3, #0
 802c1f8:	d10e      	bne.n	802c218 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 802c1fa:	687b      	ldr	r3, [r7, #4]
 802c1fc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802c200:	1c59      	adds	r1, r3, #1
 802c202:	687a      	ldr	r2, [r7, #4]
 802c204:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 802c208:	687a      	ldr	r2, [r7, #4]
 802c20a:	33de      	adds	r3, #222	; 0xde
 802c20c:	6839      	ldr	r1, [r7, #0]
 802c20e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 802c212:	2300      	movs	r3, #0
 802c214:	73fb      	strb	r3, [r7, #15]
 802c216:	e004      	b.n	802c222 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 802c218:	2302      	movs	r3, #2
 802c21a:	73fb      	strb	r3, [r7, #15]
 802c21c:	e001      	b.n	802c222 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 802c21e:	2302      	movs	r3, #2
 802c220:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802c222:	7bfb      	ldrb	r3, [r7, #15]
}
 802c224:	4618      	mov	r0, r3
 802c226:	3714      	adds	r7, #20
 802c228:	46bd      	mov	sp, r7
 802c22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c22e:	4770      	bx	lr

0802c230 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 802c230:	b480      	push	{r7}
 802c232:	b085      	sub	sp, #20
 802c234:	af00      	add	r7, sp, #0
 802c236:	6078      	str	r0, [r7, #4]
 802c238:	460b      	mov	r3, r1
 802c23a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 802c23c:	2300      	movs	r3, #0
 802c23e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 802c240:	687b      	ldr	r3, [r7, #4]
 802c242:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 802c246:	78fa      	ldrb	r2, [r7, #3]
 802c248:	429a      	cmp	r2, r3
 802c24a:	d204      	bcs.n	802c256 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 802c24c:	687b      	ldr	r3, [r7, #4]
 802c24e:	78fa      	ldrb	r2, [r7, #3]
 802c250:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 802c254:	e001      	b.n	802c25a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 802c256:	2302      	movs	r3, #2
 802c258:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802c25a:	7bfb      	ldrb	r3, [r7, #15]
}
 802c25c:	4618      	mov	r0, r3
 802c25e:	3714      	adds	r7, #20
 802c260:	46bd      	mov	sp, r7
 802c262:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c266:	4770      	bx	lr

0802c268 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 802c268:	b480      	push	{r7}
 802c26a:	b087      	sub	sp, #28
 802c26c:	af00      	add	r7, sp, #0
 802c26e:	6078      	str	r0, [r7, #4]
 802c270:	4608      	mov	r0, r1
 802c272:	4611      	mov	r1, r2
 802c274:	461a      	mov	r2, r3
 802c276:	4603      	mov	r3, r0
 802c278:	70fb      	strb	r3, [r7, #3]
 802c27a:	460b      	mov	r3, r1
 802c27c:	70bb      	strb	r3, [r7, #2]
 802c27e:	4613      	mov	r3, r2
 802c280:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 802c282:	2300      	movs	r3, #0
 802c284:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 802c286:	2300      	movs	r3, #0
 802c288:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 802c28a:	687b      	ldr	r3, [r7, #4]
 802c28c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 802c290:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 802c292:	e025      	b.n	802c2e0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 802c294:	7dfb      	ldrb	r3, [r7, #23]
 802c296:	221a      	movs	r2, #26
 802c298:	fb02 f303 	mul.w	r3, r2, r3
 802c29c:	3308      	adds	r3, #8
 802c29e:	68fa      	ldr	r2, [r7, #12]
 802c2a0:	4413      	add	r3, r2
 802c2a2:	3302      	adds	r3, #2
 802c2a4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 802c2a6:	693b      	ldr	r3, [r7, #16]
 802c2a8:	795b      	ldrb	r3, [r3, #5]
 802c2aa:	78fa      	ldrb	r2, [r7, #3]
 802c2ac:	429a      	cmp	r2, r3
 802c2ae:	d002      	beq.n	802c2b6 <USBH_FindInterface+0x4e>
 802c2b0:	78fb      	ldrb	r3, [r7, #3]
 802c2b2:	2bff      	cmp	r3, #255	; 0xff
 802c2b4:	d111      	bne.n	802c2da <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802c2b6:	693b      	ldr	r3, [r7, #16]
 802c2b8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 802c2ba:	78ba      	ldrb	r2, [r7, #2]
 802c2bc:	429a      	cmp	r2, r3
 802c2be:	d002      	beq.n	802c2c6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802c2c0:	78bb      	ldrb	r3, [r7, #2]
 802c2c2:	2bff      	cmp	r3, #255	; 0xff
 802c2c4:	d109      	bne.n	802c2da <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 802c2c6:	693b      	ldr	r3, [r7, #16]
 802c2c8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802c2ca:	787a      	ldrb	r2, [r7, #1]
 802c2cc:	429a      	cmp	r2, r3
 802c2ce:	d002      	beq.n	802c2d6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 802c2d0:	787b      	ldrb	r3, [r7, #1]
 802c2d2:	2bff      	cmp	r3, #255	; 0xff
 802c2d4:	d101      	bne.n	802c2da <USBH_FindInterface+0x72>
    {
      return  if_ix;
 802c2d6:	7dfb      	ldrb	r3, [r7, #23]
 802c2d8:	e006      	b.n	802c2e8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 802c2da:	7dfb      	ldrb	r3, [r7, #23]
 802c2dc:	3301      	adds	r3, #1
 802c2de:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 802c2e0:	7dfb      	ldrb	r3, [r7, #23]
 802c2e2:	2b01      	cmp	r3, #1
 802c2e4:	d9d6      	bls.n	802c294 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 802c2e6:	23ff      	movs	r3, #255	; 0xff
}
 802c2e8:	4618      	mov	r0, r3
 802c2ea:	371c      	adds	r7, #28
 802c2ec:	46bd      	mov	sp, r7
 802c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2f2:	4770      	bx	lr

0802c2f4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 802c2f4:	b580      	push	{r7, lr}
 802c2f6:	b082      	sub	sp, #8
 802c2f8:	af00      	add	r7, sp, #0
 802c2fa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 802c2fc:	6878      	ldr	r0, [r7, #4]
 802c2fe:	f001 fc87 	bl	802dc10 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 802c302:	2101      	movs	r1, #1
 802c304:	6878      	ldr	r0, [r7, #4]
 802c306:	f001 fda0 	bl	802de4a <USBH_LL_DriverVBUS>

  return USBH_OK;
 802c30a:	2300      	movs	r3, #0
}
 802c30c:	4618      	mov	r0, r3
 802c30e:	3708      	adds	r7, #8
 802c310:	46bd      	mov	sp, r7
 802c312:	bd80      	pop	{r7, pc}

0802c314 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 802c314:	b580      	push	{r7, lr}
 802c316:	b088      	sub	sp, #32
 802c318:	af04      	add	r7, sp, #16
 802c31a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 802c31c:	2302      	movs	r3, #2
 802c31e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 802c320:	2300      	movs	r3, #0
 802c322:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 802c324:	687b      	ldr	r3, [r7, #4]
 802c326:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 802c32a:	b2db      	uxtb	r3, r3
 802c32c:	2b01      	cmp	r3, #1
 802c32e:	d102      	bne.n	802c336 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 802c330:	687b      	ldr	r3, [r7, #4]
 802c332:	2203      	movs	r2, #3
 802c334:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 802c336:	687b      	ldr	r3, [r7, #4]
 802c338:	781b      	ldrb	r3, [r3, #0]
 802c33a:	b2db      	uxtb	r3, r3
 802c33c:	2b0b      	cmp	r3, #11
 802c33e:	f200 81be 	bhi.w	802c6be <USBH_Process+0x3aa>
 802c342:	a201      	add	r2, pc, #4	; (adr r2, 802c348 <USBH_Process+0x34>)
 802c344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802c348:	0802c379 	.word	0x0802c379
 802c34c:	0802c3ab 	.word	0x0802c3ab
 802c350:	0802c413 	.word	0x0802c413
 802c354:	0802c659 	.word	0x0802c659
 802c358:	0802c6bf 	.word	0x0802c6bf
 802c35c:	0802c4b7 	.word	0x0802c4b7
 802c360:	0802c5ff 	.word	0x0802c5ff
 802c364:	0802c4ed 	.word	0x0802c4ed
 802c368:	0802c50d 	.word	0x0802c50d
 802c36c:	0802c52d 	.word	0x0802c52d
 802c370:	0802c571 	.word	0x0802c571
 802c374:	0802c641 	.word	0x0802c641
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 802c378:	687b      	ldr	r3, [r7, #4]
 802c37a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 802c37e:	b2db      	uxtb	r3, r3
 802c380:	2b00      	cmp	r3, #0
 802c382:	f000 819e 	beq.w	802c6c2 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 802c386:	687b      	ldr	r3, [r7, #4]
 802c388:	2201      	movs	r2, #1
 802c38a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 802c38c:	20c8      	movs	r0, #200	; 0xc8
 802c38e:	f001 fda3 	bl	802ded8 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 802c392:	6878      	ldr	r0, [r7, #4]
 802c394:	f001 fc99 	bl	802dcca <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 802c398:	687b      	ldr	r3, [r7, #4]
 802c39a:	2200      	movs	r2, #0
 802c39c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 802c3a0:	687b      	ldr	r3, [r7, #4]
 802c3a2:	2200      	movs	r2, #0
 802c3a4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802c3a8:	e18b      	b.n	802c6c2 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 802c3aa:	687b      	ldr	r3, [r7, #4]
 802c3ac:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 802c3b0:	2b01      	cmp	r3, #1
 802c3b2:	d107      	bne.n	802c3c4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 802c3b4:	687b      	ldr	r3, [r7, #4]
 802c3b6:	2200      	movs	r2, #0
 802c3b8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 802c3bc:	687b      	ldr	r3, [r7, #4]
 802c3be:	2202      	movs	r2, #2
 802c3c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c3c2:	e18d      	b.n	802c6e0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 802c3c4:	687b      	ldr	r3, [r7, #4]
 802c3c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 802c3ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802c3ce:	d914      	bls.n	802c3fa <USBH_Process+0xe6>
          phost->device.RstCnt++;
 802c3d0:	687b      	ldr	r3, [r7, #4]
 802c3d2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 802c3d6:	3301      	adds	r3, #1
 802c3d8:	b2da      	uxtb	r2, r3
 802c3da:	687b      	ldr	r3, [r7, #4]
 802c3dc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 802c3e0:	687b      	ldr	r3, [r7, #4]
 802c3e2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 802c3e6:	2b03      	cmp	r3, #3
 802c3e8:	d903      	bls.n	802c3f2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 802c3ea:	687b      	ldr	r3, [r7, #4]
 802c3ec:	220d      	movs	r2, #13
 802c3ee:	701a      	strb	r2, [r3, #0]
      break;
 802c3f0:	e176      	b.n	802c6e0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 802c3f2:	687b      	ldr	r3, [r7, #4]
 802c3f4:	2200      	movs	r2, #0
 802c3f6:	701a      	strb	r2, [r3, #0]
      break;
 802c3f8:	e172      	b.n	802c6e0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 802c3fa:	687b      	ldr	r3, [r7, #4]
 802c3fc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 802c400:	f103 020a 	add.w	r2, r3, #10
 802c404:	687b      	ldr	r3, [r7, #4]
 802c406:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 802c40a:	200a      	movs	r0, #10
 802c40c:	f001 fd64 	bl	802ded8 <USBH_Delay>
      break;
 802c410:	e166      	b.n	802c6e0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 802c412:	687b      	ldr	r3, [r7, #4]
 802c414:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c418:	2b00      	cmp	r3, #0
 802c41a:	d005      	beq.n	802c428 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 802c41c:	687b      	ldr	r3, [r7, #4]
 802c41e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c422:	2104      	movs	r1, #4
 802c424:	6878      	ldr	r0, [r7, #4]
 802c426:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 802c428:	2064      	movs	r0, #100	; 0x64
 802c42a:	f001 fd55 	bl	802ded8 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 802c42e:	6878      	ldr	r0, [r7, #4]
 802c430:	f001 fc24 	bl	802dc7c <USBH_LL_GetSpeed>
 802c434:	4603      	mov	r3, r0
 802c436:	461a      	mov	r2, r3
 802c438:	687b      	ldr	r3, [r7, #4]
 802c43a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 802c43e:	687b      	ldr	r3, [r7, #4]
 802c440:	2205      	movs	r2, #5
 802c442:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 802c444:	2100      	movs	r1, #0
 802c446:	6878      	ldr	r0, [r7, #4]
 802c448:	f001 fa29 	bl	802d89e <USBH_AllocPipe>
 802c44c:	4603      	mov	r3, r0
 802c44e:	461a      	mov	r2, r3
 802c450:	687b      	ldr	r3, [r7, #4]
 802c452:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 802c454:	2180      	movs	r1, #128	; 0x80
 802c456:	6878      	ldr	r0, [r7, #4]
 802c458:	f001 fa21 	bl	802d89e <USBH_AllocPipe>
 802c45c:	4603      	mov	r3, r0
 802c45e:	461a      	mov	r2, r3
 802c460:	687b      	ldr	r3, [r7, #4]
 802c462:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 802c464:	687b      	ldr	r3, [r7, #4]
 802c466:	7919      	ldrb	r1, [r3, #4]
 802c468:	687b      	ldr	r3, [r7, #4]
 802c46a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c46e:	687b      	ldr	r3, [r7, #4]
 802c470:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 802c474:	687a      	ldr	r2, [r7, #4]
 802c476:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 802c478:	b292      	uxth	r2, r2
 802c47a:	9202      	str	r2, [sp, #8]
 802c47c:	2200      	movs	r2, #0
 802c47e:	9201      	str	r2, [sp, #4]
 802c480:	9300      	str	r3, [sp, #0]
 802c482:	4603      	mov	r3, r0
 802c484:	2280      	movs	r2, #128	; 0x80
 802c486:	6878      	ldr	r0, [r7, #4]
 802c488:	f001 f9da 	bl	802d840 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 802c48c:	687b      	ldr	r3, [r7, #4]
 802c48e:	7959      	ldrb	r1, [r3, #5]
 802c490:	687b      	ldr	r3, [r7, #4]
 802c492:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c496:	687b      	ldr	r3, [r7, #4]
 802c498:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 802c49c:	687a      	ldr	r2, [r7, #4]
 802c49e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 802c4a0:	b292      	uxth	r2, r2
 802c4a2:	9202      	str	r2, [sp, #8]
 802c4a4:	2200      	movs	r2, #0
 802c4a6:	9201      	str	r2, [sp, #4]
 802c4a8:	9300      	str	r3, [sp, #0]
 802c4aa:	4603      	mov	r3, r0
 802c4ac:	2200      	movs	r2, #0
 802c4ae:	6878      	ldr	r0, [r7, #4]
 802c4b0:	f001 f9c6 	bl	802d840 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c4b4:	e114      	b.n	802c6e0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 802c4b6:	6878      	ldr	r0, [r7, #4]
 802c4b8:	f000 f918 	bl	802c6ec <USBH_HandleEnum>
 802c4bc:	4603      	mov	r3, r0
 802c4be:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 802c4c0:	7bbb      	ldrb	r3, [r7, #14]
 802c4c2:	b2db      	uxtb	r3, r3
 802c4c4:	2b00      	cmp	r3, #0
 802c4c6:	f040 80fe 	bne.w	802c6c6 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 802c4ca:	687b      	ldr	r3, [r7, #4]
 802c4cc:	2200      	movs	r2, #0
 802c4ce:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 802c4d2:	687b      	ldr	r3, [r7, #4]
 802c4d4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 802c4d8:	2b01      	cmp	r3, #1
 802c4da:	d103      	bne.n	802c4e4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 802c4dc:	687b      	ldr	r3, [r7, #4]
 802c4de:	2208      	movs	r2, #8
 802c4e0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802c4e2:	e0f0      	b.n	802c6c6 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 802c4e4:	687b      	ldr	r3, [r7, #4]
 802c4e6:	2207      	movs	r2, #7
 802c4e8:	701a      	strb	r2, [r3, #0]
      break;
 802c4ea:	e0ec      	b.n	802c6c6 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 802c4ec:	687b      	ldr	r3, [r7, #4]
 802c4ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c4f2:	2b00      	cmp	r3, #0
 802c4f4:	f000 80e9 	beq.w	802c6ca <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 802c4f8:	687b      	ldr	r3, [r7, #4]
 802c4fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c4fe:	2101      	movs	r1, #1
 802c500:	6878      	ldr	r0, [r7, #4]
 802c502:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 802c504:	687b      	ldr	r3, [r7, #4]
 802c506:	2208      	movs	r2, #8
 802c508:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 802c50a:	e0de      	b.n	802c6ca <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 802c50c:	687b      	ldr	r3, [r7, #4]
 802c50e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 802c512:	b29b      	uxth	r3, r3
 802c514:	4619      	mov	r1, r3
 802c516:	6878      	ldr	r0, [r7, #4]
 802c518:	f000 fc2c 	bl	802cd74 <USBH_SetCfg>
 802c51c:	4603      	mov	r3, r0
 802c51e:	2b00      	cmp	r3, #0
 802c520:	f040 80d5 	bne.w	802c6ce <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 802c524:	687b      	ldr	r3, [r7, #4]
 802c526:	2209      	movs	r2, #9
 802c528:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c52a:	e0d0      	b.n	802c6ce <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 802c52c:	687b      	ldr	r3, [r7, #4]
 802c52e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 802c532:	f003 0320 	and.w	r3, r3, #32
 802c536:	2b00      	cmp	r3, #0
 802c538:	d016      	beq.n	802c568 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 802c53a:	2101      	movs	r1, #1
 802c53c:	6878      	ldr	r0, [r7, #4]
 802c53e:	f000 fc3c 	bl	802cdba <USBH_SetFeature>
 802c542:	4603      	mov	r3, r0
 802c544:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 802c546:	7bbb      	ldrb	r3, [r7, #14]
 802c548:	b2db      	uxtb	r3, r3
 802c54a:	2b00      	cmp	r3, #0
 802c54c:	d103      	bne.n	802c556 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 802c54e:	687b      	ldr	r3, [r7, #4]
 802c550:	220a      	movs	r2, #10
 802c552:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c554:	e0bd      	b.n	802c6d2 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 802c556:	7bbb      	ldrb	r3, [r7, #14]
 802c558:	b2db      	uxtb	r3, r3
 802c55a:	2b03      	cmp	r3, #3
 802c55c:	f040 80b9 	bne.w	802c6d2 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 802c560:	687b      	ldr	r3, [r7, #4]
 802c562:	220a      	movs	r2, #10
 802c564:	701a      	strb	r2, [r3, #0]
      break;
 802c566:	e0b4      	b.n	802c6d2 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 802c568:	687b      	ldr	r3, [r7, #4]
 802c56a:	220a      	movs	r2, #10
 802c56c:	701a      	strb	r2, [r3, #0]
      break;
 802c56e:	e0b0      	b.n	802c6d2 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 802c570:	687b      	ldr	r3, [r7, #4]
 802c572:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802c576:	2b00      	cmp	r3, #0
 802c578:	f000 80ad 	beq.w	802c6d6 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 802c57c:	687b      	ldr	r3, [r7, #4]
 802c57e:	2200      	movs	r2, #0
 802c580:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 802c584:	2300      	movs	r3, #0
 802c586:	73fb      	strb	r3, [r7, #15]
 802c588:	e016      	b.n	802c5b8 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 802c58a:	7bfa      	ldrb	r2, [r7, #15]
 802c58c:	687b      	ldr	r3, [r7, #4]
 802c58e:	32de      	adds	r2, #222	; 0xde
 802c590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802c594:	791a      	ldrb	r2, [r3, #4]
 802c596:	687b      	ldr	r3, [r7, #4]
 802c598:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 802c59c:	429a      	cmp	r2, r3
 802c59e:	d108      	bne.n	802c5b2 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 802c5a0:	7bfa      	ldrb	r2, [r7, #15]
 802c5a2:	687b      	ldr	r3, [r7, #4]
 802c5a4:	32de      	adds	r2, #222	; 0xde
 802c5a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 802c5aa:	687b      	ldr	r3, [r7, #4]
 802c5ac:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 802c5b0:	e005      	b.n	802c5be <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 802c5b2:	7bfb      	ldrb	r3, [r7, #15]
 802c5b4:	3301      	adds	r3, #1
 802c5b6:	73fb      	strb	r3, [r7, #15]
 802c5b8:	7bfb      	ldrb	r3, [r7, #15]
 802c5ba:	2b00      	cmp	r3, #0
 802c5bc:	d0e5      	beq.n	802c58a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 802c5be:	687b      	ldr	r3, [r7, #4]
 802c5c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c5c4:	2b00      	cmp	r3, #0
 802c5c6:	d016      	beq.n	802c5f6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 802c5c8:	687b      	ldr	r3, [r7, #4]
 802c5ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c5ce:	689b      	ldr	r3, [r3, #8]
 802c5d0:	6878      	ldr	r0, [r7, #4]
 802c5d2:	4798      	blx	r3
 802c5d4:	4603      	mov	r3, r0
 802c5d6:	2b00      	cmp	r3, #0
 802c5d8:	d109      	bne.n	802c5ee <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 802c5da:	687b      	ldr	r3, [r7, #4]
 802c5dc:	2206      	movs	r2, #6
 802c5de:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 802c5e0:	687b      	ldr	r3, [r7, #4]
 802c5e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c5e6:	2103      	movs	r1, #3
 802c5e8:	6878      	ldr	r0, [r7, #4]
 802c5ea:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c5ec:	e073      	b.n	802c6d6 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 802c5ee:	687b      	ldr	r3, [r7, #4]
 802c5f0:	220d      	movs	r2, #13
 802c5f2:	701a      	strb	r2, [r3, #0]
      break;
 802c5f4:	e06f      	b.n	802c6d6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 802c5f6:	687b      	ldr	r3, [r7, #4]
 802c5f8:	220d      	movs	r2, #13
 802c5fa:	701a      	strb	r2, [r3, #0]
      break;
 802c5fc:	e06b      	b.n	802c6d6 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 802c5fe:	687b      	ldr	r3, [r7, #4]
 802c600:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c604:	2b00      	cmp	r3, #0
 802c606:	d017      	beq.n	802c638 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 802c608:	687b      	ldr	r3, [r7, #4]
 802c60a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c60e:	691b      	ldr	r3, [r3, #16]
 802c610:	6878      	ldr	r0, [r7, #4]
 802c612:	4798      	blx	r3
 802c614:	4603      	mov	r3, r0
 802c616:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 802c618:	7bbb      	ldrb	r3, [r7, #14]
 802c61a:	b2db      	uxtb	r3, r3
 802c61c:	2b00      	cmp	r3, #0
 802c61e:	d103      	bne.n	802c628 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 802c620:	687b      	ldr	r3, [r7, #4]
 802c622:	220b      	movs	r2, #11
 802c624:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c626:	e058      	b.n	802c6da <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 802c628:	7bbb      	ldrb	r3, [r7, #14]
 802c62a:	b2db      	uxtb	r3, r3
 802c62c:	2b02      	cmp	r3, #2
 802c62e:	d154      	bne.n	802c6da <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 802c630:	687b      	ldr	r3, [r7, #4]
 802c632:	220d      	movs	r2, #13
 802c634:	701a      	strb	r2, [r3, #0]
      break;
 802c636:	e050      	b.n	802c6da <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 802c638:	687b      	ldr	r3, [r7, #4]
 802c63a:	220d      	movs	r2, #13
 802c63c:	701a      	strb	r2, [r3, #0]
      break;
 802c63e:	e04c      	b.n	802c6da <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 802c640:	687b      	ldr	r3, [r7, #4]
 802c642:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c646:	2b00      	cmp	r3, #0
 802c648:	d049      	beq.n	802c6de <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 802c64a:	687b      	ldr	r3, [r7, #4]
 802c64c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c650:	695b      	ldr	r3, [r3, #20]
 802c652:	6878      	ldr	r0, [r7, #4]
 802c654:	4798      	blx	r3
      }
      break;
 802c656:	e042      	b.n	802c6de <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 802c658:	687b      	ldr	r3, [r7, #4]
 802c65a:	2200      	movs	r2, #0
 802c65c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 802c660:	6878      	ldr	r0, [r7, #4]
 802c662:	f7ff fd67 	bl	802c134 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 802c666:	687b      	ldr	r3, [r7, #4]
 802c668:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c66c:	2b00      	cmp	r3, #0
 802c66e:	d009      	beq.n	802c684 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 802c670:	687b      	ldr	r3, [r7, #4]
 802c672:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c676:	68db      	ldr	r3, [r3, #12]
 802c678:	6878      	ldr	r0, [r7, #4]
 802c67a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 802c67c:	687b      	ldr	r3, [r7, #4]
 802c67e:	2200      	movs	r2, #0
 802c680:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 802c684:	687b      	ldr	r3, [r7, #4]
 802c686:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c68a:	2b00      	cmp	r3, #0
 802c68c:	d005      	beq.n	802c69a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 802c68e:	687b      	ldr	r3, [r7, #4]
 802c690:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802c694:	2105      	movs	r1, #5
 802c696:	6878      	ldr	r0, [r7, #4]
 802c698:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 802c69a:	687b      	ldr	r3, [r7, #4]
 802c69c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 802c6a0:	b2db      	uxtb	r3, r3
 802c6a2:	2b01      	cmp	r3, #1
 802c6a4:	d107      	bne.n	802c6b6 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 802c6a6:	687b      	ldr	r3, [r7, #4]
 802c6a8:	2200      	movs	r2, #0
 802c6aa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 802c6ae:	6878      	ldr	r0, [r7, #4]
 802c6b0:	f7ff fe20 	bl	802c2f4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802c6b4:	e014      	b.n	802c6e0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 802c6b6:	6878      	ldr	r0, [r7, #4]
 802c6b8:	f001 faaa 	bl	802dc10 <USBH_LL_Start>
      break;
 802c6bc:	e010      	b.n	802c6e0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 802c6be:	bf00      	nop
 802c6c0:	e00e      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6c2:	bf00      	nop
 802c6c4:	e00c      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6c6:	bf00      	nop
 802c6c8:	e00a      	b.n	802c6e0 <USBH_Process+0x3cc>
    break;
 802c6ca:	bf00      	nop
 802c6cc:	e008      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6ce:	bf00      	nop
 802c6d0:	e006      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6d2:	bf00      	nop
 802c6d4:	e004      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6d6:	bf00      	nop
 802c6d8:	e002      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6da:	bf00      	nop
 802c6dc:	e000      	b.n	802c6e0 <USBH_Process+0x3cc>
      break;
 802c6de:	bf00      	nop
  }
  return USBH_OK;
 802c6e0:	2300      	movs	r3, #0
}
 802c6e2:	4618      	mov	r0, r3
 802c6e4:	3710      	adds	r7, #16
 802c6e6:	46bd      	mov	sp, r7
 802c6e8:	bd80      	pop	{r7, pc}
 802c6ea:	bf00      	nop

0802c6ec <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 802c6ec:	b580      	push	{r7, lr}
 802c6ee:	b088      	sub	sp, #32
 802c6f0:	af04      	add	r7, sp, #16
 802c6f2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 802c6f4:	2301      	movs	r3, #1
 802c6f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 802c6f8:	2301      	movs	r3, #1
 802c6fa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 802c6fc:	687b      	ldr	r3, [r7, #4]
 802c6fe:	785b      	ldrb	r3, [r3, #1]
 802c700:	2b07      	cmp	r3, #7
 802c702:	f200 81c1 	bhi.w	802ca88 <USBH_HandleEnum+0x39c>
 802c706:	a201      	add	r2, pc, #4	; (adr r2, 802c70c <USBH_HandleEnum+0x20>)
 802c708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802c70c:	0802c72d 	.word	0x0802c72d
 802c710:	0802c7eb 	.word	0x0802c7eb
 802c714:	0802c855 	.word	0x0802c855
 802c718:	0802c8e3 	.word	0x0802c8e3
 802c71c:	0802c94d 	.word	0x0802c94d
 802c720:	0802c9bd 	.word	0x0802c9bd
 802c724:	0802ca03 	.word	0x0802ca03
 802c728:	0802ca49 	.word	0x0802ca49
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 802c72c:	2108      	movs	r1, #8
 802c72e:	6878      	ldr	r0, [r7, #4]
 802c730:	f000 fa50 	bl	802cbd4 <USBH_Get_DevDesc>
 802c734:	4603      	mov	r3, r0
 802c736:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c738:	7bbb      	ldrb	r3, [r7, #14]
 802c73a:	2b00      	cmp	r3, #0
 802c73c:	d130      	bne.n	802c7a0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 802c73e:	687b      	ldr	r3, [r7, #4]
 802c740:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 802c744:	687b      	ldr	r3, [r7, #4]
 802c746:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 802c748:	687b      	ldr	r3, [r7, #4]
 802c74a:	2201      	movs	r2, #1
 802c74c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 802c74e:	687b      	ldr	r3, [r7, #4]
 802c750:	7919      	ldrb	r1, [r3, #4]
 802c752:	687b      	ldr	r3, [r7, #4]
 802c754:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c758:	687b      	ldr	r3, [r7, #4]
 802c75a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c75e:	687a      	ldr	r2, [r7, #4]
 802c760:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 802c762:	b292      	uxth	r2, r2
 802c764:	9202      	str	r2, [sp, #8]
 802c766:	2200      	movs	r2, #0
 802c768:	9201      	str	r2, [sp, #4]
 802c76a:	9300      	str	r3, [sp, #0]
 802c76c:	4603      	mov	r3, r0
 802c76e:	2280      	movs	r2, #128	; 0x80
 802c770:	6878      	ldr	r0, [r7, #4]
 802c772:	f001 f865 	bl	802d840 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c776:	687b      	ldr	r3, [r7, #4]
 802c778:	7959      	ldrb	r1, [r3, #5]
 802c77a:	687b      	ldr	r3, [r7, #4]
 802c77c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c780:	687b      	ldr	r3, [r7, #4]
 802c782:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c786:	687a      	ldr	r2, [r7, #4]
 802c788:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c78a:	b292      	uxth	r2, r2
 802c78c:	9202      	str	r2, [sp, #8]
 802c78e:	2200      	movs	r2, #0
 802c790:	9201      	str	r2, [sp, #4]
 802c792:	9300      	str	r3, [sp, #0]
 802c794:	4603      	mov	r3, r0
 802c796:	2200      	movs	r2, #0
 802c798:	6878      	ldr	r0, [r7, #4]
 802c79a:	f001 f851 	bl	802d840 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 802c79e:	e175      	b.n	802ca8c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c7a0:	7bbb      	ldrb	r3, [r7, #14]
 802c7a2:	2b03      	cmp	r3, #3
 802c7a4:	f040 8172 	bne.w	802ca8c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 802c7a8:	687b      	ldr	r3, [r7, #4]
 802c7aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c7ae:	3301      	adds	r3, #1
 802c7b0:	b2da      	uxtb	r2, r3
 802c7b2:	687b      	ldr	r3, [r7, #4]
 802c7b4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c7b8:	687b      	ldr	r3, [r7, #4]
 802c7ba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c7be:	2b03      	cmp	r3, #3
 802c7c0:	d903      	bls.n	802c7ca <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 802c7c2:	687b      	ldr	r3, [r7, #4]
 802c7c4:	220d      	movs	r2, #13
 802c7c6:	701a      	strb	r2, [r3, #0]
      break;
 802c7c8:	e160      	b.n	802ca8c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c7ca:	687b      	ldr	r3, [r7, #4]
 802c7cc:	795b      	ldrb	r3, [r3, #5]
 802c7ce:	4619      	mov	r1, r3
 802c7d0:	6878      	ldr	r0, [r7, #4]
 802c7d2:	f001 f885 	bl	802d8e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c7d6:	687b      	ldr	r3, [r7, #4]
 802c7d8:	791b      	ldrb	r3, [r3, #4]
 802c7da:	4619      	mov	r1, r3
 802c7dc:	6878      	ldr	r0, [r7, #4]
 802c7de:	f001 f87f 	bl	802d8e0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 802c7e2:	687b      	ldr	r3, [r7, #4]
 802c7e4:	2200      	movs	r2, #0
 802c7e6:	701a      	strb	r2, [r3, #0]
      break;
 802c7e8:	e150      	b.n	802ca8c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 802c7ea:	2112      	movs	r1, #18
 802c7ec:	6878      	ldr	r0, [r7, #4]
 802c7ee:	f000 f9f1 	bl	802cbd4 <USBH_Get_DevDesc>
 802c7f2:	4603      	mov	r3, r0
 802c7f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c7f6:	7bbb      	ldrb	r3, [r7, #14]
 802c7f8:	2b00      	cmp	r3, #0
 802c7fa:	d103      	bne.n	802c804 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 802c7fc:	687b      	ldr	r3, [r7, #4]
 802c7fe:	2202      	movs	r2, #2
 802c800:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c802:	e145      	b.n	802ca90 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c804:	7bbb      	ldrb	r3, [r7, #14]
 802c806:	2b03      	cmp	r3, #3
 802c808:	f040 8142 	bne.w	802ca90 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 802c80c:	687b      	ldr	r3, [r7, #4]
 802c80e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c812:	3301      	adds	r3, #1
 802c814:	b2da      	uxtb	r2, r3
 802c816:	687b      	ldr	r3, [r7, #4]
 802c818:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c81c:	687b      	ldr	r3, [r7, #4]
 802c81e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c822:	2b03      	cmp	r3, #3
 802c824:	d903      	bls.n	802c82e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 802c826:	687b      	ldr	r3, [r7, #4]
 802c828:	220d      	movs	r2, #13
 802c82a:	701a      	strb	r2, [r3, #0]
      break;
 802c82c:	e130      	b.n	802ca90 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c82e:	687b      	ldr	r3, [r7, #4]
 802c830:	795b      	ldrb	r3, [r3, #5]
 802c832:	4619      	mov	r1, r3
 802c834:	6878      	ldr	r0, [r7, #4]
 802c836:	f001 f853 	bl	802d8e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c83a:	687b      	ldr	r3, [r7, #4]
 802c83c:	791b      	ldrb	r3, [r3, #4]
 802c83e:	4619      	mov	r1, r3
 802c840:	6878      	ldr	r0, [r7, #4]
 802c842:	f001 f84d 	bl	802d8e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c846:	687b      	ldr	r3, [r7, #4]
 802c848:	2200      	movs	r2, #0
 802c84a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c84c:	687b      	ldr	r3, [r7, #4]
 802c84e:	2200      	movs	r2, #0
 802c850:	701a      	strb	r2, [r3, #0]
      break;
 802c852:	e11d      	b.n	802ca90 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 802c854:	2101      	movs	r1, #1
 802c856:	6878      	ldr	r0, [r7, #4]
 802c858:	f000 fa68 	bl	802cd2c <USBH_SetAddress>
 802c85c:	4603      	mov	r3, r0
 802c85e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c860:	7bbb      	ldrb	r3, [r7, #14]
 802c862:	2b00      	cmp	r3, #0
 802c864:	d132      	bne.n	802c8cc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 802c866:	2002      	movs	r0, #2
 802c868:	f001 fb36 	bl	802ded8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 802c86c:	687b      	ldr	r3, [r7, #4]
 802c86e:	2201      	movs	r2, #1
 802c870:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 802c874:	687b      	ldr	r3, [r7, #4]
 802c876:	2203      	movs	r2, #3
 802c878:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 802c87a:	687b      	ldr	r3, [r7, #4]
 802c87c:	7919      	ldrb	r1, [r3, #4]
 802c87e:	687b      	ldr	r3, [r7, #4]
 802c880:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c884:	687b      	ldr	r3, [r7, #4]
 802c886:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c88a:	687a      	ldr	r2, [r7, #4]
 802c88c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 802c88e:	b292      	uxth	r2, r2
 802c890:	9202      	str	r2, [sp, #8]
 802c892:	2200      	movs	r2, #0
 802c894:	9201      	str	r2, [sp, #4]
 802c896:	9300      	str	r3, [sp, #0]
 802c898:	4603      	mov	r3, r0
 802c89a:	2280      	movs	r2, #128	; 0x80
 802c89c:	6878      	ldr	r0, [r7, #4]
 802c89e:	f000 ffcf 	bl	802d840 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c8a2:	687b      	ldr	r3, [r7, #4]
 802c8a4:	7959      	ldrb	r1, [r3, #5]
 802c8a6:	687b      	ldr	r3, [r7, #4]
 802c8a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c8ac:	687b      	ldr	r3, [r7, #4]
 802c8ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c8b2:	687a      	ldr	r2, [r7, #4]
 802c8b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c8b6:	b292      	uxth	r2, r2
 802c8b8:	9202      	str	r2, [sp, #8]
 802c8ba:	2200      	movs	r2, #0
 802c8bc:	9201      	str	r2, [sp, #4]
 802c8be:	9300      	str	r3, [sp, #0]
 802c8c0:	4603      	mov	r3, r0
 802c8c2:	2200      	movs	r2, #0
 802c8c4:	6878      	ldr	r0, [r7, #4]
 802c8c6:	f000 ffbb 	bl	802d840 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 802c8ca:	e0e3      	b.n	802ca94 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c8cc:	7bbb      	ldrb	r3, [r7, #14]
 802c8ce:	2b03      	cmp	r3, #3
 802c8d0:	f040 80e0 	bne.w	802ca94 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 802c8d4:	687b      	ldr	r3, [r7, #4]
 802c8d6:	220d      	movs	r2, #13
 802c8d8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 802c8da:	687b      	ldr	r3, [r7, #4]
 802c8dc:	2200      	movs	r2, #0
 802c8de:	705a      	strb	r2, [r3, #1]
      break;
 802c8e0:	e0d8      	b.n	802ca94 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 802c8e2:	2109      	movs	r1, #9
 802c8e4:	6878      	ldr	r0, [r7, #4]
 802c8e6:	f000 f99d 	bl	802cc24 <USBH_Get_CfgDesc>
 802c8ea:	4603      	mov	r3, r0
 802c8ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c8ee:	7bbb      	ldrb	r3, [r7, #14]
 802c8f0:	2b00      	cmp	r3, #0
 802c8f2:	d103      	bne.n	802c8fc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 802c8f4:	687b      	ldr	r3, [r7, #4]
 802c8f6:	2204      	movs	r2, #4
 802c8f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c8fa:	e0cd      	b.n	802ca98 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c8fc:	7bbb      	ldrb	r3, [r7, #14]
 802c8fe:	2b03      	cmp	r3, #3
 802c900:	f040 80ca 	bne.w	802ca98 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 802c904:	687b      	ldr	r3, [r7, #4]
 802c906:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c90a:	3301      	adds	r3, #1
 802c90c:	b2da      	uxtb	r2, r3
 802c90e:	687b      	ldr	r3, [r7, #4]
 802c910:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c914:	687b      	ldr	r3, [r7, #4]
 802c916:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c91a:	2b03      	cmp	r3, #3
 802c91c:	d903      	bls.n	802c926 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 802c91e:	687b      	ldr	r3, [r7, #4]
 802c920:	220d      	movs	r2, #13
 802c922:	701a      	strb	r2, [r3, #0]
      break;
 802c924:	e0b8      	b.n	802ca98 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c926:	687b      	ldr	r3, [r7, #4]
 802c928:	795b      	ldrb	r3, [r3, #5]
 802c92a:	4619      	mov	r1, r3
 802c92c:	6878      	ldr	r0, [r7, #4]
 802c92e:	f000 ffd7 	bl	802d8e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c932:	687b      	ldr	r3, [r7, #4]
 802c934:	791b      	ldrb	r3, [r3, #4]
 802c936:	4619      	mov	r1, r3
 802c938:	6878      	ldr	r0, [r7, #4]
 802c93a:	f000 ffd1 	bl	802d8e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c93e:	687b      	ldr	r3, [r7, #4]
 802c940:	2200      	movs	r2, #0
 802c942:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c944:	687b      	ldr	r3, [r7, #4]
 802c946:	2200      	movs	r2, #0
 802c948:	701a      	strb	r2, [r3, #0]
      break;
 802c94a:	e0a5      	b.n	802ca98 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 802c94c:	687b      	ldr	r3, [r7, #4]
 802c94e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 802c952:	4619      	mov	r1, r3
 802c954:	6878      	ldr	r0, [r7, #4]
 802c956:	f000 f965 	bl	802cc24 <USBH_Get_CfgDesc>
 802c95a:	4603      	mov	r3, r0
 802c95c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c95e:	7bbb      	ldrb	r3, [r7, #14]
 802c960:	2b00      	cmp	r3, #0
 802c962:	d103      	bne.n	802c96c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 802c964:	687b      	ldr	r3, [r7, #4]
 802c966:	2205      	movs	r2, #5
 802c968:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c96a:	e097      	b.n	802ca9c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c96c:	7bbb      	ldrb	r3, [r7, #14]
 802c96e:	2b03      	cmp	r3, #3
 802c970:	f040 8094 	bne.w	802ca9c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 802c974:	687b      	ldr	r3, [r7, #4]
 802c976:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c97a:	3301      	adds	r3, #1
 802c97c:	b2da      	uxtb	r2, r3
 802c97e:	687b      	ldr	r3, [r7, #4]
 802c980:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c984:	687b      	ldr	r3, [r7, #4]
 802c986:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c98a:	2b03      	cmp	r3, #3
 802c98c:	d903      	bls.n	802c996 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 802c98e:	687b      	ldr	r3, [r7, #4]
 802c990:	220d      	movs	r2, #13
 802c992:	701a      	strb	r2, [r3, #0]
      break;
 802c994:	e082      	b.n	802ca9c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c996:	687b      	ldr	r3, [r7, #4]
 802c998:	795b      	ldrb	r3, [r3, #5]
 802c99a:	4619      	mov	r1, r3
 802c99c:	6878      	ldr	r0, [r7, #4]
 802c99e:	f000 ff9f 	bl	802d8e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c9a2:	687b      	ldr	r3, [r7, #4]
 802c9a4:	791b      	ldrb	r3, [r3, #4]
 802c9a6:	4619      	mov	r1, r3
 802c9a8:	6878      	ldr	r0, [r7, #4]
 802c9aa:	f000 ff99 	bl	802d8e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c9ae:	687b      	ldr	r3, [r7, #4]
 802c9b0:	2200      	movs	r2, #0
 802c9b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c9b4:	687b      	ldr	r3, [r7, #4]
 802c9b6:	2200      	movs	r2, #0
 802c9b8:	701a      	strb	r2, [r3, #0]
      break;
 802c9ba:	e06f      	b.n	802ca9c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 802c9bc:	687b      	ldr	r3, [r7, #4]
 802c9be:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 802c9c2:	2b00      	cmp	r3, #0
 802c9c4:	d019      	beq.n	802c9fa <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 802c9c6:	687b      	ldr	r3, [r7, #4]
 802c9c8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 802c9cc:	687b      	ldr	r3, [r7, #4]
 802c9ce:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 802c9d2:	23ff      	movs	r3, #255	; 0xff
 802c9d4:	6878      	ldr	r0, [r7, #4]
 802c9d6:	f000 f949 	bl	802cc6c <USBH_Get_StringDesc>
 802c9da:	4603      	mov	r3, r0
 802c9dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802c9de:	7bbb      	ldrb	r3, [r7, #14]
 802c9e0:	2b00      	cmp	r3, #0
 802c9e2:	d103      	bne.n	802c9ec <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c9e4:	687b      	ldr	r3, [r7, #4]
 802c9e6:	2206      	movs	r2, #6
 802c9e8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802c9ea:	e059      	b.n	802caa0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c9ec:	7bbb      	ldrb	r3, [r7, #14]
 802c9ee:	2b03      	cmp	r3, #3
 802c9f0:	d156      	bne.n	802caa0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c9f2:	687b      	ldr	r3, [r7, #4]
 802c9f4:	2206      	movs	r2, #6
 802c9f6:	705a      	strb	r2, [r3, #1]
      break;
 802c9f8:	e052      	b.n	802caa0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c9fa:	687b      	ldr	r3, [r7, #4]
 802c9fc:	2206      	movs	r2, #6
 802c9fe:	705a      	strb	r2, [r3, #1]
      break;
 802ca00:	e04e      	b.n	802caa0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 802ca02:	687b      	ldr	r3, [r7, #4]
 802ca04:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 802ca08:	2b00      	cmp	r3, #0
 802ca0a:	d019      	beq.n	802ca40 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 802ca0c:	687b      	ldr	r3, [r7, #4]
 802ca0e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 802ca12:	687b      	ldr	r3, [r7, #4]
 802ca14:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 802ca18:	23ff      	movs	r3, #255	; 0xff
 802ca1a:	6878      	ldr	r0, [r7, #4]
 802ca1c:	f000 f926 	bl	802cc6c <USBH_Get_StringDesc>
 802ca20:	4603      	mov	r3, r0
 802ca22:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802ca24:	7bbb      	ldrb	r3, [r7, #14]
 802ca26:	2b00      	cmp	r3, #0
 802ca28:	d103      	bne.n	802ca32 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802ca2a:	687b      	ldr	r3, [r7, #4]
 802ca2c:	2207      	movs	r2, #7
 802ca2e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802ca30:	e038      	b.n	802caa4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802ca32:	7bbb      	ldrb	r3, [r7, #14]
 802ca34:	2b03      	cmp	r3, #3
 802ca36:	d135      	bne.n	802caa4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802ca38:	687b      	ldr	r3, [r7, #4]
 802ca3a:	2207      	movs	r2, #7
 802ca3c:	705a      	strb	r2, [r3, #1]
      break;
 802ca3e:	e031      	b.n	802caa4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802ca40:	687b      	ldr	r3, [r7, #4]
 802ca42:	2207      	movs	r2, #7
 802ca44:	705a      	strb	r2, [r3, #1]
      break;
 802ca46:	e02d      	b.n	802caa4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 802ca48:	687b      	ldr	r3, [r7, #4]
 802ca4a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 802ca4e:	2b00      	cmp	r3, #0
 802ca50:	d017      	beq.n	802ca82 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 802ca52:	687b      	ldr	r3, [r7, #4]
 802ca54:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 802ca58:	687b      	ldr	r3, [r7, #4]
 802ca5a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 802ca5e:	23ff      	movs	r3, #255	; 0xff
 802ca60:	6878      	ldr	r0, [r7, #4]
 802ca62:	f000 f903 	bl	802cc6c <USBH_Get_StringDesc>
 802ca66:	4603      	mov	r3, r0
 802ca68:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802ca6a:	7bbb      	ldrb	r3, [r7, #14]
 802ca6c:	2b00      	cmp	r3, #0
 802ca6e:	d102      	bne.n	802ca76 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 802ca70:	2300      	movs	r3, #0
 802ca72:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 802ca74:	e018      	b.n	802caa8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802ca76:	7bbb      	ldrb	r3, [r7, #14]
 802ca78:	2b03      	cmp	r3, #3
 802ca7a:	d115      	bne.n	802caa8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 802ca7c:	2300      	movs	r3, #0
 802ca7e:	73fb      	strb	r3, [r7, #15]
      break;
 802ca80:	e012      	b.n	802caa8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 802ca82:	2300      	movs	r3, #0
 802ca84:	73fb      	strb	r3, [r7, #15]
      break;
 802ca86:	e00f      	b.n	802caa8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 802ca88:	bf00      	nop
 802ca8a:	e00e      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802ca8c:	bf00      	nop
 802ca8e:	e00c      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802ca90:	bf00      	nop
 802ca92:	e00a      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802ca94:	bf00      	nop
 802ca96:	e008      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802ca98:	bf00      	nop
 802ca9a:	e006      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802ca9c:	bf00      	nop
 802ca9e:	e004      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802caa0:	bf00      	nop
 802caa2:	e002      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802caa4:	bf00      	nop
 802caa6:	e000      	b.n	802caaa <USBH_HandleEnum+0x3be>
      break;
 802caa8:	bf00      	nop
  }
  return Status;
 802caaa:	7bfb      	ldrb	r3, [r7, #15]
}
 802caac:	4618      	mov	r0, r3
 802caae:	3710      	adds	r7, #16
 802cab0:	46bd      	mov	sp, r7
 802cab2:	bd80      	pop	{r7, pc}

0802cab4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 802cab4:	b480      	push	{r7}
 802cab6:	b083      	sub	sp, #12
 802cab8:	af00      	add	r7, sp, #0
 802caba:	6078      	str	r0, [r7, #4]
 802cabc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 802cabe:	687b      	ldr	r3, [r7, #4]
 802cac0:	683a      	ldr	r2, [r7, #0]
 802cac2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 802cac6:	bf00      	nop
 802cac8:	370c      	adds	r7, #12
 802caca:	46bd      	mov	sp, r7
 802cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cad0:	4770      	bx	lr

0802cad2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 802cad2:	b580      	push	{r7, lr}
 802cad4:	b082      	sub	sp, #8
 802cad6:	af00      	add	r7, sp, #0
 802cad8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 802cada:	687b      	ldr	r3, [r7, #4]
 802cadc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802cae0:	1c5a      	adds	r2, r3, #1
 802cae2:	687b      	ldr	r3, [r7, #4]
 802cae4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 802cae8:	6878      	ldr	r0, [r7, #4]
 802caea:	f000 f804 	bl	802caf6 <USBH_HandleSof>
}
 802caee:	bf00      	nop
 802caf0:	3708      	adds	r7, #8
 802caf2:	46bd      	mov	sp, r7
 802caf4:	bd80      	pop	{r7, pc}

0802caf6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 802caf6:	b580      	push	{r7, lr}
 802caf8:	b082      	sub	sp, #8
 802cafa:	af00      	add	r7, sp, #0
 802cafc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 802cafe:	687b      	ldr	r3, [r7, #4]
 802cb00:	781b      	ldrb	r3, [r3, #0]
 802cb02:	b2db      	uxtb	r3, r3
 802cb04:	2b0b      	cmp	r3, #11
 802cb06:	d10a      	bne.n	802cb1e <USBH_HandleSof+0x28>
 802cb08:	687b      	ldr	r3, [r7, #4]
 802cb0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802cb0e:	2b00      	cmp	r3, #0
 802cb10:	d005      	beq.n	802cb1e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 802cb12:	687b      	ldr	r3, [r7, #4]
 802cb14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802cb18:	699b      	ldr	r3, [r3, #24]
 802cb1a:	6878      	ldr	r0, [r7, #4]
 802cb1c:	4798      	blx	r3
  }
}
 802cb1e:	bf00      	nop
 802cb20:	3708      	adds	r7, #8
 802cb22:	46bd      	mov	sp, r7
 802cb24:	bd80      	pop	{r7, pc}

0802cb26 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 802cb26:	b480      	push	{r7}
 802cb28:	b083      	sub	sp, #12
 802cb2a:	af00      	add	r7, sp, #0
 802cb2c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 802cb2e:	687b      	ldr	r3, [r7, #4]
 802cb30:	2201      	movs	r2, #1
 802cb32:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 802cb36:	bf00      	nop
}
 802cb38:	370c      	adds	r7, #12
 802cb3a:	46bd      	mov	sp, r7
 802cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb40:	4770      	bx	lr

0802cb42 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 802cb42:	b480      	push	{r7}
 802cb44:	b083      	sub	sp, #12
 802cb46:	af00      	add	r7, sp, #0
 802cb48:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 802cb4a:	687b      	ldr	r3, [r7, #4]
 802cb4c:	2200      	movs	r2, #0
 802cb4e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 802cb52:	bf00      	nop
}
 802cb54:	370c      	adds	r7, #12
 802cb56:	46bd      	mov	sp, r7
 802cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb5c:	4770      	bx	lr

0802cb5e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 802cb5e:	b480      	push	{r7}
 802cb60:	b083      	sub	sp, #12
 802cb62:	af00      	add	r7, sp, #0
 802cb64:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 802cb66:	687b      	ldr	r3, [r7, #4]
 802cb68:	2201      	movs	r2, #1
 802cb6a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 802cb6e:	687b      	ldr	r3, [r7, #4]
 802cb70:	2200      	movs	r2, #0
 802cb72:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 802cb76:	687b      	ldr	r3, [r7, #4]
 802cb78:	2200      	movs	r2, #0
 802cb7a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 802cb7e:	2300      	movs	r3, #0
}
 802cb80:	4618      	mov	r0, r3
 802cb82:	370c      	adds	r7, #12
 802cb84:	46bd      	mov	sp, r7
 802cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb8a:	4770      	bx	lr

0802cb8c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 802cb8c:	b580      	push	{r7, lr}
 802cb8e:	b082      	sub	sp, #8
 802cb90:	af00      	add	r7, sp, #0
 802cb92:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 802cb94:	687b      	ldr	r3, [r7, #4]
 802cb96:	2201      	movs	r2, #1
 802cb98:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 802cb9c:	687b      	ldr	r3, [r7, #4]
 802cb9e:	2200      	movs	r2, #0
 802cba0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 802cba4:	687b      	ldr	r3, [r7, #4]
 802cba6:	2200      	movs	r2, #0
 802cba8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 802cbac:	6878      	ldr	r0, [r7, #4]
 802cbae:	f001 f84a 	bl	802dc46 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802cbb2:	687b      	ldr	r3, [r7, #4]
 802cbb4:	791b      	ldrb	r3, [r3, #4]
 802cbb6:	4619      	mov	r1, r3
 802cbb8:	6878      	ldr	r0, [r7, #4]
 802cbba:	f000 fe91 	bl	802d8e0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802cbbe:	687b      	ldr	r3, [r7, #4]
 802cbc0:	795b      	ldrb	r3, [r3, #5]
 802cbc2:	4619      	mov	r1, r3
 802cbc4:	6878      	ldr	r0, [r7, #4]
 802cbc6:	f000 fe8b 	bl	802d8e0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 802cbca:	2300      	movs	r3, #0
}
 802cbcc:	4618      	mov	r0, r3
 802cbce:	3708      	adds	r7, #8
 802cbd0:	46bd      	mov	sp, r7
 802cbd2:	bd80      	pop	{r7, pc}

0802cbd4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 802cbd4:	b580      	push	{r7, lr}
 802cbd6:	b086      	sub	sp, #24
 802cbd8:	af02      	add	r7, sp, #8
 802cbda:	6078      	str	r0, [r7, #4]
 802cbdc:	460b      	mov	r3, r1
 802cbde:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 802cbe0:	687b      	ldr	r3, [r7, #4]
 802cbe2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 802cbe6:	78fb      	ldrb	r3, [r7, #3]
 802cbe8:	b29b      	uxth	r3, r3
 802cbea:	9300      	str	r3, [sp, #0]
 802cbec:	4613      	mov	r3, r2
 802cbee:	f44f 7280 	mov.w	r2, #256	; 0x100
 802cbf2:	2100      	movs	r1, #0
 802cbf4:	6878      	ldr	r0, [r7, #4]
 802cbf6:	f000 f864 	bl	802ccc2 <USBH_GetDescriptor>
 802cbfa:	4603      	mov	r3, r0
 802cbfc:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 802cbfe:	7bfb      	ldrb	r3, [r7, #15]
 802cc00:	2b00      	cmp	r3, #0
 802cc02:	d10a      	bne.n	802cc1a <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 802cc04:	687b      	ldr	r3, [r7, #4]
 802cc06:	f203 3026 	addw	r0, r3, #806	; 0x326
 802cc0a:	687b      	ldr	r3, [r7, #4]
 802cc0c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802cc10:	78fa      	ldrb	r2, [r7, #3]
 802cc12:	b292      	uxth	r2, r2
 802cc14:	4619      	mov	r1, r3
 802cc16:	f000 f918 	bl	802ce4a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 802cc1a:	7bfb      	ldrb	r3, [r7, #15]
}
 802cc1c:	4618      	mov	r0, r3
 802cc1e:	3710      	adds	r7, #16
 802cc20:	46bd      	mov	sp, r7
 802cc22:	bd80      	pop	{r7, pc}

0802cc24 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 802cc24:	b580      	push	{r7, lr}
 802cc26:	b086      	sub	sp, #24
 802cc28:	af02      	add	r7, sp, #8
 802cc2a:	6078      	str	r0, [r7, #4]
 802cc2c:	460b      	mov	r3, r1
 802cc2e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 802cc30:	687b      	ldr	r3, [r7, #4]
 802cc32:	331c      	adds	r3, #28
 802cc34:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 802cc36:	887b      	ldrh	r3, [r7, #2]
 802cc38:	9300      	str	r3, [sp, #0]
 802cc3a:	68bb      	ldr	r3, [r7, #8]
 802cc3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 802cc40:	2100      	movs	r1, #0
 802cc42:	6878      	ldr	r0, [r7, #4]
 802cc44:	f000 f83d 	bl	802ccc2 <USBH_GetDescriptor>
 802cc48:	4603      	mov	r3, r0
 802cc4a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 802cc4c:	7bfb      	ldrb	r3, [r7, #15]
 802cc4e:	2b00      	cmp	r3, #0
 802cc50:	d107      	bne.n	802cc62 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 802cc52:	887b      	ldrh	r3, [r7, #2]
 802cc54:	461a      	mov	r2, r3
 802cc56:	68b9      	ldr	r1, [r7, #8]
 802cc58:	6878      	ldr	r0, [r7, #4]
 802cc5a:	f000 f987 	bl	802cf6c <USBH_ParseCfgDesc>
 802cc5e:	4603      	mov	r3, r0
 802cc60:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802cc62:	7bfb      	ldrb	r3, [r7, #15]
}
 802cc64:	4618      	mov	r0, r3
 802cc66:	3710      	adds	r7, #16
 802cc68:	46bd      	mov	sp, r7
 802cc6a:	bd80      	pop	{r7, pc}

0802cc6c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 802cc6c:	b580      	push	{r7, lr}
 802cc6e:	b088      	sub	sp, #32
 802cc70:	af02      	add	r7, sp, #8
 802cc72:	60f8      	str	r0, [r7, #12]
 802cc74:	607a      	str	r2, [r7, #4]
 802cc76:	461a      	mov	r2, r3
 802cc78:	460b      	mov	r3, r1
 802cc7a:	72fb      	strb	r3, [r7, #11]
 802cc7c:	4613      	mov	r3, r2
 802cc7e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 802cc80:	7afb      	ldrb	r3, [r7, #11]
 802cc82:	b29b      	uxth	r3, r3
 802cc84:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 802cc88:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 802cc8a:	68fb      	ldr	r3, [r7, #12]
 802cc8c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 802cc90:	893b      	ldrh	r3, [r7, #8]
 802cc92:	9300      	str	r3, [sp, #0]
 802cc94:	460b      	mov	r3, r1
 802cc96:	2100      	movs	r1, #0
 802cc98:	68f8      	ldr	r0, [r7, #12]
 802cc9a:	f000 f812 	bl	802ccc2 <USBH_GetDescriptor>
 802cc9e:	4603      	mov	r3, r0
 802cca0:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 802cca2:	7dfb      	ldrb	r3, [r7, #23]
 802cca4:	2b00      	cmp	r3, #0
 802cca6:	d107      	bne.n	802ccb8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 802cca8:	68fb      	ldr	r3, [r7, #12]
 802ccaa:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802ccae:	893a      	ldrh	r2, [r7, #8]
 802ccb0:	6879      	ldr	r1, [r7, #4]
 802ccb2:	4618      	mov	r0, r3
 802ccb4:	f000 fb24 	bl	802d300 <USBH_ParseStringDesc>
  }

  return status;
 802ccb8:	7dfb      	ldrb	r3, [r7, #23]
}
 802ccba:	4618      	mov	r0, r3
 802ccbc:	3718      	adds	r7, #24
 802ccbe:	46bd      	mov	sp, r7
 802ccc0:	bd80      	pop	{r7, pc}

0802ccc2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 802ccc2:	b580      	push	{r7, lr}
 802ccc4:	b084      	sub	sp, #16
 802ccc6:	af00      	add	r7, sp, #0
 802ccc8:	60f8      	str	r0, [r7, #12]
 802ccca:	607b      	str	r3, [r7, #4]
 802cccc:	460b      	mov	r3, r1
 802ccce:	72fb      	strb	r3, [r7, #11]
 802ccd0:	4613      	mov	r3, r2
 802ccd2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 802ccd4:	68fb      	ldr	r3, [r7, #12]
 802ccd6:	789b      	ldrb	r3, [r3, #2]
 802ccd8:	2b01      	cmp	r3, #1
 802ccda:	d11c      	bne.n	802cd16 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 802ccdc:	7afb      	ldrb	r3, [r7, #11]
 802ccde:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802cce2:	b2da      	uxtb	r2, r3
 802cce4:	68fb      	ldr	r3, [r7, #12]
 802cce6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 802cce8:	68fb      	ldr	r3, [r7, #12]
 802ccea:	2206      	movs	r2, #6
 802ccec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 802ccee:	68fb      	ldr	r3, [r7, #12]
 802ccf0:	893a      	ldrh	r2, [r7, #8]
 802ccf2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 802ccf4:	893b      	ldrh	r3, [r7, #8]
 802ccf6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 802ccfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 802ccfe:	d104      	bne.n	802cd0a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 802cd00:	68fb      	ldr	r3, [r7, #12]
 802cd02:	f240 4209 	movw	r2, #1033	; 0x409
 802cd06:	829a      	strh	r2, [r3, #20]
 802cd08:	e002      	b.n	802cd10 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 802cd0a:	68fb      	ldr	r3, [r7, #12]
 802cd0c:	2200      	movs	r2, #0
 802cd0e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 802cd10:	68fb      	ldr	r3, [r7, #12]
 802cd12:	8b3a      	ldrh	r2, [r7, #24]
 802cd14:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 802cd16:	8b3b      	ldrh	r3, [r7, #24]
 802cd18:	461a      	mov	r2, r3
 802cd1a:	6879      	ldr	r1, [r7, #4]
 802cd1c:	68f8      	ldr	r0, [r7, #12]
 802cd1e:	f000 fb3d 	bl	802d39c <USBH_CtlReq>
 802cd22:	4603      	mov	r3, r0
}
 802cd24:	4618      	mov	r0, r3
 802cd26:	3710      	adds	r7, #16
 802cd28:	46bd      	mov	sp, r7
 802cd2a:	bd80      	pop	{r7, pc}

0802cd2c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 802cd2c:	b580      	push	{r7, lr}
 802cd2e:	b082      	sub	sp, #8
 802cd30:	af00      	add	r7, sp, #0
 802cd32:	6078      	str	r0, [r7, #4]
 802cd34:	460b      	mov	r3, r1
 802cd36:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802cd38:	687b      	ldr	r3, [r7, #4]
 802cd3a:	789b      	ldrb	r3, [r3, #2]
 802cd3c:	2b01      	cmp	r3, #1
 802cd3e:	d10f      	bne.n	802cd60 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 802cd40:	687b      	ldr	r3, [r7, #4]
 802cd42:	2200      	movs	r2, #0
 802cd44:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 802cd46:	687b      	ldr	r3, [r7, #4]
 802cd48:	2205      	movs	r2, #5
 802cd4a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 802cd4c:	78fb      	ldrb	r3, [r7, #3]
 802cd4e:	b29a      	uxth	r2, r3
 802cd50:	687b      	ldr	r3, [r7, #4]
 802cd52:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802cd54:	687b      	ldr	r3, [r7, #4]
 802cd56:	2200      	movs	r2, #0
 802cd58:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802cd5a:	687b      	ldr	r3, [r7, #4]
 802cd5c:	2200      	movs	r2, #0
 802cd5e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802cd60:	2200      	movs	r2, #0
 802cd62:	2100      	movs	r1, #0
 802cd64:	6878      	ldr	r0, [r7, #4]
 802cd66:	f000 fb19 	bl	802d39c <USBH_CtlReq>
 802cd6a:	4603      	mov	r3, r0
}
 802cd6c:	4618      	mov	r0, r3
 802cd6e:	3708      	adds	r7, #8
 802cd70:	46bd      	mov	sp, r7
 802cd72:	bd80      	pop	{r7, pc}

0802cd74 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 802cd74:	b580      	push	{r7, lr}
 802cd76:	b082      	sub	sp, #8
 802cd78:	af00      	add	r7, sp, #0
 802cd7a:	6078      	str	r0, [r7, #4]
 802cd7c:	460b      	mov	r3, r1
 802cd7e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 802cd80:	687b      	ldr	r3, [r7, #4]
 802cd82:	789b      	ldrb	r3, [r3, #2]
 802cd84:	2b01      	cmp	r3, #1
 802cd86:	d10e      	bne.n	802cda6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 802cd88:	687b      	ldr	r3, [r7, #4]
 802cd8a:	2200      	movs	r2, #0
 802cd8c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 802cd8e:	687b      	ldr	r3, [r7, #4]
 802cd90:	2209      	movs	r2, #9
 802cd92:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 802cd94:	687b      	ldr	r3, [r7, #4]
 802cd96:	887a      	ldrh	r2, [r7, #2]
 802cd98:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802cd9a:	687b      	ldr	r3, [r7, #4]
 802cd9c:	2200      	movs	r2, #0
 802cd9e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802cda0:	687b      	ldr	r3, [r7, #4]
 802cda2:	2200      	movs	r2, #0
 802cda4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802cda6:	2200      	movs	r2, #0
 802cda8:	2100      	movs	r1, #0
 802cdaa:	6878      	ldr	r0, [r7, #4]
 802cdac:	f000 faf6 	bl	802d39c <USBH_CtlReq>
 802cdb0:	4603      	mov	r3, r0
}
 802cdb2:	4618      	mov	r0, r3
 802cdb4:	3708      	adds	r7, #8
 802cdb6:	46bd      	mov	sp, r7
 802cdb8:	bd80      	pop	{r7, pc}

0802cdba <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 802cdba:	b580      	push	{r7, lr}
 802cdbc:	b082      	sub	sp, #8
 802cdbe:	af00      	add	r7, sp, #0
 802cdc0:	6078      	str	r0, [r7, #4]
 802cdc2:	460b      	mov	r3, r1
 802cdc4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802cdc6:	687b      	ldr	r3, [r7, #4]
 802cdc8:	789b      	ldrb	r3, [r3, #2]
 802cdca:	2b01      	cmp	r3, #1
 802cdcc:	d10f      	bne.n	802cdee <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 802cdce:	687b      	ldr	r3, [r7, #4]
 802cdd0:	2200      	movs	r2, #0
 802cdd2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 802cdd4:	687b      	ldr	r3, [r7, #4]
 802cdd6:	2203      	movs	r2, #3
 802cdd8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 802cdda:	78fb      	ldrb	r3, [r7, #3]
 802cddc:	b29a      	uxth	r2, r3
 802cdde:	687b      	ldr	r3, [r7, #4]
 802cde0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802cde2:	687b      	ldr	r3, [r7, #4]
 802cde4:	2200      	movs	r2, #0
 802cde6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802cde8:	687b      	ldr	r3, [r7, #4]
 802cdea:	2200      	movs	r2, #0
 802cdec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802cdee:	2200      	movs	r2, #0
 802cdf0:	2100      	movs	r1, #0
 802cdf2:	6878      	ldr	r0, [r7, #4]
 802cdf4:	f000 fad2 	bl	802d39c <USBH_CtlReq>
 802cdf8:	4603      	mov	r3, r0
}
 802cdfa:	4618      	mov	r0, r3
 802cdfc:	3708      	adds	r7, #8
 802cdfe:	46bd      	mov	sp, r7
 802ce00:	bd80      	pop	{r7, pc}

0802ce02 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 802ce02:	b580      	push	{r7, lr}
 802ce04:	b082      	sub	sp, #8
 802ce06:	af00      	add	r7, sp, #0
 802ce08:	6078      	str	r0, [r7, #4]
 802ce0a:	460b      	mov	r3, r1
 802ce0c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802ce0e:	687b      	ldr	r3, [r7, #4]
 802ce10:	789b      	ldrb	r3, [r3, #2]
 802ce12:	2b01      	cmp	r3, #1
 802ce14:	d10f      	bne.n	802ce36 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 802ce16:	687b      	ldr	r3, [r7, #4]
 802ce18:	2202      	movs	r2, #2
 802ce1a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 802ce1c:	687b      	ldr	r3, [r7, #4]
 802ce1e:	2201      	movs	r2, #1
 802ce20:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 802ce22:	687b      	ldr	r3, [r7, #4]
 802ce24:	2200      	movs	r2, #0
 802ce26:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 802ce28:	78fb      	ldrb	r3, [r7, #3]
 802ce2a:	b29a      	uxth	r2, r3
 802ce2c:	687b      	ldr	r3, [r7, #4]
 802ce2e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802ce30:	687b      	ldr	r3, [r7, #4]
 802ce32:	2200      	movs	r2, #0
 802ce34:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 802ce36:	2200      	movs	r2, #0
 802ce38:	2100      	movs	r1, #0
 802ce3a:	6878      	ldr	r0, [r7, #4]
 802ce3c:	f000 faae 	bl	802d39c <USBH_CtlReq>
 802ce40:	4603      	mov	r3, r0
}
 802ce42:	4618      	mov	r0, r3
 802ce44:	3708      	adds	r7, #8
 802ce46:	46bd      	mov	sp, r7
 802ce48:	bd80      	pop	{r7, pc}

0802ce4a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 802ce4a:	b480      	push	{r7}
 802ce4c:	b085      	sub	sp, #20
 802ce4e:	af00      	add	r7, sp, #0
 802ce50:	60f8      	str	r0, [r7, #12]
 802ce52:	60b9      	str	r1, [r7, #8]
 802ce54:	4613      	mov	r3, r2
 802ce56:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 802ce58:	68bb      	ldr	r3, [r7, #8]
 802ce5a:	781a      	ldrb	r2, [r3, #0]
 802ce5c:	68fb      	ldr	r3, [r7, #12]
 802ce5e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 802ce60:	68bb      	ldr	r3, [r7, #8]
 802ce62:	785a      	ldrb	r2, [r3, #1]
 802ce64:	68fb      	ldr	r3, [r7, #12]
 802ce66:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 802ce68:	68bb      	ldr	r3, [r7, #8]
 802ce6a:	3302      	adds	r3, #2
 802ce6c:	781b      	ldrb	r3, [r3, #0]
 802ce6e:	b29a      	uxth	r2, r3
 802ce70:	68bb      	ldr	r3, [r7, #8]
 802ce72:	3303      	adds	r3, #3
 802ce74:	781b      	ldrb	r3, [r3, #0]
 802ce76:	b29b      	uxth	r3, r3
 802ce78:	021b      	lsls	r3, r3, #8
 802ce7a:	b29b      	uxth	r3, r3
 802ce7c:	4313      	orrs	r3, r2
 802ce7e:	b29a      	uxth	r2, r3
 802ce80:	68fb      	ldr	r3, [r7, #12]
 802ce82:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 802ce84:	68bb      	ldr	r3, [r7, #8]
 802ce86:	791a      	ldrb	r2, [r3, #4]
 802ce88:	68fb      	ldr	r3, [r7, #12]
 802ce8a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 802ce8c:	68bb      	ldr	r3, [r7, #8]
 802ce8e:	795a      	ldrb	r2, [r3, #5]
 802ce90:	68fb      	ldr	r3, [r7, #12]
 802ce92:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 802ce94:	68bb      	ldr	r3, [r7, #8]
 802ce96:	799a      	ldrb	r2, [r3, #6]
 802ce98:	68fb      	ldr	r3, [r7, #12]
 802ce9a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 802ce9c:	68bb      	ldr	r3, [r7, #8]
 802ce9e:	79da      	ldrb	r2, [r3, #7]
 802cea0:	68fb      	ldr	r3, [r7, #12]
 802cea2:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 802cea4:	68fb      	ldr	r3, [r7, #12]
 802cea6:	79db      	ldrb	r3, [r3, #7]
 802cea8:	2b20      	cmp	r3, #32
 802ceaa:	dc11      	bgt.n	802ced0 <USBH_ParseDevDesc+0x86>
 802ceac:	2b08      	cmp	r3, #8
 802ceae:	db16      	blt.n	802cede <USBH_ParseDevDesc+0x94>
 802ceb0:	3b08      	subs	r3, #8
 802ceb2:	2201      	movs	r2, #1
 802ceb4:	fa02 f303 	lsl.w	r3, r2, r3
 802ceb8:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 802cebc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802cec0:	2b00      	cmp	r3, #0
 802cec2:	bf14      	ite	ne
 802cec4:	2301      	movne	r3, #1
 802cec6:	2300      	moveq	r3, #0
 802cec8:	b2db      	uxtb	r3, r3
 802ceca:	2b00      	cmp	r3, #0
 802cecc:	d102      	bne.n	802ced4 <USBH_ParseDevDesc+0x8a>
 802cece:	e006      	b.n	802cede <USBH_ParseDevDesc+0x94>
 802ced0:	2b40      	cmp	r3, #64	; 0x40
 802ced2:	d104      	bne.n	802cede <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 802ced4:	68fb      	ldr	r3, [r7, #12]
 802ced6:	79da      	ldrb	r2, [r3, #7]
 802ced8:	68fb      	ldr	r3, [r7, #12]
 802ceda:	71da      	strb	r2, [r3, #7]
      break;
 802cedc:	e003      	b.n	802cee6 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 802cede:	68fb      	ldr	r3, [r7, #12]
 802cee0:	2240      	movs	r2, #64	; 0x40
 802cee2:	71da      	strb	r2, [r3, #7]
      break;
 802cee4:	bf00      	nop
  }

  if (length > 8U)
 802cee6:	88fb      	ldrh	r3, [r7, #6]
 802cee8:	2b08      	cmp	r3, #8
 802ceea:	d939      	bls.n	802cf60 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 802ceec:	68bb      	ldr	r3, [r7, #8]
 802ceee:	3308      	adds	r3, #8
 802cef0:	781b      	ldrb	r3, [r3, #0]
 802cef2:	b29a      	uxth	r2, r3
 802cef4:	68bb      	ldr	r3, [r7, #8]
 802cef6:	3309      	adds	r3, #9
 802cef8:	781b      	ldrb	r3, [r3, #0]
 802cefa:	b29b      	uxth	r3, r3
 802cefc:	021b      	lsls	r3, r3, #8
 802cefe:	b29b      	uxth	r3, r3
 802cf00:	4313      	orrs	r3, r2
 802cf02:	b29a      	uxth	r2, r3
 802cf04:	68fb      	ldr	r3, [r7, #12]
 802cf06:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 802cf08:	68bb      	ldr	r3, [r7, #8]
 802cf0a:	330a      	adds	r3, #10
 802cf0c:	781b      	ldrb	r3, [r3, #0]
 802cf0e:	b29a      	uxth	r2, r3
 802cf10:	68bb      	ldr	r3, [r7, #8]
 802cf12:	330b      	adds	r3, #11
 802cf14:	781b      	ldrb	r3, [r3, #0]
 802cf16:	b29b      	uxth	r3, r3
 802cf18:	021b      	lsls	r3, r3, #8
 802cf1a:	b29b      	uxth	r3, r3
 802cf1c:	4313      	orrs	r3, r2
 802cf1e:	b29a      	uxth	r2, r3
 802cf20:	68fb      	ldr	r3, [r7, #12]
 802cf22:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 802cf24:	68bb      	ldr	r3, [r7, #8]
 802cf26:	330c      	adds	r3, #12
 802cf28:	781b      	ldrb	r3, [r3, #0]
 802cf2a:	b29a      	uxth	r2, r3
 802cf2c:	68bb      	ldr	r3, [r7, #8]
 802cf2e:	330d      	adds	r3, #13
 802cf30:	781b      	ldrb	r3, [r3, #0]
 802cf32:	b29b      	uxth	r3, r3
 802cf34:	021b      	lsls	r3, r3, #8
 802cf36:	b29b      	uxth	r3, r3
 802cf38:	4313      	orrs	r3, r2
 802cf3a:	b29a      	uxth	r2, r3
 802cf3c:	68fb      	ldr	r3, [r7, #12]
 802cf3e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 802cf40:	68bb      	ldr	r3, [r7, #8]
 802cf42:	7b9a      	ldrb	r2, [r3, #14]
 802cf44:	68fb      	ldr	r3, [r7, #12]
 802cf46:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 802cf48:	68bb      	ldr	r3, [r7, #8]
 802cf4a:	7bda      	ldrb	r2, [r3, #15]
 802cf4c:	68fb      	ldr	r3, [r7, #12]
 802cf4e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 802cf50:	68bb      	ldr	r3, [r7, #8]
 802cf52:	7c1a      	ldrb	r2, [r3, #16]
 802cf54:	68fb      	ldr	r3, [r7, #12]
 802cf56:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 802cf58:	68bb      	ldr	r3, [r7, #8]
 802cf5a:	7c5a      	ldrb	r2, [r3, #17]
 802cf5c:	68fb      	ldr	r3, [r7, #12]
 802cf5e:	745a      	strb	r2, [r3, #17]
  }
}
 802cf60:	bf00      	nop
 802cf62:	3714      	adds	r7, #20
 802cf64:	46bd      	mov	sp, r7
 802cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cf6a:	4770      	bx	lr

0802cf6c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 802cf6c:	b580      	push	{r7, lr}
 802cf6e:	b08c      	sub	sp, #48	; 0x30
 802cf70:	af00      	add	r7, sp, #0
 802cf72:	60f8      	str	r0, [r7, #12]
 802cf74:	60b9      	str	r1, [r7, #8]
 802cf76:	4613      	mov	r3, r2
 802cf78:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 802cf7a:	68fb      	ldr	r3, [r7, #12]
 802cf7c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 802cf80:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 802cf82:	2300      	movs	r3, #0
 802cf84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 802cf88:	68bb      	ldr	r3, [r7, #8]
 802cf8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 802cf8c:	2300      	movs	r3, #0
 802cf8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 802cf92:	2300      	movs	r3, #0
 802cf94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 802cf98:	68bb      	ldr	r3, [r7, #8]
 802cf9a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 802cf9c:	68bb      	ldr	r3, [r7, #8]
 802cf9e:	781a      	ldrb	r2, [r3, #0]
 802cfa0:	6a3b      	ldr	r3, [r7, #32]
 802cfa2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 802cfa4:	68bb      	ldr	r3, [r7, #8]
 802cfa6:	785a      	ldrb	r2, [r3, #1]
 802cfa8:	6a3b      	ldr	r3, [r7, #32]
 802cfaa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 802cfac:	68bb      	ldr	r3, [r7, #8]
 802cfae:	3302      	adds	r3, #2
 802cfb0:	781b      	ldrb	r3, [r3, #0]
 802cfb2:	b29a      	uxth	r2, r3
 802cfb4:	68bb      	ldr	r3, [r7, #8]
 802cfb6:	3303      	adds	r3, #3
 802cfb8:	781b      	ldrb	r3, [r3, #0]
 802cfba:	b29b      	uxth	r3, r3
 802cfbc:	021b      	lsls	r3, r3, #8
 802cfbe:	b29b      	uxth	r3, r3
 802cfc0:	4313      	orrs	r3, r2
 802cfc2:	b29b      	uxth	r3, r3
 802cfc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802cfc8:	bf28      	it	cs
 802cfca:	f44f 7380 	movcs.w	r3, #256	; 0x100
 802cfce:	b29a      	uxth	r2, r3
 802cfd0:	6a3b      	ldr	r3, [r7, #32]
 802cfd2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 802cfd4:	68bb      	ldr	r3, [r7, #8]
 802cfd6:	791a      	ldrb	r2, [r3, #4]
 802cfd8:	6a3b      	ldr	r3, [r7, #32]
 802cfda:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 802cfdc:	68bb      	ldr	r3, [r7, #8]
 802cfde:	795a      	ldrb	r2, [r3, #5]
 802cfe0:	6a3b      	ldr	r3, [r7, #32]
 802cfe2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 802cfe4:	68bb      	ldr	r3, [r7, #8]
 802cfe6:	799a      	ldrb	r2, [r3, #6]
 802cfe8:	6a3b      	ldr	r3, [r7, #32]
 802cfea:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 802cfec:	68bb      	ldr	r3, [r7, #8]
 802cfee:	79da      	ldrb	r2, [r3, #7]
 802cff0:	6a3b      	ldr	r3, [r7, #32]
 802cff2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 802cff4:	68bb      	ldr	r3, [r7, #8]
 802cff6:	7a1a      	ldrb	r2, [r3, #8]
 802cff8:	6a3b      	ldr	r3, [r7, #32]
 802cffa:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 802cffc:	6a3b      	ldr	r3, [r7, #32]
 802cffe:	781b      	ldrb	r3, [r3, #0]
 802d000:	2b09      	cmp	r3, #9
 802d002:	d002      	beq.n	802d00a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 802d004:	6a3b      	ldr	r3, [r7, #32]
 802d006:	2209      	movs	r2, #9
 802d008:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 802d00a:	88fb      	ldrh	r3, [r7, #6]
 802d00c:	2b09      	cmp	r3, #9
 802d00e:	f240 809d 	bls.w	802d14c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 802d012:	2309      	movs	r3, #9
 802d014:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 802d016:	2300      	movs	r3, #0
 802d018:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 802d01a:	e081      	b.n	802d120 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 802d01c:	f107 0316 	add.w	r3, r7, #22
 802d020:	4619      	mov	r1, r3
 802d022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d024:	f000 f99f 	bl	802d366 <USBH_GetNextDesc>
 802d028:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 802d02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d02c:	785b      	ldrb	r3, [r3, #1]
 802d02e:	2b04      	cmp	r3, #4
 802d030:	d176      	bne.n	802d120 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 802d032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d034:	781b      	ldrb	r3, [r3, #0]
 802d036:	2b09      	cmp	r3, #9
 802d038:	d002      	beq.n	802d040 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 802d03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d03c:	2209      	movs	r2, #9
 802d03e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 802d040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802d044:	221a      	movs	r2, #26
 802d046:	fb02 f303 	mul.w	r3, r2, r3
 802d04a:	3308      	adds	r3, #8
 802d04c:	6a3a      	ldr	r2, [r7, #32]
 802d04e:	4413      	add	r3, r2
 802d050:	3302      	adds	r3, #2
 802d052:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 802d054:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 802d056:	69f8      	ldr	r0, [r7, #28]
 802d058:	f000 f87e 	bl	802d158 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 802d05c:	2300      	movs	r3, #0
 802d05e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 802d062:	2300      	movs	r3, #0
 802d064:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 802d066:	e043      	b.n	802d0f0 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 802d068:	f107 0316 	add.w	r3, r7, #22
 802d06c:	4619      	mov	r1, r3
 802d06e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802d070:	f000 f979 	bl	802d366 <USBH_GetNextDesc>
 802d074:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 802d076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d078:	785b      	ldrb	r3, [r3, #1]
 802d07a:	2b05      	cmp	r3, #5
 802d07c:	d138      	bne.n	802d0f0 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 802d07e:	69fb      	ldr	r3, [r7, #28]
 802d080:	795b      	ldrb	r3, [r3, #5]
 802d082:	2b01      	cmp	r3, #1
 802d084:	d10f      	bne.n	802d0a6 <USBH_ParseCfgDesc+0x13a>
 802d086:	69fb      	ldr	r3, [r7, #28]
 802d088:	799b      	ldrb	r3, [r3, #6]
 802d08a:	2b02      	cmp	r3, #2
 802d08c:	d10b      	bne.n	802d0a6 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802d08e:	69fb      	ldr	r3, [r7, #28]
 802d090:	79db      	ldrb	r3, [r3, #7]
 802d092:	2b00      	cmp	r3, #0
 802d094:	d10f      	bne.n	802d0b6 <USBH_ParseCfgDesc+0x14a>
 802d096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d098:	781b      	ldrb	r3, [r3, #0]
 802d09a:	2b09      	cmp	r3, #9
 802d09c:	d00b      	beq.n	802d0b6 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 802d09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d0a0:	2209      	movs	r2, #9
 802d0a2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802d0a4:	e007      	b.n	802d0b6 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 802d0a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d0a8:	781b      	ldrb	r3, [r3, #0]
 802d0aa:	2b07      	cmp	r3, #7
 802d0ac:	d004      	beq.n	802d0b8 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 802d0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d0b0:	2207      	movs	r2, #7
 802d0b2:	701a      	strb	r2, [r3, #0]
 802d0b4:	e000      	b.n	802d0b8 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802d0b6:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 802d0b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802d0bc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802d0c0:	3201      	adds	r2, #1
 802d0c2:	00d2      	lsls	r2, r2, #3
 802d0c4:	211a      	movs	r1, #26
 802d0c6:	fb01 f303 	mul.w	r3, r1, r3
 802d0ca:	4413      	add	r3, r2
 802d0cc:	3308      	adds	r3, #8
 802d0ce:	6a3a      	ldr	r2, [r7, #32]
 802d0d0:	4413      	add	r3, r2
 802d0d2:	3304      	adds	r3, #4
 802d0d4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 802d0d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d0d8:	69b9      	ldr	r1, [r7, #24]
 802d0da:	68f8      	ldr	r0, [r7, #12]
 802d0dc:	f000 f86b 	bl	802d1b6 <USBH_ParseEPDesc>
 802d0e0:	4603      	mov	r3, r0
 802d0e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 802d0e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802d0ea:	3301      	adds	r3, #1
 802d0ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 802d0f0:	69fb      	ldr	r3, [r7, #28]
 802d0f2:	791b      	ldrb	r3, [r3, #4]
 802d0f4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802d0f8:	429a      	cmp	r2, r3
 802d0fa:	d204      	bcs.n	802d106 <USBH_ParseCfgDesc+0x19a>
 802d0fc:	6a3b      	ldr	r3, [r7, #32]
 802d0fe:	885a      	ldrh	r2, [r3, #2]
 802d100:	8afb      	ldrh	r3, [r7, #22]
 802d102:	429a      	cmp	r2, r3
 802d104:	d8b0      	bhi.n	802d068 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 802d106:	69fb      	ldr	r3, [r7, #28]
 802d108:	791b      	ldrb	r3, [r3, #4]
 802d10a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802d10e:	429a      	cmp	r2, r3
 802d110:	d201      	bcs.n	802d116 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 802d112:	2303      	movs	r3, #3
 802d114:	e01c      	b.n	802d150 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 802d116:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802d11a:	3301      	adds	r3, #1
 802d11c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 802d120:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802d124:	2b01      	cmp	r3, #1
 802d126:	d805      	bhi.n	802d134 <USBH_ParseCfgDesc+0x1c8>
 802d128:	6a3b      	ldr	r3, [r7, #32]
 802d12a:	885a      	ldrh	r2, [r3, #2]
 802d12c:	8afb      	ldrh	r3, [r7, #22]
 802d12e:	429a      	cmp	r2, r3
 802d130:	f63f af74 	bhi.w	802d01c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 802d134:	6a3b      	ldr	r3, [r7, #32]
 802d136:	791b      	ldrb	r3, [r3, #4]
 802d138:	2b02      	cmp	r3, #2
 802d13a:	bf28      	it	cs
 802d13c:	2302      	movcs	r3, #2
 802d13e:	b2db      	uxtb	r3, r3
 802d140:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802d144:	429a      	cmp	r2, r3
 802d146:	d201      	bcs.n	802d14c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 802d148:	2303      	movs	r3, #3
 802d14a:	e001      	b.n	802d150 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 802d14c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 802d150:	4618      	mov	r0, r3
 802d152:	3730      	adds	r7, #48	; 0x30
 802d154:	46bd      	mov	sp, r7
 802d156:	bd80      	pop	{r7, pc}

0802d158 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 802d158:	b480      	push	{r7}
 802d15a:	b083      	sub	sp, #12
 802d15c:	af00      	add	r7, sp, #0
 802d15e:	6078      	str	r0, [r7, #4]
 802d160:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 802d162:	683b      	ldr	r3, [r7, #0]
 802d164:	781a      	ldrb	r2, [r3, #0]
 802d166:	687b      	ldr	r3, [r7, #4]
 802d168:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 802d16a:	683b      	ldr	r3, [r7, #0]
 802d16c:	785a      	ldrb	r2, [r3, #1]
 802d16e:	687b      	ldr	r3, [r7, #4]
 802d170:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 802d172:	683b      	ldr	r3, [r7, #0]
 802d174:	789a      	ldrb	r2, [r3, #2]
 802d176:	687b      	ldr	r3, [r7, #4]
 802d178:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 802d17a:	683b      	ldr	r3, [r7, #0]
 802d17c:	78da      	ldrb	r2, [r3, #3]
 802d17e:	687b      	ldr	r3, [r7, #4]
 802d180:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 802d182:	683b      	ldr	r3, [r7, #0]
 802d184:	791a      	ldrb	r2, [r3, #4]
 802d186:	687b      	ldr	r3, [r7, #4]
 802d188:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 802d18a:	683b      	ldr	r3, [r7, #0]
 802d18c:	795a      	ldrb	r2, [r3, #5]
 802d18e:	687b      	ldr	r3, [r7, #4]
 802d190:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 802d192:	683b      	ldr	r3, [r7, #0]
 802d194:	799a      	ldrb	r2, [r3, #6]
 802d196:	687b      	ldr	r3, [r7, #4]
 802d198:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 802d19a:	683b      	ldr	r3, [r7, #0]
 802d19c:	79da      	ldrb	r2, [r3, #7]
 802d19e:	687b      	ldr	r3, [r7, #4]
 802d1a0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 802d1a2:	683b      	ldr	r3, [r7, #0]
 802d1a4:	7a1a      	ldrb	r2, [r3, #8]
 802d1a6:	687b      	ldr	r3, [r7, #4]
 802d1a8:	721a      	strb	r2, [r3, #8]
}
 802d1aa:	bf00      	nop
 802d1ac:	370c      	adds	r7, #12
 802d1ae:	46bd      	mov	sp, r7
 802d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d1b4:	4770      	bx	lr

0802d1b6 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 802d1b6:	b480      	push	{r7}
 802d1b8:	b087      	sub	sp, #28
 802d1ba:	af00      	add	r7, sp, #0
 802d1bc:	60f8      	str	r0, [r7, #12]
 802d1be:	60b9      	str	r1, [r7, #8]
 802d1c0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 802d1c2:	2300      	movs	r3, #0
 802d1c4:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 802d1c6:	687b      	ldr	r3, [r7, #4]
 802d1c8:	781a      	ldrb	r2, [r3, #0]
 802d1ca:	68bb      	ldr	r3, [r7, #8]
 802d1cc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 802d1ce:	687b      	ldr	r3, [r7, #4]
 802d1d0:	785a      	ldrb	r2, [r3, #1]
 802d1d2:	68bb      	ldr	r3, [r7, #8]
 802d1d4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 802d1d6:	687b      	ldr	r3, [r7, #4]
 802d1d8:	789a      	ldrb	r2, [r3, #2]
 802d1da:	68bb      	ldr	r3, [r7, #8]
 802d1dc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 802d1de:	687b      	ldr	r3, [r7, #4]
 802d1e0:	78da      	ldrb	r2, [r3, #3]
 802d1e2:	68bb      	ldr	r3, [r7, #8]
 802d1e4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 802d1e6:	687b      	ldr	r3, [r7, #4]
 802d1e8:	3304      	adds	r3, #4
 802d1ea:	781b      	ldrb	r3, [r3, #0]
 802d1ec:	b29a      	uxth	r2, r3
 802d1ee:	687b      	ldr	r3, [r7, #4]
 802d1f0:	3305      	adds	r3, #5
 802d1f2:	781b      	ldrb	r3, [r3, #0]
 802d1f4:	b29b      	uxth	r3, r3
 802d1f6:	021b      	lsls	r3, r3, #8
 802d1f8:	b29b      	uxth	r3, r3
 802d1fa:	4313      	orrs	r3, r2
 802d1fc:	b29a      	uxth	r2, r3
 802d1fe:	68bb      	ldr	r3, [r7, #8]
 802d200:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 802d202:	687b      	ldr	r3, [r7, #4]
 802d204:	799a      	ldrb	r2, [r3, #6]
 802d206:	68bb      	ldr	r3, [r7, #8]
 802d208:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 802d20a:	68bb      	ldr	r3, [r7, #8]
 802d20c:	889b      	ldrh	r3, [r3, #4]
 802d20e:	2b00      	cmp	r3, #0
 802d210:	d102      	bne.n	802d218 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 802d212:	2303      	movs	r3, #3
 802d214:	75fb      	strb	r3, [r7, #23]
 802d216:	e033      	b.n	802d280 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 802d218:	68bb      	ldr	r3, [r7, #8]
 802d21a:	889b      	ldrh	r3, [r3, #4]
 802d21c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 802d220:	f023 0307 	bic.w	r3, r3, #7
 802d224:	b29a      	uxth	r2, r3
 802d226:	68bb      	ldr	r3, [r7, #8]
 802d228:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 802d22a:	68bb      	ldr	r3, [r7, #8]
 802d22c:	889b      	ldrh	r3, [r3, #4]
 802d22e:	b21a      	sxth	r2, r3
 802d230:	687b      	ldr	r3, [r7, #4]
 802d232:	3304      	adds	r3, #4
 802d234:	781b      	ldrb	r3, [r3, #0]
 802d236:	b299      	uxth	r1, r3
 802d238:	687b      	ldr	r3, [r7, #4]
 802d23a:	3305      	adds	r3, #5
 802d23c:	781b      	ldrb	r3, [r3, #0]
 802d23e:	b29b      	uxth	r3, r3
 802d240:	021b      	lsls	r3, r3, #8
 802d242:	b29b      	uxth	r3, r3
 802d244:	430b      	orrs	r3, r1
 802d246:	b29b      	uxth	r3, r3
 802d248:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 802d24c:	2b00      	cmp	r3, #0
 802d24e:	d110      	bne.n	802d272 <USBH_ParseEPDesc+0xbc>
 802d250:	687b      	ldr	r3, [r7, #4]
 802d252:	3304      	adds	r3, #4
 802d254:	781b      	ldrb	r3, [r3, #0]
 802d256:	b299      	uxth	r1, r3
 802d258:	687b      	ldr	r3, [r7, #4]
 802d25a:	3305      	adds	r3, #5
 802d25c:	781b      	ldrb	r3, [r3, #0]
 802d25e:	b29b      	uxth	r3, r3
 802d260:	021b      	lsls	r3, r3, #8
 802d262:	b29b      	uxth	r3, r3
 802d264:	430b      	orrs	r3, r1
 802d266:	b29b      	uxth	r3, r3
 802d268:	b21b      	sxth	r3, r3
 802d26a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802d26e:	b21b      	sxth	r3, r3
 802d270:	e001      	b.n	802d276 <USBH_ParseEPDesc+0xc0>
 802d272:	f44f 7300 	mov.w	r3, #512	; 0x200
 802d276:	4313      	orrs	r3, r2
 802d278:	b21b      	sxth	r3, r3
 802d27a:	b29a      	uxth	r2, r3
 802d27c:	68bb      	ldr	r3, [r7, #8]
 802d27e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 802d280:	68fb      	ldr	r3, [r7, #12]
 802d282:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802d286:	2b00      	cmp	r3, #0
 802d288:	d116      	bne.n	802d2b8 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 802d28a:	68bb      	ldr	r3, [r7, #8]
 802d28c:	78db      	ldrb	r3, [r3, #3]
 802d28e:	f003 0303 	and.w	r3, r3, #3
 802d292:	2b01      	cmp	r3, #1
 802d294:	d005      	beq.n	802d2a2 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 802d296:	68bb      	ldr	r3, [r7, #8]
 802d298:	78db      	ldrb	r3, [r3, #3]
 802d29a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 802d29e:	2b03      	cmp	r3, #3
 802d2a0:	d127      	bne.n	802d2f2 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 802d2a2:	68bb      	ldr	r3, [r7, #8]
 802d2a4:	799b      	ldrb	r3, [r3, #6]
 802d2a6:	2b00      	cmp	r3, #0
 802d2a8:	d003      	beq.n	802d2b2 <USBH_ParseEPDesc+0xfc>
 802d2aa:	68bb      	ldr	r3, [r7, #8]
 802d2ac:	799b      	ldrb	r3, [r3, #6]
 802d2ae:	2b10      	cmp	r3, #16
 802d2b0:	d91f      	bls.n	802d2f2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802d2b2:	2303      	movs	r3, #3
 802d2b4:	75fb      	strb	r3, [r7, #23]
 802d2b6:	e01c      	b.n	802d2f2 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 802d2b8:	68bb      	ldr	r3, [r7, #8]
 802d2ba:	78db      	ldrb	r3, [r3, #3]
 802d2bc:	f003 0303 	and.w	r3, r3, #3
 802d2c0:	2b01      	cmp	r3, #1
 802d2c2:	d10a      	bne.n	802d2da <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 802d2c4:	68bb      	ldr	r3, [r7, #8]
 802d2c6:	799b      	ldrb	r3, [r3, #6]
 802d2c8:	2b00      	cmp	r3, #0
 802d2ca:	d003      	beq.n	802d2d4 <USBH_ParseEPDesc+0x11e>
 802d2cc:	68bb      	ldr	r3, [r7, #8]
 802d2ce:	799b      	ldrb	r3, [r3, #6]
 802d2d0:	2b10      	cmp	r3, #16
 802d2d2:	d90e      	bls.n	802d2f2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802d2d4:	2303      	movs	r3, #3
 802d2d6:	75fb      	strb	r3, [r7, #23]
 802d2d8:	e00b      	b.n	802d2f2 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 802d2da:	68bb      	ldr	r3, [r7, #8]
 802d2dc:	78db      	ldrb	r3, [r3, #3]
 802d2de:	f003 0303 	and.w	r3, r3, #3
 802d2e2:	2b03      	cmp	r3, #3
 802d2e4:	d105      	bne.n	802d2f2 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 802d2e6:	68bb      	ldr	r3, [r7, #8]
 802d2e8:	799b      	ldrb	r3, [r3, #6]
 802d2ea:	2b00      	cmp	r3, #0
 802d2ec:	d101      	bne.n	802d2f2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802d2ee:	2303      	movs	r3, #3
 802d2f0:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 802d2f2:	7dfb      	ldrb	r3, [r7, #23]
}
 802d2f4:	4618      	mov	r0, r3
 802d2f6:	371c      	adds	r7, #28
 802d2f8:	46bd      	mov	sp, r7
 802d2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d2fe:	4770      	bx	lr

0802d300 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 802d300:	b480      	push	{r7}
 802d302:	b087      	sub	sp, #28
 802d304:	af00      	add	r7, sp, #0
 802d306:	60f8      	str	r0, [r7, #12]
 802d308:	60b9      	str	r1, [r7, #8]
 802d30a:	4613      	mov	r3, r2
 802d30c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 802d30e:	68fb      	ldr	r3, [r7, #12]
 802d310:	3301      	adds	r3, #1
 802d312:	781b      	ldrb	r3, [r3, #0]
 802d314:	2b03      	cmp	r3, #3
 802d316:	d120      	bne.n	802d35a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 802d318:	68fb      	ldr	r3, [r7, #12]
 802d31a:	781b      	ldrb	r3, [r3, #0]
 802d31c:	1e9a      	subs	r2, r3, #2
 802d31e:	88fb      	ldrh	r3, [r7, #6]
 802d320:	4293      	cmp	r3, r2
 802d322:	bf28      	it	cs
 802d324:	4613      	movcs	r3, r2
 802d326:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 802d328:	68fb      	ldr	r3, [r7, #12]
 802d32a:	3302      	adds	r3, #2
 802d32c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 802d32e:	2300      	movs	r3, #0
 802d330:	82fb      	strh	r3, [r7, #22]
 802d332:	e00b      	b.n	802d34c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 802d334:	8afb      	ldrh	r3, [r7, #22]
 802d336:	68fa      	ldr	r2, [r7, #12]
 802d338:	4413      	add	r3, r2
 802d33a:	781a      	ldrb	r2, [r3, #0]
 802d33c:	68bb      	ldr	r3, [r7, #8]
 802d33e:	701a      	strb	r2, [r3, #0]
      pdest++;
 802d340:	68bb      	ldr	r3, [r7, #8]
 802d342:	3301      	adds	r3, #1
 802d344:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 802d346:	8afb      	ldrh	r3, [r7, #22]
 802d348:	3302      	adds	r3, #2
 802d34a:	82fb      	strh	r3, [r7, #22]
 802d34c:	8afa      	ldrh	r2, [r7, #22]
 802d34e:	8abb      	ldrh	r3, [r7, #20]
 802d350:	429a      	cmp	r2, r3
 802d352:	d3ef      	bcc.n	802d334 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 802d354:	68bb      	ldr	r3, [r7, #8]
 802d356:	2200      	movs	r2, #0
 802d358:	701a      	strb	r2, [r3, #0]
  }
}
 802d35a:	bf00      	nop
 802d35c:	371c      	adds	r7, #28
 802d35e:	46bd      	mov	sp, r7
 802d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d364:	4770      	bx	lr

0802d366 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 802d366:	b480      	push	{r7}
 802d368:	b085      	sub	sp, #20
 802d36a:	af00      	add	r7, sp, #0
 802d36c:	6078      	str	r0, [r7, #4]
 802d36e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 802d370:	683b      	ldr	r3, [r7, #0]
 802d372:	881a      	ldrh	r2, [r3, #0]
 802d374:	687b      	ldr	r3, [r7, #4]
 802d376:	781b      	ldrb	r3, [r3, #0]
 802d378:	b29b      	uxth	r3, r3
 802d37a:	4413      	add	r3, r2
 802d37c:	b29a      	uxth	r2, r3
 802d37e:	683b      	ldr	r3, [r7, #0]
 802d380:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 802d382:	687b      	ldr	r3, [r7, #4]
 802d384:	781b      	ldrb	r3, [r3, #0]
 802d386:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 802d388:	687b      	ldr	r3, [r7, #4]
 802d38a:	4413      	add	r3, r2
 802d38c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 802d38e:	68fb      	ldr	r3, [r7, #12]
}
 802d390:	4618      	mov	r0, r3
 802d392:	3714      	adds	r7, #20
 802d394:	46bd      	mov	sp, r7
 802d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d39a:	4770      	bx	lr

0802d39c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 802d39c:	b580      	push	{r7, lr}
 802d39e:	b086      	sub	sp, #24
 802d3a0:	af00      	add	r7, sp, #0
 802d3a2:	60f8      	str	r0, [r7, #12]
 802d3a4:	60b9      	str	r1, [r7, #8]
 802d3a6:	4613      	mov	r3, r2
 802d3a8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 802d3aa:	2301      	movs	r3, #1
 802d3ac:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 802d3ae:	68fb      	ldr	r3, [r7, #12]
 802d3b0:	789b      	ldrb	r3, [r3, #2]
 802d3b2:	2b01      	cmp	r3, #1
 802d3b4:	d002      	beq.n	802d3bc <USBH_CtlReq+0x20>
 802d3b6:	2b02      	cmp	r3, #2
 802d3b8:	d00f      	beq.n	802d3da <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 802d3ba:	e027      	b.n	802d40c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 802d3bc:	68fb      	ldr	r3, [r7, #12]
 802d3be:	68ba      	ldr	r2, [r7, #8]
 802d3c0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 802d3c2:	68fb      	ldr	r3, [r7, #12]
 802d3c4:	88fa      	ldrh	r2, [r7, #6]
 802d3c6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 802d3c8:	68fb      	ldr	r3, [r7, #12]
 802d3ca:	2201      	movs	r2, #1
 802d3cc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 802d3ce:	68fb      	ldr	r3, [r7, #12]
 802d3d0:	2202      	movs	r2, #2
 802d3d2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 802d3d4:	2301      	movs	r3, #1
 802d3d6:	75fb      	strb	r3, [r7, #23]
      break;
 802d3d8:	e018      	b.n	802d40c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 802d3da:	68f8      	ldr	r0, [r7, #12]
 802d3dc:	f000 f81c 	bl	802d418 <USBH_HandleControl>
 802d3e0:	4603      	mov	r3, r0
 802d3e2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 802d3e4:	7dfb      	ldrb	r3, [r7, #23]
 802d3e6:	2b00      	cmp	r3, #0
 802d3e8:	d002      	beq.n	802d3f0 <USBH_CtlReq+0x54>
 802d3ea:	7dfb      	ldrb	r3, [r7, #23]
 802d3ec:	2b03      	cmp	r3, #3
 802d3ee:	d106      	bne.n	802d3fe <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 802d3f0:	68fb      	ldr	r3, [r7, #12]
 802d3f2:	2201      	movs	r2, #1
 802d3f4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 802d3f6:	68fb      	ldr	r3, [r7, #12]
 802d3f8:	2200      	movs	r2, #0
 802d3fa:	761a      	strb	r2, [r3, #24]
      break;
 802d3fc:	e005      	b.n	802d40a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 802d3fe:	7dfb      	ldrb	r3, [r7, #23]
 802d400:	2b02      	cmp	r3, #2
 802d402:	d102      	bne.n	802d40a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 802d404:	68fb      	ldr	r3, [r7, #12]
 802d406:	2201      	movs	r2, #1
 802d408:	709a      	strb	r2, [r3, #2]
      break;
 802d40a:	bf00      	nop
  }
  return status;
 802d40c:	7dfb      	ldrb	r3, [r7, #23]
}
 802d40e:	4618      	mov	r0, r3
 802d410:	3718      	adds	r7, #24
 802d412:	46bd      	mov	sp, r7
 802d414:	bd80      	pop	{r7, pc}
	...

0802d418 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 802d418:	b580      	push	{r7, lr}
 802d41a:	b086      	sub	sp, #24
 802d41c:	af02      	add	r7, sp, #8
 802d41e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 802d420:	2301      	movs	r3, #1
 802d422:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802d424:	2300      	movs	r3, #0
 802d426:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 802d428:	687b      	ldr	r3, [r7, #4]
 802d42a:	7e1b      	ldrb	r3, [r3, #24]
 802d42c:	3b01      	subs	r3, #1
 802d42e:	2b0a      	cmp	r3, #10
 802d430:	f200 8156 	bhi.w	802d6e0 <USBH_HandleControl+0x2c8>
 802d434:	a201      	add	r2, pc, #4	; (adr r2, 802d43c <USBH_HandleControl+0x24>)
 802d436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d43a:	bf00      	nop
 802d43c:	0802d469 	.word	0x0802d469
 802d440:	0802d483 	.word	0x0802d483
 802d444:	0802d4ed 	.word	0x0802d4ed
 802d448:	0802d513 	.word	0x0802d513
 802d44c:	0802d54b 	.word	0x0802d54b
 802d450:	0802d575 	.word	0x0802d575
 802d454:	0802d5c7 	.word	0x0802d5c7
 802d458:	0802d5e9 	.word	0x0802d5e9
 802d45c:	0802d625 	.word	0x0802d625
 802d460:	0802d64b 	.word	0x0802d64b
 802d464:	0802d689 	.word	0x0802d689
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 802d468:	687b      	ldr	r3, [r7, #4]
 802d46a:	f103 0110 	add.w	r1, r3, #16
 802d46e:	687b      	ldr	r3, [r7, #4]
 802d470:	795b      	ldrb	r3, [r3, #5]
 802d472:	461a      	mov	r2, r3
 802d474:	6878      	ldr	r0, [r7, #4]
 802d476:	f000 f943 	bl	802d700 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 802d47a:	687b      	ldr	r3, [r7, #4]
 802d47c:	2202      	movs	r2, #2
 802d47e:	761a      	strb	r2, [r3, #24]
      break;
 802d480:	e139      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802d482:	687b      	ldr	r3, [r7, #4]
 802d484:	795b      	ldrb	r3, [r3, #5]
 802d486:	4619      	mov	r1, r3
 802d488:	6878      	ldr	r0, [r7, #4]
 802d48a:	f000 fccb 	bl	802de24 <USBH_LL_GetURBState>
 802d48e:	4603      	mov	r3, r0
 802d490:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 802d492:	7bbb      	ldrb	r3, [r7, #14]
 802d494:	2b01      	cmp	r3, #1
 802d496:	d11e      	bne.n	802d4d6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 802d498:	687b      	ldr	r3, [r7, #4]
 802d49a:	7c1b      	ldrb	r3, [r3, #16]
 802d49c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802d4a0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 802d4a2:	687b      	ldr	r3, [r7, #4]
 802d4a4:	8adb      	ldrh	r3, [r3, #22]
 802d4a6:	2b00      	cmp	r3, #0
 802d4a8:	d00a      	beq.n	802d4c0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 802d4aa:	7b7b      	ldrb	r3, [r7, #13]
 802d4ac:	2b80      	cmp	r3, #128	; 0x80
 802d4ae:	d103      	bne.n	802d4b8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 802d4b0:	687b      	ldr	r3, [r7, #4]
 802d4b2:	2203      	movs	r2, #3
 802d4b4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802d4b6:	e115      	b.n	802d6e4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 802d4b8:	687b      	ldr	r3, [r7, #4]
 802d4ba:	2205      	movs	r2, #5
 802d4bc:	761a      	strb	r2, [r3, #24]
      break;
 802d4be:	e111      	b.n	802d6e4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 802d4c0:	7b7b      	ldrb	r3, [r7, #13]
 802d4c2:	2b80      	cmp	r3, #128	; 0x80
 802d4c4:	d103      	bne.n	802d4ce <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 802d4c6:	687b      	ldr	r3, [r7, #4]
 802d4c8:	2209      	movs	r2, #9
 802d4ca:	761a      	strb	r2, [r3, #24]
      break;
 802d4cc:	e10a      	b.n	802d6e4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 802d4ce:	687b      	ldr	r3, [r7, #4]
 802d4d0:	2207      	movs	r2, #7
 802d4d2:	761a      	strb	r2, [r3, #24]
      break;
 802d4d4:	e106      	b.n	802d6e4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 802d4d6:	7bbb      	ldrb	r3, [r7, #14]
 802d4d8:	2b04      	cmp	r3, #4
 802d4da:	d003      	beq.n	802d4e4 <USBH_HandleControl+0xcc>
 802d4dc:	7bbb      	ldrb	r3, [r7, #14]
 802d4de:	2b02      	cmp	r3, #2
 802d4e0:	f040 8100 	bne.w	802d6e4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 802d4e4:	687b      	ldr	r3, [r7, #4]
 802d4e6:	220b      	movs	r2, #11
 802d4e8:	761a      	strb	r2, [r3, #24]
      break;
 802d4ea:	e0fb      	b.n	802d6e4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 802d4ec:	687b      	ldr	r3, [r7, #4]
 802d4ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802d4f2:	b29a      	uxth	r2, r3
 802d4f4:	687b      	ldr	r3, [r7, #4]
 802d4f6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 802d4f8:	687b      	ldr	r3, [r7, #4]
 802d4fa:	6899      	ldr	r1, [r3, #8]
 802d4fc:	687b      	ldr	r3, [r7, #4]
 802d4fe:	899a      	ldrh	r2, [r3, #12]
 802d500:	687b      	ldr	r3, [r7, #4]
 802d502:	791b      	ldrb	r3, [r3, #4]
 802d504:	6878      	ldr	r0, [r7, #4]
 802d506:	f000 f93a 	bl	802d77e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 802d50a:	687b      	ldr	r3, [r7, #4]
 802d50c:	2204      	movs	r2, #4
 802d50e:	761a      	strb	r2, [r3, #24]
      break;
 802d510:	e0f1      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 802d512:	687b      	ldr	r3, [r7, #4]
 802d514:	791b      	ldrb	r3, [r3, #4]
 802d516:	4619      	mov	r1, r3
 802d518:	6878      	ldr	r0, [r7, #4]
 802d51a:	f000 fc83 	bl	802de24 <USBH_LL_GetURBState>
 802d51e:	4603      	mov	r3, r0
 802d520:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 802d522:	7bbb      	ldrb	r3, [r7, #14]
 802d524:	2b01      	cmp	r3, #1
 802d526:	d102      	bne.n	802d52e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 802d528:	687b      	ldr	r3, [r7, #4]
 802d52a:	2209      	movs	r2, #9
 802d52c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 802d52e:	7bbb      	ldrb	r3, [r7, #14]
 802d530:	2b05      	cmp	r3, #5
 802d532:	d102      	bne.n	802d53a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 802d534:	2303      	movs	r3, #3
 802d536:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802d538:	e0d6      	b.n	802d6e8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 802d53a:	7bbb      	ldrb	r3, [r7, #14]
 802d53c:	2b04      	cmp	r3, #4
 802d53e:	f040 80d3 	bne.w	802d6e8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 802d542:	687b      	ldr	r3, [r7, #4]
 802d544:	220b      	movs	r2, #11
 802d546:	761a      	strb	r2, [r3, #24]
      break;
 802d548:	e0ce      	b.n	802d6e8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 802d54a:	687b      	ldr	r3, [r7, #4]
 802d54c:	6899      	ldr	r1, [r3, #8]
 802d54e:	687b      	ldr	r3, [r7, #4]
 802d550:	899a      	ldrh	r2, [r3, #12]
 802d552:	687b      	ldr	r3, [r7, #4]
 802d554:	795b      	ldrb	r3, [r3, #5]
 802d556:	2001      	movs	r0, #1
 802d558:	9000      	str	r0, [sp, #0]
 802d55a:	6878      	ldr	r0, [r7, #4]
 802d55c:	f000 f8ea 	bl	802d734 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 802d560:	687b      	ldr	r3, [r7, #4]
 802d562:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802d566:	b29a      	uxth	r2, r3
 802d568:	687b      	ldr	r3, [r7, #4]
 802d56a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 802d56c:	687b      	ldr	r3, [r7, #4]
 802d56e:	2206      	movs	r2, #6
 802d570:	761a      	strb	r2, [r3, #24]
      break;
 802d572:	e0c0      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802d574:	687b      	ldr	r3, [r7, #4]
 802d576:	795b      	ldrb	r3, [r3, #5]
 802d578:	4619      	mov	r1, r3
 802d57a:	6878      	ldr	r0, [r7, #4]
 802d57c:	f000 fc52 	bl	802de24 <USBH_LL_GetURBState>
 802d580:	4603      	mov	r3, r0
 802d582:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 802d584:	7bbb      	ldrb	r3, [r7, #14]
 802d586:	2b01      	cmp	r3, #1
 802d588:	d103      	bne.n	802d592 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 802d58a:	687b      	ldr	r3, [r7, #4]
 802d58c:	2207      	movs	r2, #7
 802d58e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802d590:	e0ac      	b.n	802d6ec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 802d592:	7bbb      	ldrb	r3, [r7, #14]
 802d594:	2b05      	cmp	r3, #5
 802d596:	d105      	bne.n	802d5a4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 802d598:	687b      	ldr	r3, [r7, #4]
 802d59a:	220c      	movs	r2, #12
 802d59c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 802d59e:	2303      	movs	r3, #3
 802d5a0:	73fb      	strb	r3, [r7, #15]
      break;
 802d5a2:	e0a3      	b.n	802d6ec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 802d5a4:	7bbb      	ldrb	r3, [r7, #14]
 802d5a6:	2b02      	cmp	r3, #2
 802d5a8:	d103      	bne.n	802d5b2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 802d5aa:	687b      	ldr	r3, [r7, #4]
 802d5ac:	2205      	movs	r2, #5
 802d5ae:	761a      	strb	r2, [r3, #24]
      break;
 802d5b0:	e09c      	b.n	802d6ec <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 802d5b2:	7bbb      	ldrb	r3, [r7, #14]
 802d5b4:	2b04      	cmp	r3, #4
 802d5b6:	f040 8099 	bne.w	802d6ec <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 802d5ba:	687b      	ldr	r3, [r7, #4]
 802d5bc:	220b      	movs	r2, #11
 802d5be:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 802d5c0:	2302      	movs	r3, #2
 802d5c2:	73fb      	strb	r3, [r7, #15]
      break;
 802d5c4:	e092      	b.n	802d6ec <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 802d5c6:	687b      	ldr	r3, [r7, #4]
 802d5c8:	791b      	ldrb	r3, [r3, #4]
 802d5ca:	2200      	movs	r2, #0
 802d5cc:	2100      	movs	r1, #0
 802d5ce:	6878      	ldr	r0, [r7, #4]
 802d5d0:	f000 f8d5 	bl	802d77e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 802d5d4:	687b      	ldr	r3, [r7, #4]
 802d5d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802d5da:	b29a      	uxth	r2, r3
 802d5dc:	687b      	ldr	r3, [r7, #4]
 802d5de:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 802d5e0:	687b      	ldr	r3, [r7, #4]
 802d5e2:	2208      	movs	r2, #8
 802d5e4:	761a      	strb	r2, [r3, #24]

      break;
 802d5e6:	e086      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 802d5e8:	687b      	ldr	r3, [r7, #4]
 802d5ea:	791b      	ldrb	r3, [r3, #4]
 802d5ec:	4619      	mov	r1, r3
 802d5ee:	6878      	ldr	r0, [r7, #4]
 802d5f0:	f000 fc18 	bl	802de24 <USBH_LL_GetURBState>
 802d5f4:	4603      	mov	r3, r0
 802d5f6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 802d5f8:	7bbb      	ldrb	r3, [r7, #14]
 802d5fa:	2b01      	cmp	r3, #1
 802d5fc:	d105      	bne.n	802d60a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 802d5fe:	687b      	ldr	r3, [r7, #4]
 802d600:	220d      	movs	r2, #13
 802d602:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 802d604:	2300      	movs	r3, #0
 802d606:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802d608:	e072      	b.n	802d6f0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 802d60a:	7bbb      	ldrb	r3, [r7, #14]
 802d60c:	2b04      	cmp	r3, #4
 802d60e:	d103      	bne.n	802d618 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 802d610:	687b      	ldr	r3, [r7, #4]
 802d612:	220b      	movs	r2, #11
 802d614:	761a      	strb	r2, [r3, #24]
      break;
 802d616:	e06b      	b.n	802d6f0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 802d618:	7bbb      	ldrb	r3, [r7, #14]
 802d61a:	2b05      	cmp	r3, #5
 802d61c:	d168      	bne.n	802d6f0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 802d61e:	2303      	movs	r3, #3
 802d620:	73fb      	strb	r3, [r7, #15]
      break;
 802d622:	e065      	b.n	802d6f0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 802d624:	687b      	ldr	r3, [r7, #4]
 802d626:	795b      	ldrb	r3, [r3, #5]
 802d628:	2201      	movs	r2, #1
 802d62a:	9200      	str	r2, [sp, #0]
 802d62c:	2200      	movs	r2, #0
 802d62e:	2100      	movs	r1, #0
 802d630:	6878      	ldr	r0, [r7, #4]
 802d632:	f000 f87f 	bl	802d734 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 802d636:	687b      	ldr	r3, [r7, #4]
 802d638:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802d63c:	b29a      	uxth	r2, r3
 802d63e:	687b      	ldr	r3, [r7, #4]
 802d640:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 802d642:	687b      	ldr	r3, [r7, #4]
 802d644:	220a      	movs	r2, #10
 802d646:	761a      	strb	r2, [r3, #24]
      break;
 802d648:	e055      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802d64a:	687b      	ldr	r3, [r7, #4]
 802d64c:	795b      	ldrb	r3, [r3, #5]
 802d64e:	4619      	mov	r1, r3
 802d650:	6878      	ldr	r0, [r7, #4]
 802d652:	f000 fbe7 	bl	802de24 <USBH_LL_GetURBState>
 802d656:	4603      	mov	r3, r0
 802d658:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 802d65a:	7bbb      	ldrb	r3, [r7, #14]
 802d65c:	2b01      	cmp	r3, #1
 802d65e:	d105      	bne.n	802d66c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 802d660:	2300      	movs	r3, #0
 802d662:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 802d664:	687b      	ldr	r3, [r7, #4]
 802d666:	220d      	movs	r2, #13
 802d668:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802d66a:	e043      	b.n	802d6f4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 802d66c:	7bbb      	ldrb	r3, [r7, #14]
 802d66e:	2b02      	cmp	r3, #2
 802d670:	d103      	bne.n	802d67a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 802d672:	687b      	ldr	r3, [r7, #4]
 802d674:	2209      	movs	r2, #9
 802d676:	761a      	strb	r2, [r3, #24]
      break;
 802d678:	e03c      	b.n	802d6f4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 802d67a:	7bbb      	ldrb	r3, [r7, #14]
 802d67c:	2b04      	cmp	r3, #4
 802d67e:	d139      	bne.n	802d6f4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 802d680:	687b      	ldr	r3, [r7, #4]
 802d682:	220b      	movs	r2, #11
 802d684:	761a      	strb	r2, [r3, #24]
      break;
 802d686:	e035      	b.n	802d6f4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 802d688:	687b      	ldr	r3, [r7, #4]
 802d68a:	7e5b      	ldrb	r3, [r3, #25]
 802d68c:	3301      	adds	r3, #1
 802d68e:	b2da      	uxtb	r2, r3
 802d690:	687b      	ldr	r3, [r7, #4]
 802d692:	765a      	strb	r2, [r3, #25]
 802d694:	687b      	ldr	r3, [r7, #4]
 802d696:	7e5b      	ldrb	r3, [r3, #25]
 802d698:	2b02      	cmp	r3, #2
 802d69a:	d806      	bhi.n	802d6aa <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 802d69c:	687b      	ldr	r3, [r7, #4]
 802d69e:	2201      	movs	r2, #1
 802d6a0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 802d6a2:	687b      	ldr	r3, [r7, #4]
 802d6a4:	2201      	movs	r2, #1
 802d6a6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 802d6a8:	e025      	b.n	802d6f6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 802d6aa:	687b      	ldr	r3, [r7, #4]
 802d6ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802d6b0:	2106      	movs	r1, #6
 802d6b2:	6878      	ldr	r0, [r7, #4]
 802d6b4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 802d6b6:	687b      	ldr	r3, [r7, #4]
 802d6b8:	2200      	movs	r2, #0
 802d6ba:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802d6bc:	687b      	ldr	r3, [r7, #4]
 802d6be:	795b      	ldrb	r3, [r3, #5]
 802d6c0:	4619      	mov	r1, r3
 802d6c2:	6878      	ldr	r0, [r7, #4]
 802d6c4:	f000 f90c 	bl	802d8e0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802d6c8:	687b      	ldr	r3, [r7, #4]
 802d6ca:	791b      	ldrb	r3, [r3, #4]
 802d6cc:	4619      	mov	r1, r3
 802d6ce:	6878      	ldr	r0, [r7, #4]
 802d6d0:	f000 f906 	bl	802d8e0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 802d6d4:	687b      	ldr	r3, [r7, #4]
 802d6d6:	2200      	movs	r2, #0
 802d6d8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 802d6da:	2302      	movs	r3, #2
 802d6dc:	73fb      	strb	r3, [r7, #15]
      break;
 802d6de:	e00a      	b.n	802d6f6 <USBH_HandleControl+0x2de>

    default:
      break;
 802d6e0:	bf00      	nop
 802d6e2:	e008      	b.n	802d6f6 <USBH_HandleControl+0x2de>
      break;
 802d6e4:	bf00      	nop
 802d6e6:	e006      	b.n	802d6f6 <USBH_HandleControl+0x2de>
      break;
 802d6e8:	bf00      	nop
 802d6ea:	e004      	b.n	802d6f6 <USBH_HandleControl+0x2de>
      break;
 802d6ec:	bf00      	nop
 802d6ee:	e002      	b.n	802d6f6 <USBH_HandleControl+0x2de>
      break;
 802d6f0:	bf00      	nop
 802d6f2:	e000      	b.n	802d6f6 <USBH_HandleControl+0x2de>
      break;
 802d6f4:	bf00      	nop
  }

  return status;
 802d6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 802d6f8:	4618      	mov	r0, r3
 802d6fa:	3710      	adds	r7, #16
 802d6fc:	46bd      	mov	sp, r7
 802d6fe:	bd80      	pop	{r7, pc}

0802d700 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 802d700:	b580      	push	{r7, lr}
 802d702:	b088      	sub	sp, #32
 802d704:	af04      	add	r7, sp, #16
 802d706:	60f8      	str	r0, [r7, #12]
 802d708:	60b9      	str	r1, [r7, #8]
 802d70a:	4613      	mov	r3, r2
 802d70c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d70e:	79f9      	ldrb	r1, [r7, #7]
 802d710:	2300      	movs	r3, #0
 802d712:	9303      	str	r3, [sp, #12]
 802d714:	2308      	movs	r3, #8
 802d716:	9302      	str	r3, [sp, #8]
 802d718:	68bb      	ldr	r3, [r7, #8]
 802d71a:	9301      	str	r3, [sp, #4]
 802d71c:	2300      	movs	r3, #0
 802d71e:	9300      	str	r3, [sp, #0]
 802d720:	2300      	movs	r3, #0
 802d722:	2200      	movs	r2, #0
 802d724:	68f8      	ldr	r0, [r7, #12]
 802d726:	f000 fb4c 	bl	802ddc2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 802d72a:	2300      	movs	r3, #0
}
 802d72c:	4618      	mov	r0, r3
 802d72e:	3710      	adds	r7, #16
 802d730:	46bd      	mov	sp, r7
 802d732:	bd80      	pop	{r7, pc}

0802d734 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 802d734:	b580      	push	{r7, lr}
 802d736:	b088      	sub	sp, #32
 802d738:	af04      	add	r7, sp, #16
 802d73a:	60f8      	str	r0, [r7, #12]
 802d73c:	60b9      	str	r1, [r7, #8]
 802d73e:	4611      	mov	r1, r2
 802d740:	461a      	mov	r2, r3
 802d742:	460b      	mov	r3, r1
 802d744:	80fb      	strh	r3, [r7, #6]
 802d746:	4613      	mov	r3, r2
 802d748:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 802d74a:	68fb      	ldr	r3, [r7, #12]
 802d74c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802d750:	2b00      	cmp	r3, #0
 802d752:	d001      	beq.n	802d758 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 802d754:	2300      	movs	r3, #0
 802d756:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d758:	7979      	ldrb	r1, [r7, #5]
 802d75a:	7e3b      	ldrb	r3, [r7, #24]
 802d75c:	9303      	str	r3, [sp, #12]
 802d75e:	88fb      	ldrh	r3, [r7, #6]
 802d760:	9302      	str	r3, [sp, #8]
 802d762:	68bb      	ldr	r3, [r7, #8]
 802d764:	9301      	str	r3, [sp, #4]
 802d766:	2301      	movs	r3, #1
 802d768:	9300      	str	r3, [sp, #0]
 802d76a:	2300      	movs	r3, #0
 802d76c:	2200      	movs	r2, #0
 802d76e:	68f8      	ldr	r0, [r7, #12]
 802d770:	f000 fb27 	bl	802ddc2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 802d774:	2300      	movs	r3, #0
}
 802d776:	4618      	mov	r0, r3
 802d778:	3710      	adds	r7, #16
 802d77a:	46bd      	mov	sp, r7
 802d77c:	bd80      	pop	{r7, pc}

0802d77e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 802d77e:	b580      	push	{r7, lr}
 802d780:	b088      	sub	sp, #32
 802d782:	af04      	add	r7, sp, #16
 802d784:	60f8      	str	r0, [r7, #12]
 802d786:	60b9      	str	r1, [r7, #8]
 802d788:	4611      	mov	r1, r2
 802d78a:	461a      	mov	r2, r3
 802d78c:	460b      	mov	r3, r1
 802d78e:	80fb      	strh	r3, [r7, #6]
 802d790:	4613      	mov	r3, r2
 802d792:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d794:	7979      	ldrb	r1, [r7, #5]
 802d796:	2300      	movs	r3, #0
 802d798:	9303      	str	r3, [sp, #12]
 802d79a:	88fb      	ldrh	r3, [r7, #6]
 802d79c:	9302      	str	r3, [sp, #8]
 802d79e:	68bb      	ldr	r3, [r7, #8]
 802d7a0:	9301      	str	r3, [sp, #4]
 802d7a2:	2301      	movs	r3, #1
 802d7a4:	9300      	str	r3, [sp, #0]
 802d7a6:	2300      	movs	r3, #0
 802d7a8:	2201      	movs	r2, #1
 802d7aa:	68f8      	ldr	r0, [r7, #12]
 802d7ac:	f000 fb09 	bl	802ddc2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 802d7b0:	2300      	movs	r3, #0

}
 802d7b2:	4618      	mov	r0, r3
 802d7b4:	3710      	adds	r7, #16
 802d7b6:	46bd      	mov	sp, r7
 802d7b8:	bd80      	pop	{r7, pc}

0802d7ba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 802d7ba:	b580      	push	{r7, lr}
 802d7bc:	b088      	sub	sp, #32
 802d7be:	af04      	add	r7, sp, #16
 802d7c0:	60f8      	str	r0, [r7, #12]
 802d7c2:	60b9      	str	r1, [r7, #8]
 802d7c4:	4611      	mov	r1, r2
 802d7c6:	461a      	mov	r2, r3
 802d7c8:	460b      	mov	r3, r1
 802d7ca:	80fb      	strh	r3, [r7, #6]
 802d7cc:	4613      	mov	r3, r2
 802d7ce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 802d7d0:	68fb      	ldr	r3, [r7, #12]
 802d7d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802d7d6:	2b00      	cmp	r3, #0
 802d7d8:	d001      	beq.n	802d7de <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 802d7da:	2300      	movs	r3, #0
 802d7dc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d7de:	7979      	ldrb	r1, [r7, #5]
 802d7e0:	7e3b      	ldrb	r3, [r7, #24]
 802d7e2:	9303      	str	r3, [sp, #12]
 802d7e4:	88fb      	ldrh	r3, [r7, #6]
 802d7e6:	9302      	str	r3, [sp, #8]
 802d7e8:	68bb      	ldr	r3, [r7, #8]
 802d7ea:	9301      	str	r3, [sp, #4]
 802d7ec:	2301      	movs	r3, #1
 802d7ee:	9300      	str	r3, [sp, #0]
 802d7f0:	2302      	movs	r3, #2
 802d7f2:	2200      	movs	r2, #0
 802d7f4:	68f8      	ldr	r0, [r7, #12]
 802d7f6:	f000 fae4 	bl	802ddc2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 802d7fa:	2300      	movs	r3, #0
}
 802d7fc:	4618      	mov	r0, r3
 802d7fe:	3710      	adds	r7, #16
 802d800:	46bd      	mov	sp, r7
 802d802:	bd80      	pop	{r7, pc}

0802d804 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 802d804:	b580      	push	{r7, lr}
 802d806:	b088      	sub	sp, #32
 802d808:	af04      	add	r7, sp, #16
 802d80a:	60f8      	str	r0, [r7, #12]
 802d80c:	60b9      	str	r1, [r7, #8]
 802d80e:	4611      	mov	r1, r2
 802d810:	461a      	mov	r2, r3
 802d812:	460b      	mov	r3, r1
 802d814:	80fb      	strh	r3, [r7, #6]
 802d816:	4613      	mov	r3, r2
 802d818:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d81a:	7979      	ldrb	r1, [r7, #5]
 802d81c:	2300      	movs	r3, #0
 802d81e:	9303      	str	r3, [sp, #12]
 802d820:	88fb      	ldrh	r3, [r7, #6]
 802d822:	9302      	str	r3, [sp, #8]
 802d824:	68bb      	ldr	r3, [r7, #8]
 802d826:	9301      	str	r3, [sp, #4]
 802d828:	2301      	movs	r3, #1
 802d82a:	9300      	str	r3, [sp, #0]
 802d82c:	2302      	movs	r3, #2
 802d82e:	2201      	movs	r2, #1
 802d830:	68f8      	ldr	r0, [r7, #12]
 802d832:	f000 fac6 	bl	802ddc2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 802d836:	2300      	movs	r3, #0
}
 802d838:	4618      	mov	r0, r3
 802d83a:	3710      	adds	r7, #16
 802d83c:	46bd      	mov	sp, r7
 802d83e:	bd80      	pop	{r7, pc}

0802d840 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 802d840:	b580      	push	{r7, lr}
 802d842:	b086      	sub	sp, #24
 802d844:	af04      	add	r7, sp, #16
 802d846:	6078      	str	r0, [r7, #4]
 802d848:	4608      	mov	r0, r1
 802d84a:	4611      	mov	r1, r2
 802d84c:	461a      	mov	r2, r3
 802d84e:	4603      	mov	r3, r0
 802d850:	70fb      	strb	r3, [r7, #3]
 802d852:	460b      	mov	r3, r1
 802d854:	70bb      	strb	r3, [r7, #2]
 802d856:	4613      	mov	r3, r2
 802d858:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 802d85a:	7878      	ldrb	r0, [r7, #1]
 802d85c:	78ba      	ldrb	r2, [r7, #2]
 802d85e:	78f9      	ldrb	r1, [r7, #3]
 802d860:	8b3b      	ldrh	r3, [r7, #24]
 802d862:	9302      	str	r3, [sp, #8]
 802d864:	7d3b      	ldrb	r3, [r7, #20]
 802d866:	9301      	str	r3, [sp, #4]
 802d868:	7c3b      	ldrb	r3, [r7, #16]
 802d86a:	9300      	str	r3, [sp, #0]
 802d86c:	4603      	mov	r3, r0
 802d86e:	6878      	ldr	r0, [r7, #4]
 802d870:	f000 fa59 	bl	802dd26 <USBH_LL_OpenPipe>

  return USBH_OK;
 802d874:	2300      	movs	r3, #0
}
 802d876:	4618      	mov	r0, r3
 802d878:	3708      	adds	r7, #8
 802d87a:	46bd      	mov	sp, r7
 802d87c:	bd80      	pop	{r7, pc}

0802d87e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 802d87e:	b580      	push	{r7, lr}
 802d880:	b082      	sub	sp, #8
 802d882:	af00      	add	r7, sp, #0
 802d884:	6078      	str	r0, [r7, #4]
 802d886:	460b      	mov	r3, r1
 802d888:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 802d88a:	78fb      	ldrb	r3, [r7, #3]
 802d88c:	4619      	mov	r1, r3
 802d88e:	6878      	ldr	r0, [r7, #4]
 802d890:	f000 fa78 	bl	802dd84 <USBH_LL_ClosePipe>

  return USBH_OK;
 802d894:	2300      	movs	r3, #0
}
 802d896:	4618      	mov	r0, r3
 802d898:	3708      	adds	r7, #8
 802d89a:	46bd      	mov	sp, r7
 802d89c:	bd80      	pop	{r7, pc}

0802d89e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 802d89e:	b580      	push	{r7, lr}
 802d8a0:	b084      	sub	sp, #16
 802d8a2:	af00      	add	r7, sp, #0
 802d8a4:	6078      	str	r0, [r7, #4]
 802d8a6:	460b      	mov	r3, r1
 802d8a8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 802d8aa:	6878      	ldr	r0, [r7, #4]
 802d8ac:	f000 f836 	bl	802d91c <USBH_GetFreePipe>
 802d8b0:	4603      	mov	r3, r0
 802d8b2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 802d8b4:	89fb      	ldrh	r3, [r7, #14]
 802d8b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802d8ba:	4293      	cmp	r3, r2
 802d8bc:	d00a      	beq.n	802d8d4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 802d8be:	78fa      	ldrb	r2, [r7, #3]
 802d8c0:	89fb      	ldrh	r3, [r7, #14]
 802d8c2:	f003 030f 	and.w	r3, r3, #15
 802d8c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802d8ca:	6879      	ldr	r1, [r7, #4]
 802d8cc:	33e0      	adds	r3, #224	; 0xe0
 802d8ce:	009b      	lsls	r3, r3, #2
 802d8d0:	440b      	add	r3, r1
 802d8d2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 802d8d4:	89fb      	ldrh	r3, [r7, #14]
 802d8d6:	b2db      	uxtb	r3, r3
}
 802d8d8:	4618      	mov	r0, r3
 802d8da:	3710      	adds	r7, #16
 802d8dc:	46bd      	mov	sp, r7
 802d8de:	bd80      	pop	{r7, pc}

0802d8e0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 802d8e0:	b480      	push	{r7}
 802d8e2:	b083      	sub	sp, #12
 802d8e4:	af00      	add	r7, sp, #0
 802d8e6:	6078      	str	r0, [r7, #4]
 802d8e8:	460b      	mov	r3, r1
 802d8ea:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 802d8ec:	78fb      	ldrb	r3, [r7, #3]
 802d8ee:	2b0f      	cmp	r3, #15
 802d8f0:	d80d      	bhi.n	802d90e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 802d8f2:	78fb      	ldrb	r3, [r7, #3]
 802d8f4:	687a      	ldr	r2, [r7, #4]
 802d8f6:	33e0      	adds	r3, #224	; 0xe0
 802d8f8:	009b      	lsls	r3, r3, #2
 802d8fa:	4413      	add	r3, r2
 802d8fc:	685a      	ldr	r2, [r3, #4]
 802d8fe:	78fb      	ldrb	r3, [r7, #3]
 802d900:	f3c2 020e 	ubfx	r2, r2, #0, #15
 802d904:	6879      	ldr	r1, [r7, #4]
 802d906:	33e0      	adds	r3, #224	; 0xe0
 802d908:	009b      	lsls	r3, r3, #2
 802d90a:	440b      	add	r3, r1
 802d90c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 802d90e:	2300      	movs	r3, #0
}
 802d910:	4618      	mov	r0, r3
 802d912:	370c      	adds	r7, #12
 802d914:	46bd      	mov	sp, r7
 802d916:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d91a:	4770      	bx	lr

0802d91c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 802d91c:	b480      	push	{r7}
 802d91e:	b085      	sub	sp, #20
 802d920:	af00      	add	r7, sp, #0
 802d922:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 802d924:	2300      	movs	r3, #0
 802d926:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 802d928:	2300      	movs	r3, #0
 802d92a:	73fb      	strb	r3, [r7, #15]
 802d92c:	e00f      	b.n	802d94e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 802d92e:	7bfb      	ldrb	r3, [r7, #15]
 802d930:	687a      	ldr	r2, [r7, #4]
 802d932:	33e0      	adds	r3, #224	; 0xe0
 802d934:	009b      	lsls	r3, r3, #2
 802d936:	4413      	add	r3, r2
 802d938:	685b      	ldr	r3, [r3, #4]
 802d93a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802d93e:	2b00      	cmp	r3, #0
 802d940:	d102      	bne.n	802d948 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 802d942:	7bfb      	ldrb	r3, [r7, #15]
 802d944:	b29b      	uxth	r3, r3
 802d946:	e007      	b.n	802d958 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 802d948:	7bfb      	ldrb	r3, [r7, #15]
 802d94a:	3301      	adds	r3, #1
 802d94c:	73fb      	strb	r3, [r7, #15]
 802d94e:	7bfb      	ldrb	r3, [r7, #15]
 802d950:	2b0f      	cmp	r3, #15
 802d952:	d9ec      	bls.n	802d92e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 802d954:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 802d958:	4618      	mov	r0, r3
 802d95a:	3714      	adds	r7, #20
 802d95c:	46bd      	mov	sp, r7
 802d95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d962:	4770      	bx	lr

0802d964 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 802d964:	b580      	push	{r7, lr}
 802d966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 802d968:	2200      	movs	r2, #0
 802d96a:	490e      	ldr	r1, [pc, #56]	; (802d9a4 <MX_USB_HOST_Init+0x40>)
 802d96c:	480e      	ldr	r0, [pc, #56]	; (802d9a8 <MX_USB_HOST_Init+0x44>)
 802d96e:	f7fe fba7 	bl	802c0c0 <USBH_Init>
 802d972:	4603      	mov	r3, r0
 802d974:	2b00      	cmp	r3, #0
 802d976:	d001      	beq.n	802d97c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 802d978:	f7f3 fa82 	bl	8020e80 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 802d97c:	490b      	ldr	r1, [pc, #44]	; (802d9ac <MX_USB_HOST_Init+0x48>)
 802d97e:	480a      	ldr	r0, [pc, #40]	; (802d9a8 <MX_USB_HOST_Init+0x44>)
 802d980:	f7fe fc2c 	bl	802c1dc <USBH_RegisterClass>
 802d984:	4603      	mov	r3, r0
 802d986:	2b00      	cmp	r3, #0
 802d988:	d001      	beq.n	802d98e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 802d98a:	f7f3 fa79 	bl	8020e80 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 802d98e:	4806      	ldr	r0, [pc, #24]	; (802d9a8 <MX_USB_HOST_Init+0x44>)
 802d990:	f7fe fcb0 	bl	802c2f4 <USBH_Start>
 802d994:	4603      	mov	r3, r0
 802d996:	2b00      	cmp	r3, #0
 802d998:	d001      	beq.n	802d99e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 802d99a:	f7f3 fa71 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 802d99e:	bf00      	nop
 802d9a0:	bd80      	pop	{r7, pc}
 802d9a2:	bf00      	nop
 802d9a4:	0802d9c5 	.word	0x0802d9c5
 802d9a8:	20000b14 	.word	0x20000b14
 802d9ac:	20000060 	.word	0x20000060

0802d9b0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 802d9b0:	b580      	push	{r7, lr}
 802d9b2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 802d9b4:	4802      	ldr	r0, [pc, #8]	; (802d9c0 <MX_USB_HOST_Process+0x10>)
 802d9b6:	f7fe fcad 	bl	802c314 <USBH_Process>
}
 802d9ba:	bf00      	nop
 802d9bc:	bd80      	pop	{r7, pc}
 802d9be:	bf00      	nop
 802d9c0:	20000b14 	.word	0x20000b14

0802d9c4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 802d9c4:	b480      	push	{r7}
 802d9c6:	b083      	sub	sp, #12
 802d9c8:	af00      	add	r7, sp, #0
 802d9ca:	6078      	str	r0, [r7, #4]
 802d9cc:	460b      	mov	r3, r1
 802d9ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 802d9d0:	78fb      	ldrb	r3, [r7, #3]
 802d9d2:	3b01      	subs	r3, #1
 802d9d4:	2b04      	cmp	r3, #4
 802d9d6:	d819      	bhi.n	802da0c <USBH_UserProcess+0x48>
 802d9d8:	a201      	add	r2, pc, #4	; (adr r2, 802d9e0 <USBH_UserProcess+0x1c>)
 802d9da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d9de:	bf00      	nop
 802d9e0:	0802da0d 	.word	0x0802da0d
 802d9e4:	0802d9fd 	.word	0x0802d9fd
 802d9e8:	0802da0d 	.word	0x0802da0d
 802d9ec:	0802da05 	.word	0x0802da05
 802d9f0:	0802d9f5 	.word	0x0802d9f5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 802d9f4:	4b09      	ldr	r3, [pc, #36]	; (802da1c <USBH_UserProcess+0x58>)
 802d9f6:	2203      	movs	r2, #3
 802d9f8:	701a      	strb	r2, [r3, #0]
  break;
 802d9fa:	e008      	b.n	802da0e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 802d9fc:	4b07      	ldr	r3, [pc, #28]	; (802da1c <USBH_UserProcess+0x58>)
 802d9fe:	2202      	movs	r2, #2
 802da00:	701a      	strb	r2, [r3, #0]
  break;
 802da02:	e004      	b.n	802da0e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 802da04:	4b05      	ldr	r3, [pc, #20]	; (802da1c <USBH_UserProcess+0x58>)
 802da06:	2201      	movs	r2, #1
 802da08:	701a      	strb	r2, [r3, #0]
  break;
 802da0a:	e000      	b.n	802da0e <USBH_UserProcess+0x4a>

  default:
  break;
 802da0c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 802da0e:	bf00      	nop
 802da10:	370c      	adds	r7, #12
 802da12:	46bd      	mov	sp, r7
 802da14:	f85d 7b04 	ldr.w	r7, [sp], #4
 802da18:	4770      	bx	lr
 802da1a:	bf00      	nop
 802da1c:	20000eec 	.word	0x20000eec

0802da20 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 802da20:	b580      	push	{r7, lr}
 802da22:	b08a      	sub	sp, #40	; 0x28
 802da24:	af00      	add	r7, sp, #0
 802da26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802da28:	f107 0314 	add.w	r3, r7, #20
 802da2c:	2200      	movs	r2, #0
 802da2e:	601a      	str	r2, [r3, #0]
 802da30:	605a      	str	r2, [r3, #4]
 802da32:	609a      	str	r2, [r3, #8]
 802da34:	60da      	str	r2, [r3, #12]
 802da36:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 802da38:	687b      	ldr	r3, [r7, #4]
 802da3a:	681b      	ldr	r3, [r3, #0]
 802da3c:	4a24      	ldr	r2, [pc, #144]	; (802dad0 <HAL_HCD_MspInit+0xb0>)
 802da3e:	4293      	cmp	r3, r2
 802da40:	d141      	bne.n	802dac6 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 802da42:	2300      	movs	r3, #0
 802da44:	613b      	str	r3, [r7, #16]
 802da46:	4b23      	ldr	r3, [pc, #140]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802da48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802da4a:	4a22      	ldr	r2, [pc, #136]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802da4c:	f043 0302 	orr.w	r3, r3, #2
 802da50:	6313      	str	r3, [r2, #48]	; 0x30
 802da52:	4b20      	ldr	r3, [pc, #128]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802da54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802da56:	f003 0302 	and.w	r3, r3, #2
 802da5a:	613b      	str	r3, [r7, #16]
 802da5c:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 802da5e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 802da62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802da64:	2302      	movs	r3, #2
 802da66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802da68:	2300      	movs	r3, #0
 802da6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802da6c:	2300      	movs	r3, #0
 802da6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 802da70:	230c      	movs	r3, #12
 802da72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802da74:	f107 0314 	add.w	r3, r7, #20
 802da78:	4619      	mov	r1, r3
 802da7a:	4817      	ldr	r0, [pc, #92]	; (802dad8 <HAL_HCD_MspInit+0xb8>)
 802da7c:	f7f6 ffcc 	bl	8024a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 802da80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 802da84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802da86:	2300      	movs	r3, #0
 802da88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802da8a:	2300      	movs	r3, #0
 802da8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 802da8e:	f107 0314 	add.w	r3, r7, #20
 802da92:	4619      	mov	r1, r3
 802da94:	4810      	ldr	r0, [pc, #64]	; (802dad8 <HAL_HCD_MspInit+0xb8>)
 802da96:	f7f6 ffbf 	bl	8024a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 802da9a:	2300      	movs	r3, #0
 802da9c:	60fb      	str	r3, [r7, #12]
 802da9e:	4b0d      	ldr	r3, [pc, #52]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802daa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802daa2:	4a0c      	ldr	r2, [pc, #48]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802daa4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802daa8:	6313      	str	r3, [r2, #48]	; 0x30
 802daaa:	4b0a      	ldr	r3, [pc, #40]	; (802dad4 <HAL_HCD_MspInit+0xb4>)
 802daac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802daae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 802dab2:	60fb      	str	r3, [r7, #12]
 802dab4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 802dab6:	2200      	movs	r2, #0
 802dab8:	2100      	movs	r1, #0
 802daba:	204d      	movs	r0, #77	; 0x4d
 802dabc:	f7f5 fe6f 	bl	802379e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 802dac0:	204d      	movs	r0, #77	; 0x4d
 802dac2:	f7f5 fe88 	bl	80237d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 802dac6:	bf00      	nop
 802dac8:	3728      	adds	r7, #40	; 0x28
 802daca:	46bd      	mov	sp, r7
 802dacc:	bd80      	pop	{r7, pc}
 802dace:	bf00      	nop
 802dad0:	40040000 	.word	0x40040000
 802dad4:	40023800 	.word	0x40023800
 802dad8:	40020400 	.word	0x40020400

0802dadc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 802dadc:	b580      	push	{r7, lr}
 802dade:	b082      	sub	sp, #8
 802dae0:	af00      	add	r7, sp, #0
 802dae2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 802dae4:	687b      	ldr	r3, [r7, #4]
 802dae6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802daea:	4618      	mov	r0, r3
 802daec:	f7fe fff1 	bl	802cad2 <USBH_LL_IncTimer>
}
 802daf0:	bf00      	nop
 802daf2:	3708      	adds	r7, #8
 802daf4:	46bd      	mov	sp, r7
 802daf6:	bd80      	pop	{r7, pc}

0802daf8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 802daf8:	b580      	push	{r7, lr}
 802dafa:	b082      	sub	sp, #8
 802dafc:	af00      	add	r7, sp, #0
 802dafe:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 802db00:	687b      	ldr	r3, [r7, #4]
 802db02:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802db06:	4618      	mov	r0, r3
 802db08:	f7ff f829 	bl	802cb5e <USBH_LL_Connect>
}
 802db0c:	bf00      	nop
 802db0e:	3708      	adds	r7, #8
 802db10:	46bd      	mov	sp, r7
 802db12:	bd80      	pop	{r7, pc}

0802db14 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 802db14:	b580      	push	{r7, lr}
 802db16:	b082      	sub	sp, #8
 802db18:	af00      	add	r7, sp, #0
 802db1a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 802db1c:	687b      	ldr	r3, [r7, #4]
 802db1e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802db22:	4618      	mov	r0, r3
 802db24:	f7ff f832 	bl	802cb8c <USBH_LL_Disconnect>
}
 802db28:	bf00      	nop
 802db2a:	3708      	adds	r7, #8
 802db2c:	46bd      	mov	sp, r7
 802db2e:	bd80      	pop	{r7, pc}

0802db30 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 802db30:	b480      	push	{r7}
 802db32:	b083      	sub	sp, #12
 802db34:	af00      	add	r7, sp, #0
 802db36:	6078      	str	r0, [r7, #4]
 802db38:	460b      	mov	r3, r1
 802db3a:	70fb      	strb	r3, [r7, #3]
 802db3c:	4613      	mov	r3, r2
 802db3e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 802db40:	bf00      	nop
 802db42:	370c      	adds	r7, #12
 802db44:	46bd      	mov	sp, r7
 802db46:	f85d 7b04 	ldr.w	r7, [sp], #4
 802db4a:	4770      	bx	lr

0802db4c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 802db4c:	b580      	push	{r7, lr}
 802db4e:	b082      	sub	sp, #8
 802db50:	af00      	add	r7, sp, #0
 802db52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 802db54:	687b      	ldr	r3, [r7, #4]
 802db56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802db5a:	4618      	mov	r0, r3
 802db5c:	f7fe ffe3 	bl	802cb26 <USBH_LL_PortEnabled>
}
 802db60:	bf00      	nop
 802db62:	3708      	adds	r7, #8
 802db64:	46bd      	mov	sp, r7
 802db66:	bd80      	pop	{r7, pc}

0802db68 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 802db68:	b580      	push	{r7, lr}
 802db6a:	b082      	sub	sp, #8
 802db6c:	af00      	add	r7, sp, #0
 802db6e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 802db70:	687b      	ldr	r3, [r7, #4]
 802db72:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802db76:	4618      	mov	r0, r3
 802db78:	f7fe ffe3 	bl	802cb42 <USBH_LL_PortDisabled>
}
 802db7c:	bf00      	nop
 802db7e:	3708      	adds	r7, #8
 802db80:	46bd      	mov	sp, r7
 802db82:	bd80      	pop	{r7, pc}

0802db84 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 802db84:	b580      	push	{r7, lr}
 802db86:	b082      	sub	sp, #8
 802db88:	af00      	add	r7, sp, #0
 802db8a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 802db8c:	687b      	ldr	r3, [r7, #4]
 802db8e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 802db92:	2b00      	cmp	r3, #0
 802db94:	d132      	bne.n	802dbfc <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 802db96:	4a1c      	ldr	r2, [pc, #112]	; (802dc08 <USBH_LL_Init+0x84>)
 802db98:	687b      	ldr	r3, [r7, #4]
 802db9a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 802db9e:	687b      	ldr	r3, [r7, #4]
 802dba0:	4a19      	ldr	r2, [pc, #100]	; (802dc08 <USBH_LL_Init+0x84>)
 802dba2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 802dba6:	4b18      	ldr	r3, [pc, #96]	; (802dc08 <USBH_LL_Init+0x84>)
 802dba8:	4a18      	ldr	r2, [pc, #96]	; (802dc0c <USBH_LL_Init+0x88>)
 802dbaa:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 802dbac:	4b16      	ldr	r3, [pc, #88]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbae:	220c      	movs	r2, #12
 802dbb0:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 802dbb2:	4b15      	ldr	r3, [pc, #84]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbb4:	2201      	movs	r2, #1
 802dbb6:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 802dbb8:	4b13      	ldr	r3, [pc, #76]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbba:	2200      	movs	r2, #0
 802dbbc:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 802dbbe:	4b12      	ldr	r3, [pc, #72]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbc0:	2202      	movs	r2, #2
 802dbc2:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 802dbc4:	4b10      	ldr	r3, [pc, #64]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbc6:	2200      	movs	r2, #0
 802dbc8:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 802dbca:	4b0f      	ldr	r3, [pc, #60]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbcc:	2200      	movs	r2, #0
 802dbce:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 802dbd0:	4b0d      	ldr	r3, [pc, #52]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbd2:	2200      	movs	r2, #0
 802dbd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 802dbd6:	4b0c      	ldr	r3, [pc, #48]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbd8:	2200      	movs	r2, #0
 802dbda:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 802dbdc:	480a      	ldr	r0, [pc, #40]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbde:	f7f7 fa05 	bl	8024fec <HAL_HCD_Init>
 802dbe2:	4603      	mov	r3, r0
 802dbe4:	2b00      	cmp	r3, #0
 802dbe6:	d001      	beq.n	802dbec <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 802dbe8:	f7f3 f94a 	bl	8020e80 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 802dbec:	4806      	ldr	r0, [pc, #24]	; (802dc08 <USBH_LL_Init+0x84>)
 802dbee:	f7f7 fde8 	bl	80257c2 <HAL_HCD_GetCurrentFrame>
 802dbf2:	4603      	mov	r3, r0
 802dbf4:	4619      	mov	r1, r3
 802dbf6:	6878      	ldr	r0, [r7, #4]
 802dbf8:	f7fe ff5c 	bl	802cab4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 802dbfc:	2300      	movs	r3, #0
}
 802dbfe:	4618      	mov	r0, r3
 802dc00:	3708      	adds	r7, #8
 802dc02:	46bd      	mov	sp, r7
 802dc04:	bd80      	pop	{r7, pc}
 802dc06:	bf00      	nop
 802dc08:	20000ef0 	.word	0x20000ef0
 802dc0c:	40040000 	.word	0x40040000

0802dc10 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 802dc10:	b580      	push	{r7, lr}
 802dc12:	b084      	sub	sp, #16
 802dc14:	af00      	add	r7, sp, #0
 802dc16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dc18:	2300      	movs	r3, #0
 802dc1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dc1c:	2300      	movs	r3, #0
 802dc1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 802dc20:	687b      	ldr	r3, [r7, #4]
 802dc22:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dc26:	4618      	mov	r0, r3
 802dc28:	f7f7 fd55 	bl	80256d6 <HAL_HCD_Start>
 802dc2c:	4603      	mov	r3, r0
 802dc2e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802dc30:	7bfb      	ldrb	r3, [r7, #15]
 802dc32:	4618      	mov	r0, r3
 802dc34:	f000 f95c 	bl	802def0 <USBH_Get_USB_Status>
 802dc38:	4603      	mov	r3, r0
 802dc3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802dc3c:	7bbb      	ldrb	r3, [r7, #14]
}
 802dc3e:	4618      	mov	r0, r3
 802dc40:	3710      	adds	r7, #16
 802dc42:	46bd      	mov	sp, r7
 802dc44:	bd80      	pop	{r7, pc}

0802dc46 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 802dc46:	b580      	push	{r7, lr}
 802dc48:	b084      	sub	sp, #16
 802dc4a:	af00      	add	r7, sp, #0
 802dc4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dc4e:	2300      	movs	r3, #0
 802dc50:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dc52:	2300      	movs	r3, #0
 802dc54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 802dc56:	687b      	ldr	r3, [r7, #4]
 802dc58:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dc5c:	4618      	mov	r0, r3
 802dc5e:	f7f7 fd5d 	bl	802571c <HAL_HCD_Stop>
 802dc62:	4603      	mov	r3, r0
 802dc64:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802dc66:	7bfb      	ldrb	r3, [r7, #15]
 802dc68:	4618      	mov	r0, r3
 802dc6a:	f000 f941 	bl	802def0 <USBH_Get_USB_Status>
 802dc6e:	4603      	mov	r3, r0
 802dc70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802dc72:	7bbb      	ldrb	r3, [r7, #14]
}
 802dc74:	4618      	mov	r0, r3
 802dc76:	3710      	adds	r7, #16
 802dc78:	46bd      	mov	sp, r7
 802dc7a:	bd80      	pop	{r7, pc}

0802dc7c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 802dc7c:	b580      	push	{r7, lr}
 802dc7e:	b084      	sub	sp, #16
 802dc80:	af00      	add	r7, sp, #0
 802dc82:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 802dc84:	2301      	movs	r3, #1
 802dc86:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 802dc88:	687b      	ldr	r3, [r7, #4]
 802dc8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dc8e:	4618      	mov	r0, r3
 802dc90:	f7f7 fda5 	bl	80257de <HAL_HCD_GetCurrentSpeed>
 802dc94:	4603      	mov	r3, r0
 802dc96:	2b02      	cmp	r3, #2
 802dc98:	d00c      	beq.n	802dcb4 <USBH_LL_GetSpeed+0x38>
 802dc9a:	2b02      	cmp	r3, #2
 802dc9c:	d80d      	bhi.n	802dcba <USBH_LL_GetSpeed+0x3e>
 802dc9e:	2b00      	cmp	r3, #0
 802dca0:	d002      	beq.n	802dca8 <USBH_LL_GetSpeed+0x2c>
 802dca2:	2b01      	cmp	r3, #1
 802dca4:	d003      	beq.n	802dcae <USBH_LL_GetSpeed+0x32>
 802dca6:	e008      	b.n	802dcba <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 802dca8:	2300      	movs	r3, #0
 802dcaa:	73fb      	strb	r3, [r7, #15]
    break;
 802dcac:	e008      	b.n	802dcc0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 802dcae:	2301      	movs	r3, #1
 802dcb0:	73fb      	strb	r3, [r7, #15]
    break;
 802dcb2:	e005      	b.n	802dcc0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 802dcb4:	2302      	movs	r3, #2
 802dcb6:	73fb      	strb	r3, [r7, #15]
    break;
 802dcb8:	e002      	b.n	802dcc0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 802dcba:	2301      	movs	r3, #1
 802dcbc:	73fb      	strb	r3, [r7, #15]
    break;
 802dcbe:	bf00      	nop
  }
  return  speed;
 802dcc0:	7bfb      	ldrb	r3, [r7, #15]
}
 802dcc2:	4618      	mov	r0, r3
 802dcc4:	3710      	adds	r7, #16
 802dcc6:	46bd      	mov	sp, r7
 802dcc8:	bd80      	pop	{r7, pc}

0802dcca <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 802dcca:	b580      	push	{r7, lr}
 802dccc:	b084      	sub	sp, #16
 802dcce:	af00      	add	r7, sp, #0
 802dcd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dcd2:	2300      	movs	r3, #0
 802dcd4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dcd6:	2300      	movs	r3, #0
 802dcd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 802dcda:	687b      	ldr	r3, [r7, #4]
 802dcdc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dce0:	4618      	mov	r0, r3
 802dce2:	f7f7 fd38 	bl	8025756 <HAL_HCD_ResetPort>
 802dce6:	4603      	mov	r3, r0
 802dce8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802dcea:	7bfb      	ldrb	r3, [r7, #15]
 802dcec:	4618      	mov	r0, r3
 802dcee:	f000 f8ff 	bl	802def0 <USBH_Get_USB_Status>
 802dcf2:	4603      	mov	r3, r0
 802dcf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802dcf6:	7bbb      	ldrb	r3, [r7, #14]
}
 802dcf8:	4618      	mov	r0, r3
 802dcfa:	3710      	adds	r7, #16
 802dcfc:	46bd      	mov	sp, r7
 802dcfe:	bd80      	pop	{r7, pc}

0802dd00 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802dd00:	b580      	push	{r7, lr}
 802dd02:	b082      	sub	sp, #8
 802dd04:	af00      	add	r7, sp, #0
 802dd06:	6078      	str	r0, [r7, #4]
 802dd08:	460b      	mov	r3, r1
 802dd0a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 802dd0c:	687b      	ldr	r3, [r7, #4]
 802dd0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dd12:	78fa      	ldrb	r2, [r7, #3]
 802dd14:	4611      	mov	r1, r2
 802dd16:	4618      	mov	r0, r3
 802dd18:	f7f7 fd3f 	bl	802579a <HAL_HCD_HC_GetXferCount>
 802dd1c:	4603      	mov	r3, r0
}
 802dd1e:	4618      	mov	r0, r3
 802dd20:	3708      	adds	r7, #8
 802dd22:	46bd      	mov	sp, r7
 802dd24:	bd80      	pop	{r7, pc}

0802dd26 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 802dd26:	b590      	push	{r4, r7, lr}
 802dd28:	b089      	sub	sp, #36	; 0x24
 802dd2a:	af04      	add	r7, sp, #16
 802dd2c:	6078      	str	r0, [r7, #4]
 802dd2e:	4608      	mov	r0, r1
 802dd30:	4611      	mov	r1, r2
 802dd32:	461a      	mov	r2, r3
 802dd34:	4603      	mov	r3, r0
 802dd36:	70fb      	strb	r3, [r7, #3]
 802dd38:	460b      	mov	r3, r1
 802dd3a:	70bb      	strb	r3, [r7, #2]
 802dd3c:	4613      	mov	r3, r2
 802dd3e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dd40:	2300      	movs	r3, #0
 802dd42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dd44:	2300      	movs	r3, #0
 802dd46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 802dd48:	687b      	ldr	r3, [r7, #4]
 802dd4a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 802dd4e:	787c      	ldrb	r4, [r7, #1]
 802dd50:	78ba      	ldrb	r2, [r7, #2]
 802dd52:	78f9      	ldrb	r1, [r7, #3]
 802dd54:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802dd56:	9302      	str	r3, [sp, #8]
 802dd58:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802dd5c:	9301      	str	r3, [sp, #4]
 802dd5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 802dd62:	9300      	str	r3, [sp, #0]
 802dd64:	4623      	mov	r3, r4
 802dd66:	f7f7 f9a3 	bl	80250b0 <HAL_HCD_HC_Init>
 802dd6a:	4603      	mov	r3, r0
 802dd6c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 802dd6e:	7bfb      	ldrb	r3, [r7, #15]
 802dd70:	4618      	mov	r0, r3
 802dd72:	f000 f8bd 	bl	802def0 <USBH_Get_USB_Status>
 802dd76:	4603      	mov	r3, r0
 802dd78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802dd7a:	7bbb      	ldrb	r3, [r7, #14]
}
 802dd7c:	4618      	mov	r0, r3
 802dd7e:	3714      	adds	r7, #20
 802dd80:	46bd      	mov	sp, r7
 802dd82:	bd90      	pop	{r4, r7, pc}

0802dd84 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802dd84:	b580      	push	{r7, lr}
 802dd86:	b084      	sub	sp, #16
 802dd88:	af00      	add	r7, sp, #0
 802dd8a:	6078      	str	r0, [r7, #4]
 802dd8c:	460b      	mov	r3, r1
 802dd8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dd90:	2300      	movs	r3, #0
 802dd92:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dd94:	2300      	movs	r3, #0
 802dd96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 802dd98:	687b      	ldr	r3, [r7, #4]
 802dd9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802dd9e:	78fa      	ldrb	r2, [r7, #3]
 802dda0:	4611      	mov	r1, r2
 802dda2:	4618      	mov	r0, r3
 802dda4:	f7f7 fa13 	bl	80251ce <HAL_HCD_HC_Halt>
 802dda8:	4603      	mov	r3, r0
 802ddaa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802ddac:	7bfb      	ldrb	r3, [r7, #15]
 802ddae:	4618      	mov	r0, r3
 802ddb0:	f000 f89e 	bl	802def0 <USBH_Get_USB_Status>
 802ddb4:	4603      	mov	r3, r0
 802ddb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802ddb8:	7bbb      	ldrb	r3, [r7, #14]
}
 802ddba:	4618      	mov	r0, r3
 802ddbc:	3710      	adds	r7, #16
 802ddbe:	46bd      	mov	sp, r7
 802ddc0:	bd80      	pop	{r7, pc}

0802ddc2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 802ddc2:	b590      	push	{r4, r7, lr}
 802ddc4:	b089      	sub	sp, #36	; 0x24
 802ddc6:	af04      	add	r7, sp, #16
 802ddc8:	6078      	str	r0, [r7, #4]
 802ddca:	4608      	mov	r0, r1
 802ddcc:	4611      	mov	r1, r2
 802ddce:	461a      	mov	r2, r3
 802ddd0:	4603      	mov	r3, r0
 802ddd2:	70fb      	strb	r3, [r7, #3]
 802ddd4:	460b      	mov	r3, r1
 802ddd6:	70bb      	strb	r3, [r7, #2]
 802ddd8:	4613      	mov	r3, r2
 802ddda:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802dddc:	2300      	movs	r3, #0
 802ddde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802dde0:	2300      	movs	r3, #0
 802dde2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 802dde4:	687b      	ldr	r3, [r7, #4]
 802dde6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 802ddea:	787c      	ldrb	r4, [r7, #1]
 802ddec:	78ba      	ldrb	r2, [r7, #2]
 802ddee:	78f9      	ldrb	r1, [r7, #3]
 802ddf0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802ddf4:	9303      	str	r3, [sp, #12]
 802ddf6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802ddf8:	9302      	str	r3, [sp, #8]
 802ddfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ddfc:	9301      	str	r3, [sp, #4]
 802ddfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 802de02:	9300      	str	r3, [sp, #0]
 802de04:	4623      	mov	r3, r4
 802de06:	f7f7 fa05 	bl	8025214 <HAL_HCD_HC_SubmitRequest>
 802de0a:	4603      	mov	r3, r0
 802de0c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 802de0e:	7bfb      	ldrb	r3, [r7, #15]
 802de10:	4618      	mov	r0, r3
 802de12:	f000 f86d 	bl	802def0 <USBH_Get_USB_Status>
 802de16:	4603      	mov	r3, r0
 802de18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802de1a:	7bbb      	ldrb	r3, [r7, #14]
}
 802de1c:	4618      	mov	r0, r3
 802de1e:	3714      	adds	r7, #20
 802de20:	46bd      	mov	sp, r7
 802de22:	bd90      	pop	{r4, r7, pc}

0802de24 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802de24:	b580      	push	{r7, lr}
 802de26:	b082      	sub	sp, #8
 802de28:	af00      	add	r7, sp, #0
 802de2a:	6078      	str	r0, [r7, #4]
 802de2c:	460b      	mov	r3, r1
 802de2e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 802de30:	687b      	ldr	r3, [r7, #4]
 802de32:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802de36:	78fa      	ldrb	r2, [r7, #3]
 802de38:	4611      	mov	r1, r2
 802de3a:	4618      	mov	r0, r3
 802de3c:	f7f7 fc99 	bl	8025772 <HAL_HCD_HC_GetURBState>
 802de40:	4603      	mov	r3, r0
}
 802de42:	4618      	mov	r0, r3
 802de44:	3708      	adds	r7, #8
 802de46:	46bd      	mov	sp, r7
 802de48:	bd80      	pop	{r7, pc}

0802de4a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 802de4a:	b580      	push	{r7, lr}
 802de4c:	b082      	sub	sp, #8
 802de4e:	af00      	add	r7, sp, #0
 802de50:	6078      	str	r0, [r7, #4]
 802de52:	460b      	mov	r3, r1
 802de54:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 802de56:	687b      	ldr	r3, [r7, #4]
 802de58:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 802de5c:	2b00      	cmp	r3, #0
 802de5e:	d103      	bne.n	802de68 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 802de60:	78fb      	ldrb	r3, [r7, #3]
 802de62:	4618      	mov	r0, r3
 802de64:	f000 f870 	bl	802df48 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 802de68:	20c8      	movs	r0, #200	; 0xc8
 802de6a:	f7f5 fba5 	bl	80235b8 <HAL_Delay>
  return USBH_OK;
 802de6e:	2300      	movs	r3, #0
}
 802de70:	4618      	mov	r0, r3
 802de72:	3708      	adds	r7, #8
 802de74:	46bd      	mov	sp, r7
 802de76:	bd80      	pop	{r7, pc}

0802de78 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 802de78:	b480      	push	{r7}
 802de7a:	b085      	sub	sp, #20
 802de7c:	af00      	add	r7, sp, #0
 802de7e:	6078      	str	r0, [r7, #4]
 802de80:	460b      	mov	r3, r1
 802de82:	70fb      	strb	r3, [r7, #3]
 802de84:	4613      	mov	r3, r2
 802de86:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 802de88:	687b      	ldr	r3, [r7, #4]
 802de8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802de8e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 802de90:	78fb      	ldrb	r3, [r7, #3]
 802de92:	68fa      	ldr	r2, [r7, #12]
 802de94:	212c      	movs	r1, #44	; 0x2c
 802de96:	fb01 f303 	mul.w	r3, r1, r3
 802de9a:	4413      	add	r3, r2
 802de9c:	333b      	adds	r3, #59	; 0x3b
 802de9e:	781b      	ldrb	r3, [r3, #0]
 802dea0:	2b00      	cmp	r3, #0
 802dea2:	d009      	beq.n	802deb8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 802dea4:	78fb      	ldrb	r3, [r7, #3]
 802dea6:	68fa      	ldr	r2, [r7, #12]
 802dea8:	212c      	movs	r1, #44	; 0x2c
 802deaa:	fb01 f303 	mul.w	r3, r1, r3
 802deae:	4413      	add	r3, r2
 802deb0:	3354      	adds	r3, #84	; 0x54
 802deb2:	78ba      	ldrb	r2, [r7, #2]
 802deb4:	701a      	strb	r2, [r3, #0]
 802deb6:	e008      	b.n	802deca <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 802deb8:	78fb      	ldrb	r3, [r7, #3]
 802deba:	68fa      	ldr	r2, [r7, #12]
 802debc:	212c      	movs	r1, #44	; 0x2c
 802debe:	fb01 f303 	mul.w	r3, r1, r3
 802dec2:	4413      	add	r3, r2
 802dec4:	3355      	adds	r3, #85	; 0x55
 802dec6:	78ba      	ldrb	r2, [r7, #2]
 802dec8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 802deca:	2300      	movs	r3, #0
}
 802decc:	4618      	mov	r0, r3
 802dece:	3714      	adds	r7, #20
 802ded0:	46bd      	mov	sp, r7
 802ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ded6:	4770      	bx	lr

0802ded8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 802ded8:	b580      	push	{r7, lr}
 802deda:	b082      	sub	sp, #8
 802dedc:	af00      	add	r7, sp, #0
 802dede:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 802dee0:	6878      	ldr	r0, [r7, #4]
 802dee2:	f7f5 fb69 	bl	80235b8 <HAL_Delay>
}
 802dee6:	bf00      	nop
 802dee8:	3708      	adds	r7, #8
 802deea:	46bd      	mov	sp, r7
 802deec:	bd80      	pop	{r7, pc}
	...

0802def0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 802def0:	b480      	push	{r7}
 802def2:	b085      	sub	sp, #20
 802def4:	af00      	add	r7, sp, #0
 802def6:	4603      	mov	r3, r0
 802def8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802defa:	2300      	movs	r3, #0
 802defc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 802defe:	79fb      	ldrb	r3, [r7, #7]
 802df00:	2b03      	cmp	r3, #3
 802df02:	d817      	bhi.n	802df34 <USBH_Get_USB_Status+0x44>
 802df04:	a201      	add	r2, pc, #4	; (adr r2, 802df0c <USBH_Get_USB_Status+0x1c>)
 802df06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802df0a:	bf00      	nop
 802df0c:	0802df1d 	.word	0x0802df1d
 802df10:	0802df23 	.word	0x0802df23
 802df14:	0802df29 	.word	0x0802df29
 802df18:	0802df2f 	.word	0x0802df2f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 802df1c:	2300      	movs	r3, #0
 802df1e:	73fb      	strb	r3, [r7, #15]
    break;
 802df20:	e00b      	b.n	802df3a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 802df22:	2302      	movs	r3, #2
 802df24:	73fb      	strb	r3, [r7, #15]
    break;
 802df26:	e008      	b.n	802df3a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 802df28:	2301      	movs	r3, #1
 802df2a:	73fb      	strb	r3, [r7, #15]
    break;
 802df2c:	e005      	b.n	802df3a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 802df2e:	2302      	movs	r3, #2
 802df30:	73fb      	strb	r3, [r7, #15]
    break;
 802df32:	e002      	b.n	802df3a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 802df34:	2302      	movs	r3, #2
 802df36:	73fb      	strb	r3, [r7, #15]
    break;
 802df38:	bf00      	nop
  }
  return usb_status;
 802df3a:	7bfb      	ldrb	r3, [r7, #15]
}
 802df3c:	4618      	mov	r0, r3
 802df3e:	3714      	adds	r7, #20
 802df40:	46bd      	mov	sp, r7
 802df42:	f85d 7b04 	ldr.w	r7, [sp], #4
 802df46:	4770      	bx	lr

0802df48 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 802df48:	b580      	push	{r7, lr}
 802df4a:	b084      	sub	sp, #16
 802df4c:	af00      	add	r7, sp, #0
 802df4e:	4603      	mov	r3, r0
 802df50:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 802df52:	79fb      	ldrb	r3, [r7, #7]
 802df54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 802df56:	79fb      	ldrb	r3, [r7, #7]
 802df58:	2b00      	cmp	r3, #0
 802df5a:	d102      	bne.n	802df62 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 802df5c:	2301      	movs	r3, #1
 802df5e:	73fb      	strb	r3, [r7, #15]
 802df60:	e001      	b.n	802df66 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 802df62:	2300      	movs	r3, #0
 802df64:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 802df66:	7bfb      	ldrb	r3, [r7, #15]
 802df68:	461a      	mov	r2, r3
 802df6a:	2110      	movs	r1, #16
 802df6c:	4803      	ldr	r0, [pc, #12]	; (802df7c <MX_DriverVbusHS+0x34>)
 802df6e:	f7f7 f80b 	bl	8024f88 <HAL_GPIO_WritePin>
}
 802df72:	bf00      	nop
 802df74:	3710      	adds	r7, #16
 802df76:	46bd      	mov	sp, r7
 802df78:	bd80      	pop	{r7, pc}
 802df7a:	bf00      	nop
 802df7c:	40020800 	.word	0x40020800

0802df80 <__errno>:
 802df80:	4b01      	ldr	r3, [pc, #4]	; (802df88 <__errno+0x8>)
 802df82:	6818      	ldr	r0, [r3, #0]
 802df84:	4770      	bx	lr
 802df86:	bf00      	nop
 802df88:	20000080 	.word	0x20000080

0802df8c <__libc_init_array>:
 802df8c:	b570      	push	{r4, r5, r6, lr}
 802df8e:	4d0d      	ldr	r5, [pc, #52]	; (802dfc4 <__libc_init_array+0x38>)
 802df90:	4c0d      	ldr	r4, [pc, #52]	; (802dfc8 <__libc_init_array+0x3c>)
 802df92:	1b64      	subs	r4, r4, r5
 802df94:	10a4      	asrs	r4, r4, #2
 802df96:	2600      	movs	r6, #0
 802df98:	42a6      	cmp	r6, r4
 802df9a:	d109      	bne.n	802dfb0 <__libc_init_array+0x24>
 802df9c:	4d0b      	ldr	r5, [pc, #44]	; (802dfcc <__libc_init_array+0x40>)
 802df9e:	4c0c      	ldr	r4, [pc, #48]	; (802dfd0 <__libc_init_array+0x44>)
 802dfa0:	f001 fa10 	bl	802f3c4 <_init>
 802dfa4:	1b64      	subs	r4, r4, r5
 802dfa6:	10a4      	asrs	r4, r4, #2
 802dfa8:	2600      	movs	r6, #0
 802dfaa:	42a6      	cmp	r6, r4
 802dfac:	d105      	bne.n	802dfba <__libc_init_array+0x2e>
 802dfae:	bd70      	pop	{r4, r5, r6, pc}
 802dfb0:	f855 3b04 	ldr.w	r3, [r5], #4
 802dfb4:	4798      	blx	r3
 802dfb6:	3601      	adds	r6, #1
 802dfb8:	e7ee      	b.n	802df98 <__libc_init_array+0xc>
 802dfba:	f855 3b04 	ldr.w	r3, [r5], #4
 802dfbe:	4798      	blx	r3
 802dfc0:	3601      	adds	r6, #1
 802dfc2:	e7f2      	b.n	802dfaa <__libc_init_array+0x1e>
 802dfc4:	08031a08 	.word	0x08031a08
 802dfc8:	08031a08 	.word	0x08031a08
 802dfcc:	08031a08 	.word	0x08031a08
 802dfd0:	08031a0c 	.word	0x08031a0c

0802dfd4 <malloc>:
 802dfd4:	4b02      	ldr	r3, [pc, #8]	; (802dfe0 <malloc+0xc>)
 802dfd6:	4601      	mov	r1, r0
 802dfd8:	6818      	ldr	r0, [r3, #0]
 802dfda:	f000 b87f 	b.w	802e0dc <_malloc_r>
 802dfde:	bf00      	nop
 802dfe0:	20000080 	.word	0x20000080

0802dfe4 <free>:
 802dfe4:	4b02      	ldr	r3, [pc, #8]	; (802dff0 <free+0xc>)
 802dfe6:	4601      	mov	r1, r0
 802dfe8:	6818      	ldr	r0, [r3, #0]
 802dfea:	f000 b80b 	b.w	802e004 <_free_r>
 802dfee:	bf00      	nop
 802dff0:	20000080 	.word	0x20000080

0802dff4 <memset>:
 802dff4:	4402      	add	r2, r0
 802dff6:	4603      	mov	r3, r0
 802dff8:	4293      	cmp	r3, r2
 802dffa:	d100      	bne.n	802dffe <memset+0xa>
 802dffc:	4770      	bx	lr
 802dffe:	f803 1b01 	strb.w	r1, [r3], #1
 802e002:	e7f9      	b.n	802dff8 <memset+0x4>

0802e004 <_free_r>:
 802e004:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802e006:	2900      	cmp	r1, #0
 802e008:	d044      	beq.n	802e094 <_free_r+0x90>
 802e00a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802e00e:	9001      	str	r0, [sp, #4]
 802e010:	2b00      	cmp	r3, #0
 802e012:	f1a1 0404 	sub.w	r4, r1, #4
 802e016:	bfb8      	it	lt
 802e018:	18e4      	addlt	r4, r4, r3
 802e01a:	f000 fc71 	bl	802e900 <__malloc_lock>
 802e01e:	4a1e      	ldr	r2, [pc, #120]	; (802e098 <_free_r+0x94>)
 802e020:	9801      	ldr	r0, [sp, #4]
 802e022:	6813      	ldr	r3, [r2, #0]
 802e024:	b933      	cbnz	r3, 802e034 <_free_r+0x30>
 802e026:	6063      	str	r3, [r4, #4]
 802e028:	6014      	str	r4, [r2, #0]
 802e02a:	b003      	add	sp, #12
 802e02c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802e030:	f000 bc6c 	b.w	802e90c <__malloc_unlock>
 802e034:	42a3      	cmp	r3, r4
 802e036:	d908      	bls.n	802e04a <_free_r+0x46>
 802e038:	6825      	ldr	r5, [r4, #0]
 802e03a:	1961      	adds	r1, r4, r5
 802e03c:	428b      	cmp	r3, r1
 802e03e:	bf01      	itttt	eq
 802e040:	6819      	ldreq	r1, [r3, #0]
 802e042:	685b      	ldreq	r3, [r3, #4]
 802e044:	1949      	addeq	r1, r1, r5
 802e046:	6021      	streq	r1, [r4, #0]
 802e048:	e7ed      	b.n	802e026 <_free_r+0x22>
 802e04a:	461a      	mov	r2, r3
 802e04c:	685b      	ldr	r3, [r3, #4]
 802e04e:	b10b      	cbz	r3, 802e054 <_free_r+0x50>
 802e050:	42a3      	cmp	r3, r4
 802e052:	d9fa      	bls.n	802e04a <_free_r+0x46>
 802e054:	6811      	ldr	r1, [r2, #0]
 802e056:	1855      	adds	r5, r2, r1
 802e058:	42a5      	cmp	r5, r4
 802e05a:	d10b      	bne.n	802e074 <_free_r+0x70>
 802e05c:	6824      	ldr	r4, [r4, #0]
 802e05e:	4421      	add	r1, r4
 802e060:	1854      	adds	r4, r2, r1
 802e062:	42a3      	cmp	r3, r4
 802e064:	6011      	str	r1, [r2, #0]
 802e066:	d1e0      	bne.n	802e02a <_free_r+0x26>
 802e068:	681c      	ldr	r4, [r3, #0]
 802e06a:	685b      	ldr	r3, [r3, #4]
 802e06c:	6053      	str	r3, [r2, #4]
 802e06e:	4421      	add	r1, r4
 802e070:	6011      	str	r1, [r2, #0]
 802e072:	e7da      	b.n	802e02a <_free_r+0x26>
 802e074:	d902      	bls.n	802e07c <_free_r+0x78>
 802e076:	230c      	movs	r3, #12
 802e078:	6003      	str	r3, [r0, #0]
 802e07a:	e7d6      	b.n	802e02a <_free_r+0x26>
 802e07c:	6825      	ldr	r5, [r4, #0]
 802e07e:	1961      	adds	r1, r4, r5
 802e080:	428b      	cmp	r3, r1
 802e082:	bf04      	itt	eq
 802e084:	6819      	ldreq	r1, [r3, #0]
 802e086:	685b      	ldreq	r3, [r3, #4]
 802e088:	6063      	str	r3, [r4, #4]
 802e08a:	bf04      	itt	eq
 802e08c:	1949      	addeq	r1, r1, r5
 802e08e:	6021      	streq	r1, [r4, #0]
 802e090:	6054      	str	r4, [r2, #4]
 802e092:	e7ca      	b.n	802e02a <_free_r+0x26>
 802e094:	b003      	add	sp, #12
 802e096:	bd30      	pop	{r4, r5, pc}
 802e098:	200011f4 	.word	0x200011f4

0802e09c <sbrk_aligned>:
 802e09c:	b570      	push	{r4, r5, r6, lr}
 802e09e:	4e0e      	ldr	r6, [pc, #56]	; (802e0d8 <sbrk_aligned+0x3c>)
 802e0a0:	460c      	mov	r4, r1
 802e0a2:	6831      	ldr	r1, [r6, #0]
 802e0a4:	4605      	mov	r5, r0
 802e0a6:	b911      	cbnz	r1, 802e0ae <sbrk_aligned+0x12>
 802e0a8:	f000 f91a 	bl	802e2e0 <_sbrk_r>
 802e0ac:	6030      	str	r0, [r6, #0]
 802e0ae:	4621      	mov	r1, r4
 802e0b0:	4628      	mov	r0, r5
 802e0b2:	f000 f915 	bl	802e2e0 <_sbrk_r>
 802e0b6:	1c43      	adds	r3, r0, #1
 802e0b8:	d00a      	beq.n	802e0d0 <sbrk_aligned+0x34>
 802e0ba:	1cc4      	adds	r4, r0, #3
 802e0bc:	f024 0403 	bic.w	r4, r4, #3
 802e0c0:	42a0      	cmp	r0, r4
 802e0c2:	d007      	beq.n	802e0d4 <sbrk_aligned+0x38>
 802e0c4:	1a21      	subs	r1, r4, r0
 802e0c6:	4628      	mov	r0, r5
 802e0c8:	f000 f90a 	bl	802e2e0 <_sbrk_r>
 802e0cc:	3001      	adds	r0, #1
 802e0ce:	d101      	bne.n	802e0d4 <sbrk_aligned+0x38>
 802e0d0:	f04f 34ff 	mov.w	r4, #4294967295
 802e0d4:	4620      	mov	r0, r4
 802e0d6:	bd70      	pop	{r4, r5, r6, pc}
 802e0d8:	200011f8 	.word	0x200011f8

0802e0dc <_malloc_r>:
 802e0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802e0e0:	1ccd      	adds	r5, r1, #3
 802e0e2:	f025 0503 	bic.w	r5, r5, #3
 802e0e6:	3508      	adds	r5, #8
 802e0e8:	2d0c      	cmp	r5, #12
 802e0ea:	bf38      	it	cc
 802e0ec:	250c      	movcc	r5, #12
 802e0ee:	2d00      	cmp	r5, #0
 802e0f0:	4607      	mov	r7, r0
 802e0f2:	db01      	blt.n	802e0f8 <_malloc_r+0x1c>
 802e0f4:	42a9      	cmp	r1, r5
 802e0f6:	d905      	bls.n	802e104 <_malloc_r+0x28>
 802e0f8:	230c      	movs	r3, #12
 802e0fa:	603b      	str	r3, [r7, #0]
 802e0fc:	2600      	movs	r6, #0
 802e0fe:	4630      	mov	r0, r6
 802e100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802e104:	4e2e      	ldr	r6, [pc, #184]	; (802e1c0 <_malloc_r+0xe4>)
 802e106:	f000 fbfb 	bl	802e900 <__malloc_lock>
 802e10a:	6833      	ldr	r3, [r6, #0]
 802e10c:	461c      	mov	r4, r3
 802e10e:	bb34      	cbnz	r4, 802e15e <_malloc_r+0x82>
 802e110:	4629      	mov	r1, r5
 802e112:	4638      	mov	r0, r7
 802e114:	f7ff ffc2 	bl	802e09c <sbrk_aligned>
 802e118:	1c43      	adds	r3, r0, #1
 802e11a:	4604      	mov	r4, r0
 802e11c:	d14d      	bne.n	802e1ba <_malloc_r+0xde>
 802e11e:	6834      	ldr	r4, [r6, #0]
 802e120:	4626      	mov	r6, r4
 802e122:	2e00      	cmp	r6, #0
 802e124:	d140      	bne.n	802e1a8 <_malloc_r+0xcc>
 802e126:	6823      	ldr	r3, [r4, #0]
 802e128:	4631      	mov	r1, r6
 802e12a:	4638      	mov	r0, r7
 802e12c:	eb04 0803 	add.w	r8, r4, r3
 802e130:	f000 f8d6 	bl	802e2e0 <_sbrk_r>
 802e134:	4580      	cmp	r8, r0
 802e136:	d13a      	bne.n	802e1ae <_malloc_r+0xd2>
 802e138:	6821      	ldr	r1, [r4, #0]
 802e13a:	3503      	adds	r5, #3
 802e13c:	1a6d      	subs	r5, r5, r1
 802e13e:	f025 0503 	bic.w	r5, r5, #3
 802e142:	3508      	adds	r5, #8
 802e144:	2d0c      	cmp	r5, #12
 802e146:	bf38      	it	cc
 802e148:	250c      	movcc	r5, #12
 802e14a:	4629      	mov	r1, r5
 802e14c:	4638      	mov	r0, r7
 802e14e:	f7ff ffa5 	bl	802e09c <sbrk_aligned>
 802e152:	3001      	adds	r0, #1
 802e154:	d02b      	beq.n	802e1ae <_malloc_r+0xd2>
 802e156:	6823      	ldr	r3, [r4, #0]
 802e158:	442b      	add	r3, r5
 802e15a:	6023      	str	r3, [r4, #0]
 802e15c:	e00e      	b.n	802e17c <_malloc_r+0xa0>
 802e15e:	6822      	ldr	r2, [r4, #0]
 802e160:	1b52      	subs	r2, r2, r5
 802e162:	d41e      	bmi.n	802e1a2 <_malloc_r+0xc6>
 802e164:	2a0b      	cmp	r2, #11
 802e166:	d916      	bls.n	802e196 <_malloc_r+0xba>
 802e168:	1961      	adds	r1, r4, r5
 802e16a:	42a3      	cmp	r3, r4
 802e16c:	6025      	str	r5, [r4, #0]
 802e16e:	bf18      	it	ne
 802e170:	6059      	strne	r1, [r3, #4]
 802e172:	6863      	ldr	r3, [r4, #4]
 802e174:	bf08      	it	eq
 802e176:	6031      	streq	r1, [r6, #0]
 802e178:	5162      	str	r2, [r4, r5]
 802e17a:	604b      	str	r3, [r1, #4]
 802e17c:	4638      	mov	r0, r7
 802e17e:	f104 060b 	add.w	r6, r4, #11
 802e182:	f000 fbc3 	bl	802e90c <__malloc_unlock>
 802e186:	f026 0607 	bic.w	r6, r6, #7
 802e18a:	1d23      	adds	r3, r4, #4
 802e18c:	1af2      	subs	r2, r6, r3
 802e18e:	d0b6      	beq.n	802e0fe <_malloc_r+0x22>
 802e190:	1b9b      	subs	r3, r3, r6
 802e192:	50a3      	str	r3, [r4, r2]
 802e194:	e7b3      	b.n	802e0fe <_malloc_r+0x22>
 802e196:	6862      	ldr	r2, [r4, #4]
 802e198:	42a3      	cmp	r3, r4
 802e19a:	bf0c      	ite	eq
 802e19c:	6032      	streq	r2, [r6, #0]
 802e19e:	605a      	strne	r2, [r3, #4]
 802e1a0:	e7ec      	b.n	802e17c <_malloc_r+0xa0>
 802e1a2:	4623      	mov	r3, r4
 802e1a4:	6864      	ldr	r4, [r4, #4]
 802e1a6:	e7b2      	b.n	802e10e <_malloc_r+0x32>
 802e1a8:	4634      	mov	r4, r6
 802e1aa:	6876      	ldr	r6, [r6, #4]
 802e1ac:	e7b9      	b.n	802e122 <_malloc_r+0x46>
 802e1ae:	230c      	movs	r3, #12
 802e1b0:	603b      	str	r3, [r7, #0]
 802e1b2:	4638      	mov	r0, r7
 802e1b4:	f000 fbaa 	bl	802e90c <__malloc_unlock>
 802e1b8:	e7a1      	b.n	802e0fe <_malloc_r+0x22>
 802e1ba:	6025      	str	r5, [r4, #0]
 802e1bc:	e7de      	b.n	802e17c <_malloc_r+0xa0>
 802e1be:	bf00      	nop
 802e1c0:	200011f4 	.word	0x200011f4

0802e1c4 <iprintf>:
 802e1c4:	b40f      	push	{r0, r1, r2, r3}
 802e1c6:	4b0a      	ldr	r3, [pc, #40]	; (802e1f0 <iprintf+0x2c>)
 802e1c8:	b513      	push	{r0, r1, r4, lr}
 802e1ca:	681c      	ldr	r4, [r3, #0]
 802e1cc:	b124      	cbz	r4, 802e1d8 <iprintf+0x14>
 802e1ce:	69a3      	ldr	r3, [r4, #24]
 802e1d0:	b913      	cbnz	r3, 802e1d8 <iprintf+0x14>
 802e1d2:	4620      	mov	r0, r4
 802e1d4:	f000 fa8e 	bl	802e6f4 <__sinit>
 802e1d8:	ab05      	add	r3, sp, #20
 802e1da:	9a04      	ldr	r2, [sp, #16]
 802e1dc:	68a1      	ldr	r1, [r4, #8]
 802e1de:	9301      	str	r3, [sp, #4]
 802e1e0:	4620      	mov	r0, r4
 802e1e2:	f000 fd1f 	bl	802ec24 <_vfiprintf_r>
 802e1e6:	b002      	add	sp, #8
 802e1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802e1ec:	b004      	add	sp, #16
 802e1ee:	4770      	bx	lr
 802e1f0:	20000080 	.word	0x20000080

0802e1f4 <_puts_r>:
 802e1f4:	b570      	push	{r4, r5, r6, lr}
 802e1f6:	460e      	mov	r6, r1
 802e1f8:	4605      	mov	r5, r0
 802e1fa:	b118      	cbz	r0, 802e204 <_puts_r+0x10>
 802e1fc:	6983      	ldr	r3, [r0, #24]
 802e1fe:	b90b      	cbnz	r3, 802e204 <_puts_r+0x10>
 802e200:	f000 fa78 	bl	802e6f4 <__sinit>
 802e204:	69ab      	ldr	r3, [r5, #24]
 802e206:	68ac      	ldr	r4, [r5, #8]
 802e208:	b913      	cbnz	r3, 802e210 <_puts_r+0x1c>
 802e20a:	4628      	mov	r0, r5
 802e20c:	f000 fa72 	bl	802e6f4 <__sinit>
 802e210:	4b2c      	ldr	r3, [pc, #176]	; (802e2c4 <_puts_r+0xd0>)
 802e212:	429c      	cmp	r4, r3
 802e214:	d120      	bne.n	802e258 <_puts_r+0x64>
 802e216:	686c      	ldr	r4, [r5, #4]
 802e218:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802e21a:	07db      	lsls	r3, r3, #31
 802e21c:	d405      	bmi.n	802e22a <_puts_r+0x36>
 802e21e:	89a3      	ldrh	r3, [r4, #12]
 802e220:	0598      	lsls	r0, r3, #22
 802e222:	d402      	bmi.n	802e22a <_puts_r+0x36>
 802e224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802e226:	f000 fb03 	bl	802e830 <__retarget_lock_acquire_recursive>
 802e22a:	89a3      	ldrh	r3, [r4, #12]
 802e22c:	0719      	lsls	r1, r3, #28
 802e22e:	d51d      	bpl.n	802e26c <_puts_r+0x78>
 802e230:	6923      	ldr	r3, [r4, #16]
 802e232:	b1db      	cbz	r3, 802e26c <_puts_r+0x78>
 802e234:	3e01      	subs	r6, #1
 802e236:	68a3      	ldr	r3, [r4, #8]
 802e238:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802e23c:	3b01      	subs	r3, #1
 802e23e:	60a3      	str	r3, [r4, #8]
 802e240:	bb39      	cbnz	r1, 802e292 <_puts_r+0x9e>
 802e242:	2b00      	cmp	r3, #0
 802e244:	da38      	bge.n	802e2b8 <_puts_r+0xc4>
 802e246:	4622      	mov	r2, r4
 802e248:	210a      	movs	r1, #10
 802e24a:	4628      	mov	r0, r5
 802e24c:	f000 f878 	bl	802e340 <__swbuf_r>
 802e250:	3001      	adds	r0, #1
 802e252:	d011      	beq.n	802e278 <_puts_r+0x84>
 802e254:	250a      	movs	r5, #10
 802e256:	e011      	b.n	802e27c <_puts_r+0x88>
 802e258:	4b1b      	ldr	r3, [pc, #108]	; (802e2c8 <_puts_r+0xd4>)
 802e25a:	429c      	cmp	r4, r3
 802e25c:	d101      	bne.n	802e262 <_puts_r+0x6e>
 802e25e:	68ac      	ldr	r4, [r5, #8]
 802e260:	e7da      	b.n	802e218 <_puts_r+0x24>
 802e262:	4b1a      	ldr	r3, [pc, #104]	; (802e2cc <_puts_r+0xd8>)
 802e264:	429c      	cmp	r4, r3
 802e266:	bf08      	it	eq
 802e268:	68ec      	ldreq	r4, [r5, #12]
 802e26a:	e7d5      	b.n	802e218 <_puts_r+0x24>
 802e26c:	4621      	mov	r1, r4
 802e26e:	4628      	mov	r0, r5
 802e270:	f000 f8b8 	bl	802e3e4 <__swsetup_r>
 802e274:	2800      	cmp	r0, #0
 802e276:	d0dd      	beq.n	802e234 <_puts_r+0x40>
 802e278:	f04f 35ff 	mov.w	r5, #4294967295
 802e27c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802e27e:	07da      	lsls	r2, r3, #31
 802e280:	d405      	bmi.n	802e28e <_puts_r+0x9a>
 802e282:	89a3      	ldrh	r3, [r4, #12]
 802e284:	059b      	lsls	r3, r3, #22
 802e286:	d402      	bmi.n	802e28e <_puts_r+0x9a>
 802e288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802e28a:	f000 fad2 	bl	802e832 <__retarget_lock_release_recursive>
 802e28e:	4628      	mov	r0, r5
 802e290:	bd70      	pop	{r4, r5, r6, pc}
 802e292:	2b00      	cmp	r3, #0
 802e294:	da04      	bge.n	802e2a0 <_puts_r+0xac>
 802e296:	69a2      	ldr	r2, [r4, #24]
 802e298:	429a      	cmp	r2, r3
 802e29a:	dc06      	bgt.n	802e2aa <_puts_r+0xb6>
 802e29c:	290a      	cmp	r1, #10
 802e29e:	d004      	beq.n	802e2aa <_puts_r+0xb6>
 802e2a0:	6823      	ldr	r3, [r4, #0]
 802e2a2:	1c5a      	adds	r2, r3, #1
 802e2a4:	6022      	str	r2, [r4, #0]
 802e2a6:	7019      	strb	r1, [r3, #0]
 802e2a8:	e7c5      	b.n	802e236 <_puts_r+0x42>
 802e2aa:	4622      	mov	r2, r4
 802e2ac:	4628      	mov	r0, r5
 802e2ae:	f000 f847 	bl	802e340 <__swbuf_r>
 802e2b2:	3001      	adds	r0, #1
 802e2b4:	d1bf      	bne.n	802e236 <_puts_r+0x42>
 802e2b6:	e7df      	b.n	802e278 <_puts_r+0x84>
 802e2b8:	6823      	ldr	r3, [r4, #0]
 802e2ba:	250a      	movs	r5, #10
 802e2bc:	1c5a      	adds	r2, r3, #1
 802e2be:	6022      	str	r2, [r4, #0]
 802e2c0:	701d      	strb	r5, [r3, #0]
 802e2c2:	e7db      	b.n	802e27c <_puts_r+0x88>
 802e2c4:	0803198c 	.word	0x0803198c
 802e2c8:	080319ac 	.word	0x080319ac
 802e2cc:	0803196c 	.word	0x0803196c

0802e2d0 <puts>:
 802e2d0:	4b02      	ldr	r3, [pc, #8]	; (802e2dc <puts+0xc>)
 802e2d2:	4601      	mov	r1, r0
 802e2d4:	6818      	ldr	r0, [r3, #0]
 802e2d6:	f7ff bf8d 	b.w	802e1f4 <_puts_r>
 802e2da:	bf00      	nop
 802e2dc:	20000080 	.word	0x20000080

0802e2e0 <_sbrk_r>:
 802e2e0:	b538      	push	{r3, r4, r5, lr}
 802e2e2:	4d06      	ldr	r5, [pc, #24]	; (802e2fc <_sbrk_r+0x1c>)
 802e2e4:	2300      	movs	r3, #0
 802e2e6:	4604      	mov	r4, r0
 802e2e8:	4608      	mov	r0, r1
 802e2ea:	602b      	str	r3, [r5, #0]
 802e2ec:	f7f3 fecc 	bl	8022088 <_sbrk>
 802e2f0:	1c43      	adds	r3, r0, #1
 802e2f2:	d102      	bne.n	802e2fa <_sbrk_r+0x1a>
 802e2f4:	682b      	ldr	r3, [r5, #0]
 802e2f6:	b103      	cbz	r3, 802e2fa <_sbrk_r+0x1a>
 802e2f8:	6023      	str	r3, [r4, #0]
 802e2fa:	bd38      	pop	{r3, r4, r5, pc}
 802e2fc:	20001200 	.word	0x20001200

0802e300 <siprintf>:
 802e300:	b40e      	push	{r1, r2, r3}
 802e302:	b500      	push	{lr}
 802e304:	b09c      	sub	sp, #112	; 0x70
 802e306:	ab1d      	add	r3, sp, #116	; 0x74
 802e308:	9002      	str	r0, [sp, #8]
 802e30a:	9006      	str	r0, [sp, #24]
 802e30c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802e310:	4809      	ldr	r0, [pc, #36]	; (802e338 <siprintf+0x38>)
 802e312:	9107      	str	r1, [sp, #28]
 802e314:	9104      	str	r1, [sp, #16]
 802e316:	4909      	ldr	r1, [pc, #36]	; (802e33c <siprintf+0x3c>)
 802e318:	f853 2b04 	ldr.w	r2, [r3], #4
 802e31c:	9105      	str	r1, [sp, #20]
 802e31e:	6800      	ldr	r0, [r0, #0]
 802e320:	9301      	str	r3, [sp, #4]
 802e322:	a902      	add	r1, sp, #8
 802e324:	f000 fb54 	bl	802e9d0 <_svfiprintf_r>
 802e328:	9b02      	ldr	r3, [sp, #8]
 802e32a:	2200      	movs	r2, #0
 802e32c:	701a      	strb	r2, [r3, #0]
 802e32e:	b01c      	add	sp, #112	; 0x70
 802e330:	f85d eb04 	ldr.w	lr, [sp], #4
 802e334:	b003      	add	sp, #12
 802e336:	4770      	bx	lr
 802e338:	20000080 	.word	0x20000080
 802e33c:	ffff0208 	.word	0xffff0208

0802e340 <__swbuf_r>:
 802e340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802e342:	460e      	mov	r6, r1
 802e344:	4614      	mov	r4, r2
 802e346:	4605      	mov	r5, r0
 802e348:	b118      	cbz	r0, 802e352 <__swbuf_r+0x12>
 802e34a:	6983      	ldr	r3, [r0, #24]
 802e34c:	b90b      	cbnz	r3, 802e352 <__swbuf_r+0x12>
 802e34e:	f000 f9d1 	bl	802e6f4 <__sinit>
 802e352:	4b21      	ldr	r3, [pc, #132]	; (802e3d8 <__swbuf_r+0x98>)
 802e354:	429c      	cmp	r4, r3
 802e356:	d12b      	bne.n	802e3b0 <__swbuf_r+0x70>
 802e358:	686c      	ldr	r4, [r5, #4]
 802e35a:	69a3      	ldr	r3, [r4, #24]
 802e35c:	60a3      	str	r3, [r4, #8]
 802e35e:	89a3      	ldrh	r3, [r4, #12]
 802e360:	071a      	lsls	r2, r3, #28
 802e362:	d52f      	bpl.n	802e3c4 <__swbuf_r+0x84>
 802e364:	6923      	ldr	r3, [r4, #16]
 802e366:	b36b      	cbz	r3, 802e3c4 <__swbuf_r+0x84>
 802e368:	6923      	ldr	r3, [r4, #16]
 802e36a:	6820      	ldr	r0, [r4, #0]
 802e36c:	1ac0      	subs	r0, r0, r3
 802e36e:	6963      	ldr	r3, [r4, #20]
 802e370:	b2f6      	uxtb	r6, r6
 802e372:	4283      	cmp	r3, r0
 802e374:	4637      	mov	r7, r6
 802e376:	dc04      	bgt.n	802e382 <__swbuf_r+0x42>
 802e378:	4621      	mov	r1, r4
 802e37a:	4628      	mov	r0, r5
 802e37c:	f000 f926 	bl	802e5cc <_fflush_r>
 802e380:	bb30      	cbnz	r0, 802e3d0 <__swbuf_r+0x90>
 802e382:	68a3      	ldr	r3, [r4, #8]
 802e384:	3b01      	subs	r3, #1
 802e386:	60a3      	str	r3, [r4, #8]
 802e388:	6823      	ldr	r3, [r4, #0]
 802e38a:	1c5a      	adds	r2, r3, #1
 802e38c:	6022      	str	r2, [r4, #0]
 802e38e:	701e      	strb	r6, [r3, #0]
 802e390:	6963      	ldr	r3, [r4, #20]
 802e392:	3001      	adds	r0, #1
 802e394:	4283      	cmp	r3, r0
 802e396:	d004      	beq.n	802e3a2 <__swbuf_r+0x62>
 802e398:	89a3      	ldrh	r3, [r4, #12]
 802e39a:	07db      	lsls	r3, r3, #31
 802e39c:	d506      	bpl.n	802e3ac <__swbuf_r+0x6c>
 802e39e:	2e0a      	cmp	r6, #10
 802e3a0:	d104      	bne.n	802e3ac <__swbuf_r+0x6c>
 802e3a2:	4621      	mov	r1, r4
 802e3a4:	4628      	mov	r0, r5
 802e3a6:	f000 f911 	bl	802e5cc <_fflush_r>
 802e3aa:	b988      	cbnz	r0, 802e3d0 <__swbuf_r+0x90>
 802e3ac:	4638      	mov	r0, r7
 802e3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802e3b0:	4b0a      	ldr	r3, [pc, #40]	; (802e3dc <__swbuf_r+0x9c>)
 802e3b2:	429c      	cmp	r4, r3
 802e3b4:	d101      	bne.n	802e3ba <__swbuf_r+0x7a>
 802e3b6:	68ac      	ldr	r4, [r5, #8]
 802e3b8:	e7cf      	b.n	802e35a <__swbuf_r+0x1a>
 802e3ba:	4b09      	ldr	r3, [pc, #36]	; (802e3e0 <__swbuf_r+0xa0>)
 802e3bc:	429c      	cmp	r4, r3
 802e3be:	bf08      	it	eq
 802e3c0:	68ec      	ldreq	r4, [r5, #12]
 802e3c2:	e7ca      	b.n	802e35a <__swbuf_r+0x1a>
 802e3c4:	4621      	mov	r1, r4
 802e3c6:	4628      	mov	r0, r5
 802e3c8:	f000 f80c 	bl	802e3e4 <__swsetup_r>
 802e3cc:	2800      	cmp	r0, #0
 802e3ce:	d0cb      	beq.n	802e368 <__swbuf_r+0x28>
 802e3d0:	f04f 37ff 	mov.w	r7, #4294967295
 802e3d4:	e7ea      	b.n	802e3ac <__swbuf_r+0x6c>
 802e3d6:	bf00      	nop
 802e3d8:	0803198c 	.word	0x0803198c
 802e3dc:	080319ac 	.word	0x080319ac
 802e3e0:	0803196c 	.word	0x0803196c

0802e3e4 <__swsetup_r>:
 802e3e4:	4b32      	ldr	r3, [pc, #200]	; (802e4b0 <__swsetup_r+0xcc>)
 802e3e6:	b570      	push	{r4, r5, r6, lr}
 802e3e8:	681d      	ldr	r5, [r3, #0]
 802e3ea:	4606      	mov	r6, r0
 802e3ec:	460c      	mov	r4, r1
 802e3ee:	b125      	cbz	r5, 802e3fa <__swsetup_r+0x16>
 802e3f0:	69ab      	ldr	r3, [r5, #24]
 802e3f2:	b913      	cbnz	r3, 802e3fa <__swsetup_r+0x16>
 802e3f4:	4628      	mov	r0, r5
 802e3f6:	f000 f97d 	bl	802e6f4 <__sinit>
 802e3fa:	4b2e      	ldr	r3, [pc, #184]	; (802e4b4 <__swsetup_r+0xd0>)
 802e3fc:	429c      	cmp	r4, r3
 802e3fe:	d10f      	bne.n	802e420 <__swsetup_r+0x3c>
 802e400:	686c      	ldr	r4, [r5, #4]
 802e402:	89a3      	ldrh	r3, [r4, #12]
 802e404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802e408:	0719      	lsls	r1, r3, #28
 802e40a:	d42c      	bmi.n	802e466 <__swsetup_r+0x82>
 802e40c:	06dd      	lsls	r5, r3, #27
 802e40e:	d411      	bmi.n	802e434 <__swsetup_r+0x50>
 802e410:	2309      	movs	r3, #9
 802e412:	6033      	str	r3, [r6, #0]
 802e414:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 802e418:	81a3      	strh	r3, [r4, #12]
 802e41a:	f04f 30ff 	mov.w	r0, #4294967295
 802e41e:	e03e      	b.n	802e49e <__swsetup_r+0xba>
 802e420:	4b25      	ldr	r3, [pc, #148]	; (802e4b8 <__swsetup_r+0xd4>)
 802e422:	429c      	cmp	r4, r3
 802e424:	d101      	bne.n	802e42a <__swsetup_r+0x46>
 802e426:	68ac      	ldr	r4, [r5, #8]
 802e428:	e7eb      	b.n	802e402 <__swsetup_r+0x1e>
 802e42a:	4b24      	ldr	r3, [pc, #144]	; (802e4bc <__swsetup_r+0xd8>)
 802e42c:	429c      	cmp	r4, r3
 802e42e:	bf08      	it	eq
 802e430:	68ec      	ldreq	r4, [r5, #12]
 802e432:	e7e6      	b.n	802e402 <__swsetup_r+0x1e>
 802e434:	0758      	lsls	r0, r3, #29
 802e436:	d512      	bpl.n	802e45e <__swsetup_r+0x7a>
 802e438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802e43a:	b141      	cbz	r1, 802e44e <__swsetup_r+0x6a>
 802e43c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802e440:	4299      	cmp	r1, r3
 802e442:	d002      	beq.n	802e44a <__swsetup_r+0x66>
 802e444:	4630      	mov	r0, r6
 802e446:	f7ff fddd 	bl	802e004 <_free_r>
 802e44a:	2300      	movs	r3, #0
 802e44c:	6363      	str	r3, [r4, #52]	; 0x34
 802e44e:	89a3      	ldrh	r3, [r4, #12]
 802e450:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802e454:	81a3      	strh	r3, [r4, #12]
 802e456:	2300      	movs	r3, #0
 802e458:	6063      	str	r3, [r4, #4]
 802e45a:	6923      	ldr	r3, [r4, #16]
 802e45c:	6023      	str	r3, [r4, #0]
 802e45e:	89a3      	ldrh	r3, [r4, #12]
 802e460:	f043 0308 	orr.w	r3, r3, #8
 802e464:	81a3      	strh	r3, [r4, #12]
 802e466:	6923      	ldr	r3, [r4, #16]
 802e468:	b94b      	cbnz	r3, 802e47e <__swsetup_r+0x9a>
 802e46a:	89a3      	ldrh	r3, [r4, #12]
 802e46c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802e470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802e474:	d003      	beq.n	802e47e <__swsetup_r+0x9a>
 802e476:	4621      	mov	r1, r4
 802e478:	4630      	mov	r0, r6
 802e47a:	f000 fa01 	bl	802e880 <__smakebuf_r>
 802e47e:	89a0      	ldrh	r0, [r4, #12]
 802e480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802e484:	f010 0301 	ands.w	r3, r0, #1
 802e488:	d00a      	beq.n	802e4a0 <__swsetup_r+0xbc>
 802e48a:	2300      	movs	r3, #0
 802e48c:	60a3      	str	r3, [r4, #8]
 802e48e:	6963      	ldr	r3, [r4, #20]
 802e490:	425b      	negs	r3, r3
 802e492:	61a3      	str	r3, [r4, #24]
 802e494:	6923      	ldr	r3, [r4, #16]
 802e496:	b943      	cbnz	r3, 802e4aa <__swsetup_r+0xc6>
 802e498:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 802e49c:	d1ba      	bne.n	802e414 <__swsetup_r+0x30>
 802e49e:	bd70      	pop	{r4, r5, r6, pc}
 802e4a0:	0781      	lsls	r1, r0, #30
 802e4a2:	bf58      	it	pl
 802e4a4:	6963      	ldrpl	r3, [r4, #20]
 802e4a6:	60a3      	str	r3, [r4, #8]
 802e4a8:	e7f4      	b.n	802e494 <__swsetup_r+0xb0>
 802e4aa:	2000      	movs	r0, #0
 802e4ac:	e7f7      	b.n	802e49e <__swsetup_r+0xba>
 802e4ae:	bf00      	nop
 802e4b0:	20000080 	.word	0x20000080
 802e4b4:	0803198c 	.word	0x0803198c
 802e4b8:	080319ac 	.word	0x080319ac
 802e4bc:	0803196c 	.word	0x0803196c

0802e4c0 <__sflush_r>:
 802e4c0:	898a      	ldrh	r2, [r1, #12]
 802e4c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802e4c6:	4605      	mov	r5, r0
 802e4c8:	0710      	lsls	r0, r2, #28
 802e4ca:	460c      	mov	r4, r1
 802e4cc:	d458      	bmi.n	802e580 <__sflush_r+0xc0>
 802e4ce:	684b      	ldr	r3, [r1, #4]
 802e4d0:	2b00      	cmp	r3, #0
 802e4d2:	dc05      	bgt.n	802e4e0 <__sflush_r+0x20>
 802e4d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802e4d6:	2b00      	cmp	r3, #0
 802e4d8:	dc02      	bgt.n	802e4e0 <__sflush_r+0x20>
 802e4da:	2000      	movs	r0, #0
 802e4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802e4e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802e4e2:	2e00      	cmp	r6, #0
 802e4e4:	d0f9      	beq.n	802e4da <__sflush_r+0x1a>
 802e4e6:	2300      	movs	r3, #0
 802e4e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802e4ec:	682f      	ldr	r7, [r5, #0]
 802e4ee:	602b      	str	r3, [r5, #0]
 802e4f0:	d032      	beq.n	802e558 <__sflush_r+0x98>
 802e4f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802e4f4:	89a3      	ldrh	r3, [r4, #12]
 802e4f6:	075a      	lsls	r2, r3, #29
 802e4f8:	d505      	bpl.n	802e506 <__sflush_r+0x46>
 802e4fa:	6863      	ldr	r3, [r4, #4]
 802e4fc:	1ac0      	subs	r0, r0, r3
 802e4fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802e500:	b10b      	cbz	r3, 802e506 <__sflush_r+0x46>
 802e502:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802e504:	1ac0      	subs	r0, r0, r3
 802e506:	2300      	movs	r3, #0
 802e508:	4602      	mov	r2, r0
 802e50a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802e50c:	6a21      	ldr	r1, [r4, #32]
 802e50e:	4628      	mov	r0, r5
 802e510:	47b0      	blx	r6
 802e512:	1c43      	adds	r3, r0, #1
 802e514:	89a3      	ldrh	r3, [r4, #12]
 802e516:	d106      	bne.n	802e526 <__sflush_r+0x66>
 802e518:	6829      	ldr	r1, [r5, #0]
 802e51a:	291d      	cmp	r1, #29
 802e51c:	d82c      	bhi.n	802e578 <__sflush_r+0xb8>
 802e51e:	4a2a      	ldr	r2, [pc, #168]	; (802e5c8 <__sflush_r+0x108>)
 802e520:	40ca      	lsrs	r2, r1
 802e522:	07d6      	lsls	r6, r2, #31
 802e524:	d528      	bpl.n	802e578 <__sflush_r+0xb8>
 802e526:	2200      	movs	r2, #0
 802e528:	6062      	str	r2, [r4, #4]
 802e52a:	04d9      	lsls	r1, r3, #19
 802e52c:	6922      	ldr	r2, [r4, #16]
 802e52e:	6022      	str	r2, [r4, #0]
 802e530:	d504      	bpl.n	802e53c <__sflush_r+0x7c>
 802e532:	1c42      	adds	r2, r0, #1
 802e534:	d101      	bne.n	802e53a <__sflush_r+0x7a>
 802e536:	682b      	ldr	r3, [r5, #0]
 802e538:	b903      	cbnz	r3, 802e53c <__sflush_r+0x7c>
 802e53a:	6560      	str	r0, [r4, #84]	; 0x54
 802e53c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802e53e:	602f      	str	r7, [r5, #0]
 802e540:	2900      	cmp	r1, #0
 802e542:	d0ca      	beq.n	802e4da <__sflush_r+0x1a>
 802e544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802e548:	4299      	cmp	r1, r3
 802e54a:	d002      	beq.n	802e552 <__sflush_r+0x92>
 802e54c:	4628      	mov	r0, r5
 802e54e:	f7ff fd59 	bl	802e004 <_free_r>
 802e552:	2000      	movs	r0, #0
 802e554:	6360      	str	r0, [r4, #52]	; 0x34
 802e556:	e7c1      	b.n	802e4dc <__sflush_r+0x1c>
 802e558:	6a21      	ldr	r1, [r4, #32]
 802e55a:	2301      	movs	r3, #1
 802e55c:	4628      	mov	r0, r5
 802e55e:	47b0      	blx	r6
 802e560:	1c41      	adds	r1, r0, #1
 802e562:	d1c7      	bne.n	802e4f4 <__sflush_r+0x34>
 802e564:	682b      	ldr	r3, [r5, #0]
 802e566:	2b00      	cmp	r3, #0
 802e568:	d0c4      	beq.n	802e4f4 <__sflush_r+0x34>
 802e56a:	2b1d      	cmp	r3, #29
 802e56c:	d001      	beq.n	802e572 <__sflush_r+0xb2>
 802e56e:	2b16      	cmp	r3, #22
 802e570:	d101      	bne.n	802e576 <__sflush_r+0xb6>
 802e572:	602f      	str	r7, [r5, #0]
 802e574:	e7b1      	b.n	802e4da <__sflush_r+0x1a>
 802e576:	89a3      	ldrh	r3, [r4, #12]
 802e578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802e57c:	81a3      	strh	r3, [r4, #12]
 802e57e:	e7ad      	b.n	802e4dc <__sflush_r+0x1c>
 802e580:	690f      	ldr	r7, [r1, #16]
 802e582:	2f00      	cmp	r7, #0
 802e584:	d0a9      	beq.n	802e4da <__sflush_r+0x1a>
 802e586:	0793      	lsls	r3, r2, #30
 802e588:	680e      	ldr	r6, [r1, #0]
 802e58a:	bf08      	it	eq
 802e58c:	694b      	ldreq	r3, [r1, #20]
 802e58e:	600f      	str	r7, [r1, #0]
 802e590:	bf18      	it	ne
 802e592:	2300      	movne	r3, #0
 802e594:	eba6 0807 	sub.w	r8, r6, r7
 802e598:	608b      	str	r3, [r1, #8]
 802e59a:	f1b8 0f00 	cmp.w	r8, #0
 802e59e:	dd9c      	ble.n	802e4da <__sflush_r+0x1a>
 802e5a0:	6a21      	ldr	r1, [r4, #32]
 802e5a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802e5a4:	4643      	mov	r3, r8
 802e5a6:	463a      	mov	r2, r7
 802e5a8:	4628      	mov	r0, r5
 802e5aa:	47b0      	blx	r6
 802e5ac:	2800      	cmp	r0, #0
 802e5ae:	dc06      	bgt.n	802e5be <__sflush_r+0xfe>
 802e5b0:	89a3      	ldrh	r3, [r4, #12]
 802e5b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802e5b6:	81a3      	strh	r3, [r4, #12]
 802e5b8:	f04f 30ff 	mov.w	r0, #4294967295
 802e5bc:	e78e      	b.n	802e4dc <__sflush_r+0x1c>
 802e5be:	4407      	add	r7, r0
 802e5c0:	eba8 0800 	sub.w	r8, r8, r0
 802e5c4:	e7e9      	b.n	802e59a <__sflush_r+0xda>
 802e5c6:	bf00      	nop
 802e5c8:	20400001 	.word	0x20400001

0802e5cc <_fflush_r>:
 802e5cc:	b538      	push	{r3, r4, r5, lr}
 802e5ce:	690b      	ldr	r3, [r1, #16]
 802e5d0:	4605      	mov	r5, r0
 802e5d2:	460c      	mov	r4, r1
 802e5d4:	b913      	cbnz	r3, 802e5dc <_fflush_r+0x10>
 802e5d6:	2500      	movs	r5, #0
 802e5d8:	4628      	mov	r0, r5
 802e5da:	bd38      	pop	{r3, r4, r5, pc}
 802e5dc:	b118      	cbz	r0, 802e5e6 <_fflush_r+0x1a>
 802e5de:	6983      	ldr	r3, [r0, #24]
 802e5e0:	b90b      	cbnz	r3, 802e5e6 <_fflush_r+0x1a>
 802e5e2:	f000 f887 	bl	802e6f4 <__sinit>
 802e5e6:	4b14      	ldr	r3, [pc, #80]	; (802e638 <_fflush_r+0x6c>)
 802e5e8:	429c      	cmp	r4, r3
 802e5ea:	d11b      	bne.n	802e624 <_fflush_r+0x58>
 802e5ec:	686c      	ldr	r4, [r5, #4]
 802e5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802e5f2:	2b00      	cmp	r3, #0
 802e5f4:	d0ef      	beq.n	802e5d6 <_fflush_r+0xa>
 802e5f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 802e5f8:	07d0      	lsls	r0, r2, #31
 802e5fa:	d404      	bmi.n	802e606 <_fflush_r+0x3a>
 802e5fc:	0599      	lsls	r1, r3, #22
 802e5fe:	d402      	bmi.n	802e606 <_fflush_r+0x3a>
 802e600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802e602:	f000 f915 	bl	802e830 <__retarget_lock_acquire_recursive>
 802e606:	4628      	mov	r0, r5
 802e608:	4621      	mov	r1, r4
 802e60a:	f7ff ff59 	bl	802e4c0 <__sflush_r>
 802e60e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802e610:	07da      	lsls	r2, r3, #31
 802e612:	4605      	mov	r5, r0
 802e614:	d4e0      	bmi.n	802e5d8 <_fflush_r+0xc>
 802e616:	89a3      	ldrh	r3, [r4, #12]
 802e618:	059b      	lsls	r3, r3, #22
 802e61a:	d4dd      	bmi.n	802e5d8 <_fflush_r+0xc>
 802e61c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802e61e:	f000 f908 	bl	802e832 <__retarget_lock_release_recursive>
 802e622:	e7d9      	b.n	802e5d8 <_fflush_r+0xc>
 802e624:	4b05      	ldr	r3, [pc, #20]	; (802e63c <_fflush_r+0x70>)
 802e626:	429c      	cmp	r4, r3
 802e628:	d101      	bne.n	802e62e <_fflush_r+0x62>
 802e62a:	68ac      	ldr	r4, [r5, #8]
 802e62c:	e7df      	b.n	802e5ee <_fflush_r+0x22>
 802e62e:	4b04      	ldr	r3, [pc, #16]	; (802e640 <_fflush_r+0x74>)
 802e630:	429c      	cmp	r4, r3
 802e632:	bf08      	it	eq
 802e634:	68ec      	ldreq	r4, [r5, #12]
 802e636:	e7da      	b.n	802e5ee <_fflush_r+0x22>
 802e638:	0803198c 	.word	0x0803198c
 802e63c:	080319ac 	.word	0x080319ac
 802e640:	0803196c 	.word	0x0803196c

0802e644 <std>:
 802e644:	2300      	movs	r3, #0
 802e646:	b510      	push	{r4, lr}
 802e648:	4604      	mov	r4, r0
 802e64a:	e9c0 3300 	strd	r3, r3, [r0]
 802e64e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802e652:	6083      	str	r3, [r0, #8]
 802e654:	8181      	strh	r1, [r0, #12]
 802e656:	6643      	str	r3, [r0, #100]	; 0x64
 802e658:	81c2      	strh	r2, [r0, #14]
 802e65a:	6183      	str	r3, [r0, #24]
 802e65c:	4619      	mov	r1, r3
 802e65e:	2208      	movs	r2, #8
 802e660:	305c      	adds	r0, #92	; 0x5c
 802e662:	f7ff fcc7 	bl	802dff4 <memset>
 802e666:	4b05      	ldr	r3, [pc, #20]	; (802e67c <std+0x38>)
 802e668:	6263      	str	r3, [r4, #36]	; 0x24
 802e66a:	4b05      	ldr	r3, [pc, #20]	; (802e680 <std+0x3c>)
 802e66c:	62a3      	str	r3, [r4, #40]	; 0x28
 802e66e:	4b05      	ldr	r3, [pc, #20]	; (802e684 <std+0x40>)
 802e670:	62e3      	str	r3, [r4, #44]	; 0x2c
 802e672:	4b05      	ldr	r3, [pc, #20]	; (802e688 <std+0x44>)
 802e674:	6224      	str	r4, [r4, #32]
 802e676:	6323      	str	r3, [r4, #48]	; 0x30
 802e678:	bd10      	pop	{r4, pc}
 802e67a:	bf00      	nop
 802e67c:	0802f1ad 	.word	0x0802f1ad
 802e680:	0802f1cf 	.word	0x0802f1cf
 802e684:	0802f207 	.word	0x0802f207
 802e688:	0802f22b 	.word	0x0802f22b

0802e68c <_cleanup_r>:
 802e68c:	4901      	ldr	r1, [pc, #4]	; (802e694 <_cleanup_r+0x8>)
 802e68e:	f000 b8af 	b.w	802e7f0 <_fwalk_reent>
 802e692:	bf00      	nop
 802e694:	0802e5cd 	.word	0x0802e5cd

0802e698 <__sfmoreglue>:
 802e698:	b570      	push	{r4, r5, r6, lr}
 802e69a:	2268      	movs	r2, #104	; 0x68
 802e69c:	1e4d      	subs	r5, r1, #1
 802e69e:	4355      	muls	r5, r2
 802e6a0:	460e      	mov	r6, r1
 802e6a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 802e6a6:	f7ff fd19 	bl	802e0dc <_malloc_r>
 802e6aa:	4604      	mov	r4, r0
 802e6ac:	b140      	cbz	r0, 802e6c0 <__sfmoreglue+0x28>
 802e6ae:	2100      	movs	r1, #0
 802e6b0:	e9c0 1600 	strd	r1, r6, [r0]
 802e6b4:	300c      	adds	r0, #12
 802e6b6:	60a0      	str	r0, [r4, #8]
 802e6b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802e6bc:	f7ff fc9a 	bl	802dff4 <memset>
 802e6c0:	4620      	mov	r0, r4
 802e6c2:	bd70      	pop	{r4, r5, r6, pc}

0802e6c4 <__sfp_lock_acquire>:
 802e6c4:	4801      	ldr	r0, [pc, #4]	; (802e6cc <__sfp_lock_acquire+0x8>)
 802e6c6:	f000 b8b3 	b.w	802e830 <__retarget_lock_acquire_recursive>
 802e6ca:	bf00      	nop
 802e6cc:	200011fd 	.word	0x200011fd

0802e6d0 <__sfp_lock_release>:
 802e6d0:	4801      	ldr	r0, [pc, #4]	; (802e6d8 <__sfp_lock_release+0x8>)
 802e6d2:	f000 b8ae 	b.w	802e832 <__retarget_lock_release_recursive>
 802e6d6:	bf00      	nop
 802e6d8:	200011fd 	.word	0x200011fd

0802e6dc <__sinit_lock_acquire>:
 802e6dc:	4801      	ldr	r0, [pc, #4]	; (802e6e4 <__sinit_lock_acquire+0x8>)
 802e6de:	f000 b8a7 	b.w	802e830 <__retarget_lock_acquire_recursive>
 802e6e2:	bf00      	nop
 802e6e4:	200011fe 	.word	0x200011fe

0802e6e8 <__sinit_lock_release>:
 802e6e8:	4801      	ldr	r0, [pc, #4]	; (802e6f0 <__sinit_lock_release+0x8>)
 802e6ea:	f000 b8a2 	b.w	802e832 <__retarget_lock_release_recursive>
 802e6ee:	bf00      	nop
 802e6f0:	200011fe 	.word	0x200011fe

0802e6f4 <__sinit>:
 802e6f4:	b510      	push	{r4, lr}
 802e6f6:	4604      	mov	r4, r0
 802e6f8:	f7ff fff0 	bl	802e6dc <__sinit_lock_acquire>
 802e6fc:	69a3      	ldr	r3, [r4, #24]
 802e6fe:	b11b      	cbz	r3, 802e708 <__sinit+0x14>
 802e700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802e704:	f7ff bff0 	b.w	802e6e8 <__sinit_lock_release>
 802e708:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 802e70c:	6523      	str	r3, [r4, #80]	; 0x50
 802e70e:	4b13      	ldr	r3, [pc, #76]	; (802e75c <__sinit+0x68>)
 802e710:	4a13      	ldr	r2, [pc, #76]	; (802e760 <__sinit+0x6c>)
 802e712:	681b      	ldr	r3, [r3, #0]
 802e714:	62a2      	str	r2, [r4, #40]	; 0x28
 802e716:	42a3      	cmp	r3, r4
 802e718:	bf04      	itt	eq
 802e71a:	2301      	moveq	r3, #1
 802e71c:	61a3      	streq	r3, [r4, #24]
 802e71e:	4620      	mov	r0, r4
 802e720:	f000 f820 	bl	802e764 <__sfp>
 802e724:	6060      	str	r0, [r4, #4]
 802e726:	4620      	mov	r0, r4
 802e728:	f000 f81c 	bl	802e764 <__sfp>
 802e72c:	60a0      	str	r0, [r4, #8]
 802e72e:	4620      	mov	r0, r4
 802e730:	f000 f818 	bl	802e764 <__sfp>
 802e734:	2200      	movs	r2, #0
 802e736:	60e0      	str	r0, [r4, #12]
 802e738:	2104      	movs	r1, #4
 802e73a:	6860      	ldr	r0, [r4, #4]
 802e73c:	f7ff ff82 	bl	802e644 <std>
 802e740:	68a0      	ldr	r0, [r4, #8]
 802e742:	2201      	movs	r2, #1
 802e744:	2109      	movs	r1, #9
 802e746:	f7ff ff7d 	bl	802e644 <std>
 802e74a:	68e0      	ldr	r0, [r4, #12]
 802e74c:	2202      	movs	r2, #2
 802e74e:	2112      	movs	r1, #18
 802e750:	f7ff ff78 	bl	802e644 <std>
 802e754:	2301      	movs	r3, #1
 802e756:	61a3      	str	r3, [r4, #24]
 802e758:	e7d2      	b.n	802e700 <__sinit+0xc>
 802e75a:	bf00      	nop
 802e75c:	08031968 	.word	0x08031968
 802e760:	0802e68d 	.word	0x0802e68d

0802e764 <__sfp>:
 802e764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802e766:	4607      	mov	r7, r0
 802e768:	f7ff ffac 	bl	802e6c4 <__sfp_lock_acquire>
 802e76c:	4b1e      	ldr	r3, [pc, #120]	; (802e7e8 <__sfp+0x84>)
 802e76e:	681e      	ldr	r6, [r3, #0]
 802e770:	69b3      	ldr	r3, [r6, #24]
 802e772:	b913      	cbnz	r3, 802e77a <__sfp+0x16>
 802e774:	4630      	mov	r0, r6
 802e776:	f7ff ffbd 	bl	802e6f4 <__sinit>
 802e77a:	3648      	adds	r6, #72	; 0x48
 802e77c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 802e780:	3b01      	subs	r3, #1
 802e782:	d503      	bpl.n	802e78c <__sfp+0x28>
 802e784:	6833      	ldr	r3, [r6, #0]
 802e786:	b30b      	cbz	r3, 802e7cc <__sfp+0x68>
 802e788:	6836      	ldr	r6, [r6, #0]
 802e78a:	e7f7      	b.n	802e77c <__sfp+0x18>
 802e78c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 802e790:	b9d5      	cbnz	r5, 802e7c8 <__sfp+0x64>
 802e792:	4b16      	ldr	r3, [pc, #88]	; (802e7ec <__sfp+0x88>)
 802e794:	60e3      	str	r3, [r4, #12]
 802e796:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802e79a:	6665      	str	r5, [r4, #100]	; 0x64
 802e79c:	f000 f847 	bl	802e82e <__retarget_lock_init_recursive>
 802e7a0:	f7ff ff96 	bl	802e6d0 <__sfp_lock_release>
 802e7a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 802e7a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 802e7ac:	6025      	str	r5, [r4, #0]
 802e7ae:	61a5      	str	r5, [r4, #24]
 802e7b0:	2208      	movs	r2, #8
 802e7b2:	4629      	mov	r1, r5
 802e7b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 802e7b8:	f7ff fc1c 	bl	802dff4 <memset>
 802e7bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 802e7c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 802e7c4:	4620      	mov	r0, r4
 802e7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802e7c8:	3468      	adds	r4, #104	; 0x68
 802e7ca:	e7d9      	b.n	802e780 <__sfp+0x1c>
 802e7cc:	2104      	movs	r1, #4
 802e7ce:	4638      	mov	r0, r7
 802e7d0:	f7ff ff62 	bl	802e698 <__sfmoreglue>
 802e7d4:	4604      	mov	r4, r0
 802e7d6:	6030      	str	r0, [r6, #0]
 802e7d8:	2800      	cmp	r0, #0
 802e7da:	d1d5      	bne.n	802e788 <__sfp+0x24>
 802e7dc:	f7ff ff78 	bl	802e6d0 <__sfp_lock_release>
 802e7e0:	230c      	movs	r3, #12
 802e7e2:	603b      	str	r3, [r7, #0]
 802e7e4:	e7ee      	b.n	802e7c4 <__sfp+0x60>
 802e7e6:	bf00      	nop
 802e7e8:	08031968 	.word	0x08031968
 802e7ec:	ffff0001 	.word	0xffff0001

0802e7f0 <_fwalk_reent>:
 802e7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802e7f4:	4606      	mov	r6, r0
 802e7f6:	4688      	mov	r8, r1
 802e7f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802e7fc:	2700      	movs	r7, #0
 802e7fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802e802:	f1b9 0901 	subs.w	r9, r9, #1
 802e806:	d505      	bpl.n	802e814 <_fwalk_reent+0x24>
 802e808:	6824      	ldr	r4, [r4, #0]
 802e80a:	2c00      	cmp	r4, #0
 802e80c:	d1f7      	bne.n	802e7fe <_fwalk_reent+0xe>
 802e80e:	4638      	mov	r0, r7
 802e810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802e814:	89ab      	ldrh	r3, [r5, #12]
 802e816:	2b01      	cmp	r3, #1
 802e818:	d907      	bls.n	802e82a <_fwalk_reent+0x3a>
 802e81a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802e81e:	3301      	adds	r3, #1
 802e820:	d003      	beq.n	802e82a <_fwalk_reent+0x3a>
 802e822:	4629      	mov	r1, r5
 802e824:	4630      	mov	r0, r6
 802e826:	47c0      	blx	r8
 802e828:	4307      	orrs	r7, r0
 802e82a:	3568      	adds	r5, #104	; 0x68
 802e82c:	e7e9      	b.n	802e802 <_fwalk_reent+0x12>

0802e82e <__retarget_lock_init_recursive>:
 802e82e:	4770      	bx	lr

0802e830 <__retarget_lock_acquire_recursive>:
 802e830:	4770      	bx	lr

0802e832 <__retarget_lock_release_recursive>:
 802e832:	4770      	bx	lr

0802e834 <__swhatbuf_r>:
 802e834:	b570      	push	{r4, r5, r6, lr}
 802e836:	460e      	mov	r6, r1
 802e838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802e83c:	2900      	cmp	r1, #0
 802e83e:	b096      	sub	sp, #88	; 0x58
 802e840:	4614      	mov	r4, r2
 802e842:	461d      	mov	r5, r3
 802e844:	da08      	bge.n	802e858 <__swhatbuf_r+0x24>
 802e846:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 802e84a:	2200      	movs	r2, #0
 802e84c:	602a      	str	r2, [r5, #0]
 802e84e:	061a      	lsls	r2, r3, #24
 802e850:	d410      	bmi.n	802e874 <__swhatbuf_r+0x40>
 802e852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802e856:	e00e      	b.n	802e876 <__swhatbuf_r+0x42>
 802e858:	466a      	mov	r2, sp
 802e85a:	f000 fd0d 	bl	802f278 <_fstat_r>
 802e85e:	2800      	cmp	r0, #0
 802e860:	dbf1      	blt.n	802e846 <__swhatbuf_r+0x12>
 802e862:	9a01      	ldr	r2, [sp, #4]
 802e864:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802e868:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802e86c:	425a      	negs	r2, r3
 802e86e:	415a      	adcs	r2, r3
 802e870:	602a      	str	r2, [r5, #0]
 802e872:	e7ee      	b.n	802e852 <__swhatbuf_r+0x1e>
 802e874:	2340      	movs	r3, #64	; 0x40
 802e876:	2000      	movs	r0, #0
 802e878:	6023      	str	r3, [r4, #0]
 802e87a:	b016      	add	sp, #88	; 0x58
 802e87c:	bd70      	pop	{r4, r5, r6, pc}
	...

0802e880 <__smakebuf_r>:
 802e880:	898b      	ldrh	r3, [r1, #12]
 802e882:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802e884:	079d      	lsls	r5, r3, #30
 802e886:	4606      	mov	r6, r0
 802e888:	460c      	mov	r4, r1
 802e88a:	d507      	bpl.n	802e89c <__smakebuf_r+0x1c>
 802e88c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802e890:	6023      	str	r3, [r4, #0]
 802e892:	6123      	str	r3, [r4, #16]
 802e894:	2301      	movs	r3, #1
 802e896:	6163      	str	r3, [r4, #20]
 802e898:	b002      	add	sp, #8
 802e89a:	bd70      	pop	{r4, r5, r6, pc}
 802e89c:	ab01      	add	r3, sp, #4
 802e89e:	466a      	mov	r2, sp
 802e8a0:	f7ff ffc8 	bl	802e834 <__swhatbuf_r>
 802e8a4:	9900      	ldr	r1, [sp, #0]
 802e8a6:	4605      	mov	r5, r0
 802e8a8:	4630      	mov	r0, r6
 802e8aa:	f7ff fc17 	bl	802e0dc <_malloc_r>
 802e8ae:	b948      	cbnz	r0, 802e8c4 <__smakebuf_r+0x44>
 802e8b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802e8b4:	059a      	lsls	r2, r3, #22
 802e8b6:	d4ef      	bmi.n	802e898 <__smakebuf_r+0x18>
 802e8b8:	f023 0303 	bic.w	r3, r3, #3
 802e8bc:	f043 0302 	orr.w	r3, r3, #2
 802e8c0:	81a3      	strh	r3, [r4, #12]
 802e8c2:	e7e3      	b.n	802e88c <__smakebuf_r+0xc>
 802e8c4:	4b0d      	ldr	r3, [pc, #52]	; (802e8fc <__smakebuf_r+0x7c>)
 802e8c6:	62b3      	str	r3, [r6, #40]	; 0x28
 802e8c8:	89a3      	ldrh	r3, [r4, #12]
 802e8ca:	6020      	str	r0, [r4, #0]
 802e8cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802e8d0:	81a3      	strh	r3, [r4, #12]
 802e8d2:	9b00      	ldr	r3, [sp, #0]
 802e8d4:	6163      	str	r3, [r4, #20]
 802e8d6:	9b01      	ldr	r3, [sp, #4]
 802e8d8:	6120      	str	r0, [r4, #16]
 802e8da:	b15b      	cbz	r3, 802e8f4 <__smakebuf_r+0x74>
 802e8dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802e8e0:	4630      	mov	r0, r6
 802e8e2:	f000 fcdb 	bl	802f29c <_isatty_r>
 802e8e6:	b128      	cbz	r0, 802e8f4 <__smakebuf_r+0x74>
 802e8e8:	89a3      	ldrh	r3, [r4, #12]
 802e8ea:	f023 0303 	bic.w	r3, r3, #3
 802e8ee:	f043 0301 	orr.w	r3, r3, #1
 802e8f2:	81a3      	strh	r3, [r4, #12]
 802e8f4:	89a0      	ldrh	r0, [r4, #12]
 802e8f6:	4305      	orrs	r5, r0
 802e8f8:	81a5      	strh	r5, [r4, #12]
 802e8fa:	e7cd      	b.n	802e898 <__smakebuf_r+0x18>
 802e8fc:	0802e68d 	.word	0x0802e68d

0802e900 <__malloc_lock>:
 802e900:	4801      	ldr	r0, [pc, #4]	; (802e908 <__malloc_lock+0x8>)
 802e902:	f7ff bf95 	b.w	802e830 <__retarget_lock_acquire_recursive>
 802e906:	bf00      	nop
 802e908:	200011fc 	.word	0x200011fc

0802e90c <__malloc_unlock>:
 802e90c:	4801      	ldr	r0, [pc, #4]	; (802e914 <__malloc_unlock+0x8>)
 802e90e:	f7ff bf90 	b.w	802e832 <__retarget_lock_release_recursive>
 802e912:	bf00      	nop
 802e914:	200011fc 	.word	0x200011fc

0802e918 <__ssputs_r>:
 802e918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802e91c:	688e      	ldr	r6, [r1, #8]
 802e91e:	429e      	cmp	r6, r3
 802e920:	4682      	mov	sl, r0
 802e922:	460c      	mov	r4, r1
 802e924:	4690      	mov	r8, r2
 802e926:	461f      	mov	r7, r3
 802e928:	d838      	bhi.n	802e99c <__ssputs_r+0x84>
 802e92a:	898a      	ldrh	r2, [r1, #12]
 802e92c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802e930:	d032      	beq.n	802e998 <__ssputs_r+0x80>
 802e932:	6825      	ldr	r5, [r4, #0]
 802e934:	6909      	ldr	r1, [r1, #16]
 802e936:	eba5 0901 	sub.w	r9, r5, r1
 802e93a:	6965      	ldr	r5, [r4, #20]
 802e93c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802e940:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802e944:	3301      	adds	r3, #1
 802e946:	444b      	add	r3, r9
 802e948:	106d      	asrs	r5, r5, #1
 802e94a:	429d      	cmp	r5, r3
 802e94c:	bf38      	it	cc
 802e94e:	461d      	movcc	r5, r3
 802e950:	0553      	lsls	r3, r2, #21
 802e952:	d531      	bpl.n	802e9b8 <__ssputs_r+0xa0>
 802e954:	4629      	mov	r1, r5
 802e956:	f7ff fbc1 	bl	802e0dc <_malloc_r>
 802e95a:	4606      	mov	r6, r0
 802e95c:	b950      	cbnz	r0, 802e974 <__ssputs_r+0x5c>
 802e95e:	230c      	movs	r3, #12
 802e960:	f8ca 3000 	str.w	r3, [sl]
 802e964:	89a3      	ldrh	r3, [r4, #12]
 802e966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802e96a:	81a3      	strh	r3, [r4, #12]
 802e96c:	f04f 30ff 	mov.w	r0, #4294967295
 802e970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802e974:	6921      	ldr	r1, [r4, #16]
 802e976:	464a      	mov	r2, r9
 802e978:	f000 fcb2 	bl	802f2e0 <memcpy>
 802e97c:	89a3      	ldrh	r3, [r4, #12]
 802e97e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802e982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802e986:	81a3      	strh	r3, [r4, #12]
 802e988:	6126      	str	r6, [r4, #16]
 802e98a:	6165      	str	r5, [r4, #20]
 802e98c:	444e      	add	r6, r9
 802e98e:	eba5 0509 	sub.w	r5, r5, r9
 802e992:	6026      	str	r6, [r4, #0]
 802e994:	60a5      	str	r5, [r4, #8]
 802e996:	463e      	mov	r6, r7
 802e998:	42be      	cmp	r6, r7
 802e99a:	d900      	bls.n	802e99e <__ssputs_r+0x86>
 802e99c:	463e      	mov	r6, r7
 802e99e:	6820      	ldr	r0, [r4, #0]
 802e9a0:	4632      	mov	r2, r6
 802e9a2:	4641      	mov	r1, r8
 802e9a4:	f000 fcaa 	bl	802f2fc <memmove>
 802e9a8:	68a3      	ldr	r3, [r4, #8]
 802e9aa:	1b9b      	subs	r3, r3, r6
 802e9ac:	60a3      	str	r3, [r4, #8]
 802e9ae:	6823      	ldr	r3, [r4, #0]
 802e9b0:	4433      	add	r3, r6
 802e9b2:	6023      	str	r3, [r4, #0]
 802e9b4:	2000      	movs	r0, #0
 802e9b6:	e7db      	b.n	802e970 <__ssputs_r+0x58>
 802e9b8:	462a      	mov	r2, r5
 802e9ba:	f000 fcb9 	bl	802f330 <_realloc_r>
 802e9be:	4606      	mov	r6, r0
 802e9c0:	2800      	cmp	r0, #0
 802e9c2:	d1e1      	bne.n	802e988 <__ssputs_r+0x70>
 802e9c4:	6921      	ldr	r1, [r4, #16]
 802e9c6:	4650      	mov	r0, sl
 802e9c8:	f7ff fb1c 	bl	802e004 <_free_r>
 802e9cc:	e7c7      	b.n	802e95e <__ssputs_r+0x46>
	...

0802e9d0 <_svfiprintf_r>:
 802e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802e9d4:	4698      	mov	r8, r3
 802e9d6:	898b      	ldrh	r3, [r1, #12]
 802e9d8:	061b      	lsls	r3, r3, #24
 802e9da:	b09d      	sub	sp, #116	; 0x74
 802e9dc:	4607      	mov	r7, r0
 802e9de:	460d      	mov	r5, r1
 802e9e0:	4614      	mov	r4, r2
 802e9e2:	d50e      	bpl.n	802ea02 <_svfiprintf_r+0x32>
 802e9e4:	690b      	ldr	r3, [r1, #16]
 802e9e6:	b963      	cbnz	r3, 802ea02 <_svfiprintf_r+0x32>
 802e9e8:	2140      	movs	r1, #64	; 0x40
 802e9ea:	f7ff fb77 	bl	802e0dc <_malloc_r>
 802e9ee:	6028      	str	r0, [r5, #0]
 802e9f0:	6128      	str	r0, [r5, #16]
 802e9f2:	b920      	cbnz	r0, 802e9fe <_svfiprintf_r+0x2e>
 802e9f4:	230c      	movs	r3, #12
 802e9f6:	603b      	str	r3, [r7, #0]
 802e9f8:	f04f 30ff 	mov.w	r0, #4294967295
 802e9fc:	e0d1      	b.n	802eba2 <_svfiprintf_r+0x1d2>
 802e9fe:	2340      	movs	r3, #64	; 0x40
 802ea00:	616b      	str	r3, [r5, #20]
 802ea02:	2300      	movs	r3, #0
 802ea04:	9309      	str	r3, [sp, #36]	; 0x24
 802ea06:	2320      	movs	r3, #32
 802ea08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802ea0c:	f8cd 800c 	str.w	r8, [sp, #12]
 802ea10:	2330      	movs	r3, #48	; 0x30
 802ea12:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 802ebbc <_svfiprintf_r+0x1ec>
 802ea16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802ea1a:	f04f 0901 	mov.w	r9, #1
 802ea1e:	4623      	mov	r3, r4
 802ea20:	469a      	mov	sl, r3
 802ea22:	f813 2b01 	ldrb.w	r2, [r3], #1
 802ea26:	b10a      	cbz	r2, 802ea2c <_svfiprintf_r+0x5c>
 802ea28:	2a25      	cmp	r2, #37	; 0x25
 802ea2a:	d1f9      	bne.n	802ea20 <_svfiprintf_r+0x50>
 802ea2c:	ebba 0b04 	subs.w	fp, sl, r4
 802ea30:	d00b      	beq.n	802ea4a <_svfiprintf_r+0x7a>
 802ea32:	465b      	mov	r3, fp
 802ea34:	4622      	mov	r2, r4
 802ea36:	4629      	mov	r1, r5
 802ea38:	4638      	mov	r0, r7
 802ea3a:	f7ff ff6d 	bl	802e918 <__ssputs_r>
 802ea3e:	3001      	adds	r0, #1
 802ea40:	f000 80aa 	beq.w	802eb98 <_svfiprintf_r+0x1c8>
 802ea44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802ea46:	445a      	add	r2, fp
 802ea48:	9209      	str	r2, [sp, #36]	; 0x24
 802ea4a:	f89a 3000 	ldrb.w	r3, [sl]
 802ea4e:	2b00      	cmp	r3, #0
 802ea50:	f000 80a2 	beq.w	802eb98 <_svfiprintf_r+0x1c8>
 802ea54:	2300      	movs	r3, #0
 802ea56:	f04f 32ff 	mov.w	r2, #4294967295
 802ea5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802ea5e:	f10a 0a01 	add.w	sl, sl, #1
 802ea62:	9304      	str	r3, [sp, #16]
 802ea64:	9307      	str	r3, [sp, #28]
 802ea66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802ea6a:	931a      	str	r3, [sp, #104]	; 0x68
 802ea6c:	4654      	mov	r4, sl
 802ea6e:	2205      	movs	r2, #5
 802ea70:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ea74:	4851      	ldr	r0, [pc, #324]	; (802ebbc <_svfiprintf_r+0x1ec>)
 802ea76:	f7f1 fbbb 	bl	80201f0 <memchr>
 802ea7a:	9a04      	ldr	r2, [sp, #16]
 802ea7c:	b9d8      	cbnz	r0, 802eab6 <_svfiprintf_r+0xe6>
 802ea7e:	06d0      	lsls	r0, r2, #27
 802ea80:	bf44      	itt	mi
 802ea82:	2320      	movmi	r3, #32
 802ea84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802ea88:	0711      	lsls	r1, r2, #28
 802ea8a:	bf44      	itt	mi
 802ea8c:	232b      	movmi	r3, #43	; 0x2b
 802ea8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802ea92:	f89a 3000 	ldrb.w	r3, [sl]
 802ea96:	2b2a      	cmp	r3, #42	; 0x2a
 802ea98:	d015      	beq.n	802eac6 <_svfiprintf_r+0xf6>
 802ea9a:	9a07      	ldr	r2, [sp, #28]
 802ea9c:	4654      	mov	r4, sl
 802ea9e:	2000      	movs	r0, #0
 802eaa0:	f04f 0c0a 	mov.w	ip, #10
 802eaa4:	4621      	mov	r1, r4
 802eaa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 802eaaa:	3b30      	subs	r3, #48	; 0x30
 802eaac:	2b09      	cmp	r3, #9
 802eaae:	d94e      	bls.n	802eb4e <_svfiprintf_r+0x17e>
 802eab0:	b1b0      	cbz	r0, 802eae0 <_svfiprintf_r+0x110>
 802eab2:	9207      	str	r2, [sp, #28]
 802eab4:	e014      	b.n	802eae0 <_svfiprintf_r+0x110>
 802eab6:	eba0 0308 	sub.w	r3, r0, r8
 802eaba:	fa09 f303 	lsl.w	r3, r9, r3
 802eabe:	4313      	orrs	r3, r2
 802eac0:	9304      	str	r3, [sp, #16]
 802eac2:	46a2      	mov	sl, r4
 802eac4:	e7d2      	b.n	802ea6c <_svfiprintf_r+0x9c>
 802eac6:	9b03      	ldr	r3, [sp, #12]
 802eac8:	1d19      	adds	r1, r3, #4
 802eaca:	681b      	ldr	r3, [r3, #0]
 802eacc:	9103      	str	r1, [sp, #12]
 802eace:	2b00      	cmp	r3, #0
 802ead0:	bfbb      	ittet	lt
 802ead2:	425b      	neglt	r3, r3
 802ead4:	f042 0202 	orrlt.w	r2, r2, #2
 802ead8:	9307      	strge	r3, [sp, #28]
 802eada:	9307      	strlt	r3, [sp, #28]
 802eadc:	bfb8      	it	lt
 802eade:	9204      	strlt	r2, [sp, #16]
 802eae0:	7823      	ldrb	r3, [r4, #0]
 802eae2:	2b2e      	cmp	r3, #46	; 0x2e
 802eae4:	d10c      	bne.n	802eb00 <_svfiprintf_r+0x130>
 802eae6:	7863      	ldrb	r3, [r4, #1]
 802eae8:	2b2a      	cmp	r3, #42	; 0x2a
 802eaea:	d135      	bne.n	802eb58 <_svfiprintf_r+0x188>
 802eaec:	9b03      	ldr	r3, [sp, #12]
 802eaee:	1d1a      	adds	r2, r3, #4
 802eaf0:	681b      	ldr	r3, [r3, #0]
 802eaf2:	9203      	str	r2, [sp, #12]
 802eaf4:	2b00      	cmp	r3, #0
 802eaf6:	bfb8      	it	lt
 802eaf8:	f04f 33ff 	movlt.w	r3, #4294967295
 802eafc:	3402      	adds	r4, #2
 802eafe:	9305      	str	r3, [sp, #20]
 802eb00:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 802ebcc <_svfiprintf_r+0x1fc>
 802eb04:	7821      	ldrb	r1, [r4, #0]
 802eb06:	2203      	movs	r2, #3
 802eb08:	4650      	mov	r0, sl
 802eb0a:	f7f1 fb71 	bl	80201f0 <memchr>
 802eb0e:	b140      	cbz	r0, 802eb22 <_svfiprintf_r+0x152>
 802eb10:	2340      	movs	r3, #64	; 0x40
 802eb12:	eba0 000a 	sub.w	r0, r0, sl
 802eb16:	fa03 f000 	lsl.w	r0, r3, r0
 802eb1a:	9b04      	ldr	r3, [sp, #16]
 802eb1c:	4303      	orrs	r3, r0
 802eb1e:	3401      	adds	r4, #1
 802eb20:	9304      	str	r3, [sp, #16]
 802eb22:	f814 1b01 	ldrb.w	r1, [r4], #1
 802eb26:	4826      	ldr	r0, [pc, #152]	; (802ebc0 <_svfiprintf_r+0x1f0>)
 802eb28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802eb2c:	2206      	movs	r2, #6
 802eb2e:	f7f1 fb5f 	bl	80201f0 <memchr>
 802eb32:	2800      	cmp	r0, #0
 802eb34:	d038      	beq.n	802eba8 <_svfiprintf_r+0x1d8>
 802eb36:	4b23      	ldr	r3, [pc, #140]	; (802ebc4 <_svfiprintf_r+0x1f4>)
 802eb38:	bb1b      	cbnz	r3, 802eb82 <_svfiprintf_r+0x1b2>
 802eb3a:	9b03      	ldr	r3, [sp, #12]
 802eb3c:	3307      	adds	r3, #7
 802eb3e:	f023 0307 	bic.w	r3, r3, #7
 802eb42:	3308      	adds	r3, #8
 802eb44:	9303      	str	r3, [sp, #12]
 802eb46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802eb48:	4433      	add	r3, r6
 802eb4a:	9309      	str	r3, [sp, #36]	; 0x24
 802eb4c:	e767      	b.n	802ea1e <_svfiprintf_r+0x4e>
 802eb4e:	fb0c 3202 	mla	r2, ip, r2, r3
 802eb52:	460c      	mov	r4, r1
 802eb54:	2001      	movs	r0, #1
 802eb56:	e7a5      	b.n	802eaa4 <_svfiprintf_r+0xd4>
 802eb58:	2300      	movs	r3, #0
 802eb5a:	3401      	adds	r4, #1
 802eb5c:	9305      	str	r3, [sp, #20]
 802eb5e:	4619      	mov	r1, r3
 802eb60:	f04f 0c0a 	mov.w	ip, #10
 802eb64:	4620      	mov	r0, r4
 802eb66:	f810 2b01 	ldrb.w	r2, [r0], #1
 802eb6a:	3a30      	subs	r2, #48	; 0x30
 802eb6c:	2a09      	cmp	r2, #9
 802eb6e:	d903      	bls.n	802eb78 <_svfiprintf_r+0x1a8>
 802eb70:	2b00      	cmp	r3, #0
 802eb72:	d0c5      	beq.n	802eb00 <_svfiprintf_r+0x130>
 802eb74:	9105      	str	r1, [sp, #20]
 802eb76:	e7c3      	b.n	802eb00 <_svfiprintf_r+0x130>
 802eb78:	fb0c 2101 	mla	r1, ip, r1, r2
 802eb7c:	4604      	mov	r4, r0
 802eb7e:	2301      	movs	r3, #1
 802eb80:	e7f0      	b.n	802eb64 <_svfiprintf_r+0x194>
 802eb82:	ab03      	add	r3, sp, #12
 802eb84:	9300      	str	r3, [sp, #0]
 802eb86:	462a      	mov	r2, r5
 802eb88:	4b0f      	ldr	r3, [pc, #60]	; (802ebc8 <_svfiprintf_r+0x1f8>)
 802eb8a:	a904      	add	r1, sp, #16
 802eb8c:	4638      	mov	r0, r7
 802eb8e:	f3af 8000 	nop.w
 802eb92:	1c42      	adds	r2, r0, #1
 802eb94:	4606      	mov	r6, r0
 802eb96:	d1d6      	bne.n	802eb46 <_svfiprintf_r+0x176>
 802eb98:	89ab      	ldrh	r3, [r5, #12]
 802eb9a:	065b      	lsls	r3, r3, #25
 802eb9c:	f53f af2c 	bmi.w	802e9f8 <_svfiprintf_r+0x28>
 802eba0:	9809      	ldr	r0, [sp, #36]	; 0x24
 802eba2:	b01d      	add	sp, #116	; 0x74
 802eba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802eba8:	ab03      	add	r3, sp, #12
 802ebaa:	9300      	str	r3, [sp, #0]
 802ebac:	462a      	mov	r2, r5
 802ebae:	4b06      	ldr	r3, [pc, #24]	; (802ebc8 <_svfiprintf_r+0x1f8>)
 802ebb0:	a904      	add	r1, sp, #16
 802ebb2:	4638      	mov	r0, r7
 802ebb4:	f000 f9d4 	bl	802ef60 <_printf_i>
 802ebb8:	e7eb      	b.n	802eb92 <_svfiprintf_r+0x1c2>
 802ebba:	bf00      	nop
 802ebbc:	080319cc 	.word	0x080319cc
 802ebc0:	080319d6 	.word	0x080319d6
 802ebc4:	00000000 	.word	0x00000000
 802ebc8:	0802e919 	.word	0x0802e919
 802ebcc:	080319d2 	.word	0x080319d2

0802ebd0 <__sfputc_r>:
 802ebd0:	6893      	ldr	r3, [r2, #8]
 802ebd2:	3b01      	subs	r3, #1
 802ebd4:	2b00      	cmp	r3, #0
 802ebd6:	b410      	push	{r4}
 802ebd8:	6093      	str	r3, [r2, #8]
 802ebda:	da08      	bge.n	802ebee <__sfputc_r+0x1e>
 802ebdc:	6994      	ldr	r4, [r2, #24]
 802ebde:	42a3      	cmp	r3, r4
 802ebe0:	db01      	blt.n	802ebe6 <__sfputc_r+0x16>
 802ebe2:	290a      	cmp	r1, #10
 802ebe4:	d103      	bne.n	802ebee <__sfputc_r+0x1e>
 802ebe6:	f85d 4b04 	ldr.w	r4, [sp], #4
 802ebea:	f7ff bba9 	b.w	802e340 <__swbuf_r>
 802ebee:	6813      	ldr	r3, [r2, #0]
 802ebf0:	1c58      	adds	r0, r3, #1
 802ebf2:	6010      	str	r0, [r2, #0]
 802ebf4:	7019      	strb	r1, [r3, #0]
 802ebf6:	4608      	mov	r0, r1
 802ebf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 802ebfc:	4770      	bx	lr

0802ebfe <__sfputs_r>:
 802ebfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ec00:	4606      	mov	r6, r0
 802ec02:	460f      	mov	r7, r1
 802ec04:	4614      	mov	r4, r2
 802ec06:	18d5      	adds	r5, r2, r3
 802ec08:	42ac      	cmp	r4, r5
 802ec0a:	d101      	bne.n	802ec10 <__sfputs_r+0x12>
 802ec0c:	2000      	movs	r0, #0
 802ec0e:	e007      	b.n	802ec20 <__sfputs_r+0x22>
 802ec10:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ec14:	463a      	mov	r2, r7
 802ec16:	4630      	mov	r0, r6
 802ec18:	f7ff ffda 	bl	802ebd0 <__sfputc_r>
 802ec1c:	1c43      	adds	r3, r0, #1
 802ec1e:	d1f3      	bne.n	802ec08 <__sfputs_r+0xa>
 802ec20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802ec24 <_vfiprintf_r>:
 802ec24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ec28:	460d      	mov	r5, r1
 802ec2a:	b09d      	sub	sp, #116	; 0x74
 802ec2c:	4614      	mov	r4, r2
 802ec2e:	4698      	mov	r8, r3
 802ec30:	4606      	mov	r6, r0
 802ec32:	b118      	cbz	r0, 802ec3c <_vfiprintf_r+0x18>
 802ec34:	6983      	ldr	r3, [r0, #24]
 802ec36:	b90b      	cbnz	r3, 802ec3c <_vfiprintf_r+0x18>
 802ec38:	f7ff fd5c 	bl	802e6f4 <__sinit>
 802ec3c:	4b89      	ldr	r3, [pc, #548]	; (802ee64 <_vfiprintf_r+0x240>)
 802ec3e:	429d      	cmp	r5, r3
 802ec40:	d11b      	bne.n	802ec7a <_vfiprintf_r+0x56>
 802ec42:	6875      	ldr	r5, [r6, #4]
 802ec44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802ec46:	07d9      	lsls	r1, r3, #31
 802ec48:	d405      	bmi.n	802ec56 <_vfiprintf_r+0x32>
 802ec4a:	89ab      	ldrh	r3, [r5, #12]
 802ec4c:	059a      	lsls	r2, r3, #22
 802ec4e:	d402      	bmi.n	802ec56 <_vfiprintf_r+0x32>
 802ec50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802ec52:	f7ff fded 	bl	802e830 <__retarget_lock_acquire_recursive>
 802ec56:	89ab      	ldrh	r3, [r5, #12]
 802ec58:	071b      	lsls	r3, r3, #28
 802ec5a:	d501      	bpl.n	802ec60 <_vfiprintf_r+0x3c>
 802ec5c:	692b      	ldr	r3, [r5, #16]
 802ec5e:	b9eb      	cbnz	r3, 802ec9c <_vfiprintf_r+0x78>
 802ec60:	4629      	mov	r1, r5
 802ec62:	4630      	mov	r0, r6
 802ec64:	f7ff fbbe 	bl	802e3e4 <__swsetup_r>
 802ec68:	b1c0      	cbz	r0, 802ec9c <_vfiprintf_r+0x78>
 802ec6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802ec6c:	07dc      	lsls	r4, r3, #31
 802ec6e:	d50e      	bpl.n	802ec8e <_vfiprintf_r+0x6a>
 802ec70:	f04f 30ff 	mov.w	r0, #4294967295
 802ec74:	b01d      	add	sp, #116	; 0x74
 802ec76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ec7a:	4b7b      	ldr	r3, [pc, #492]	; (802ee68 <_vfiprintf_r+0x244>)
 802ec7c:	429d      	cmp	r5, r3
 802ec7e:	d101      	bne.n	802ec84 <_vfiprintf_r+0x60>
 802ec80:	68b5      	ldr	r5, [r6, #8]
 802ec82:	e7df      	b.n	802ec44 <_vfiprintf_r+0x20>
 802ec84:	4b79      	ldr	r3, [pc, #484]	; (802ee6c <_vfiprintf_r+0x248>)
 802ec86:	429d      	cmp	r5, r3
 802ec88:	bf08      	it	eq
 802ec8a:	68f5      	ldreq	r5, [r6, #12]
 802ec8c:	e7da      	b.n	802ec44 <_vfiprintf_r+0x20>
 802ec8e:	89ab      	ldrh	r3, [r5, #12]
 802ec90:	0598      	lsls	r0, r3, #22
 802ec92:	d4ed      	bmi.n	802ec70 <_vfiprintf_r+0x4c>
 802ec94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802ec96:	f7ff fdcc 	bl	802e832 <__retarget_lock_release_recursive>
 802ec9a:	e7e9      	b.n	802ec70 <_vfiprintf_r+0x4c>
 802ec9c:	2300      	movs	r3, #0
 802ec9e:	9309      	str	r3, [sp, #36]	; 0x24
 802eca0:	2320      	movs	r3, #32
 802eca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802eca6:	f8cd 800c 	str.w	r8, [sp, #12]
 802ecaa:	2330      	movs	r3, #48	; 0x30
 802ecac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 802ee70 <_vfiprintf_r+0x24c>
 802ecb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802ecb4:	f04f 0901 	mov.w	r9, #1
 802ecb8:	4623      	mov	r3, r4
 802ecba:	469a      	mov	sl, r3
 802ecbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 802ecc0:	b10a      	cbz	r2, 802ecc6 <_vfiprintf_r+0xa2>
 802ecc2:	2a25      	cmp	r2, #37	; 0x25
 802ecc4:	d1f9      	bne.n	802ecba <_vfiprintf_r+0x96>
 802ecc6:	ebba 0b04 	subs.w	fp, sl, r4
 802ecca:	d00b      	beq.n	802ece4 <_vfiprintf_r+0xc0>
 802eccc:	465b      	mov	r3, fp
 802ecce:	4622      	mov	r2, r4
 802ecd0:	4629      	mov	r1, r5
 802ecd2:	4630      	mov	r0, r6
 802ecd4:	f7ff ff93 	bl	802ebfe <__sfputs_r>
 802ecd8:	3001      	adds	r0, #1
 802ecda:	f000 80aa 	beq.w	802ee32 <_vfiprintf_r+0x20e>
 802ecde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802ece0:	445a      	add	r2, fp
 802ece2:	9209      	str	r2, [sp, #36]	; 0x24
 802ece4:	f89a 3000 	ldrb.w	r3, [sl]
 802ece8:	2b00      	cmp	r3, #0
 802ecea:	f000 80a2 	beq.w	802ee32 <_vfiprintf_r+0x20e>
 802ecee:	2300      	movs	r3, #0
 802ecf0:	f04f 32ff 	mov.w	r2, #4294967295
 802ecf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802ecf8:	f10a 0a01 	add.w	sl, sl, #1
 802ecfc:	9304      	str	r3, [sp, #16]
 802ecfe:	9307      	str	r3, [sp, #28]
 802ed00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802ed04:	931a      	str	r3, [sp, #104]	; 0x68
 802ed06:	4654      	mov	r4, sl
 802ed08:	2205      	movs	r2, #5
 802ed0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ed0e:	4858      	ldr	r0, [pc, #352]	; (802ee70 <_vfiprintf_r+0x24c>)
 802ed10:	f7f1 fa6e 	bl	80201f0 <memchr>
 802ed14:	9a04      	ldr	r2, [sp, #16]
 802ed16:	b9d8      	cbnz	r0, 802ed50 <_vfiprintf_r+0x12c>
 802ed18:	06d1      	lsls	r1, r2, #27
 802ed1a:	bf44      	itt	mi
 802ed1c:	2320      	movmi	r3, #32
 802ed1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802ed22:	0713      	lsls	r3, r2, #28
 802ed24:	bf44      	itt	mi
 802ed26:	232b      	movmi	r3, #43	; 0x2b
 802ed28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802ed2c:	f89a 3000 	ldrb.w	r3, [sl]
 802ed30:	2b2a      	cmp	r3, #42	; 0x2a
 802ed32:	d015      	beq.n	802ed60 <_vfiprintf_r+0x13c>
 802ed34:	9a07      	ldr	r2, [sp, #28]
 802ed36:	4654      	mov	r4, sl
 802ed38:	2000      	movs	r0, #0
 802ed3a:	f04f 0c0a 	mov.w	ip, #10
 802ed3e:	4621      	mov	r1, r4
 802ed40:	f811 3b01 	ldrb.w	r3, [r1], #1
 802ed44:	3b30      	subs	r3, #48	; 0x30
 802ed46:	2b09      	cmp	r3, #9
 802ed48:	d94e      	bls.n	802ede8 <_vfiprintf_r+0x1c4>
 802ed4a:	b1b0      	cbz	r0, 802ed7a <_vfiprintf_r+0x156>
 802ed4c:	9207      	str	r2, [sp, #28]
 802ed4e:	e014      	b.n	802ed7a <_vfiprintf_r+0x156>
 802ed50:	eba0 0308 	sub.w	r3, r0, r8
 802ed54:	fa09 f303 	lsl.w	r3, r9, r3
 802ed58:	4313      	orrs	r3, r2
 802ed5a:	9304      	str	r3, [sp, #16]
 802ed5c:	46a2      	mov	sl, r4
 802ed5e:	e7d2      	b.n	802ed06 <_vfiprintf_r+0xe2>
 802ed60:	9b03      	ldr	r3, [sp, #12]
 802ed62:	1d19      	adds	r1, r3, #4
 802ed64:	681b      	ldr	r3, [r3, #0]
 802ed66:	9103      	str	r1, [sp, #12]
 802ed68:	2b00      	cmp	r3, #0
 802ed6a:	bfbb      	ittet	lt
 802ed6c:	425b      	neglt	r3, r3
 802ed6e:	f042 0202 	orrlt.w	r2, r2, #2
 802ed72:	9307      	strge	r3, [sp, #28]
 802ed74:	9307      	strlt	r3, [sp, #28]
 802ed76:	bfb8      	it	lt
 802ed78:	9204      	strlt	r2, [sp, #16]
 802ed7a:	7823      	ldrb	r3, [r4, #0]
 802ed7c:	2b2e      	cmp	r3, #46	; 0x2e
 802ed7e:	d10c      	bne.n	802ed9a <_vfiprintf_r+0x176>
 802ed80:	7863      	ldrb	r3, [r4, #1]
 802ed82:	2b2a      	cmp	r3, #42	; 0x2a
 802ed84:	d135      	bne.n	802edf2 <_vfiprintf_r+0x1ce>
 802ed86:	9b03      	ldr	r3, [sp, #12]
 802ed88:	1d1a      	adds	r2, r3, #4
 802ed8a:	681b      	ldr	r3, [r3, #0]
 802ed8c:	9203      	str	r2, [sp, #12]
 802ed8e:	2b00      	cmp	r3, #0
 802ed90:	bfb8      	it	lt
 802ed92:	f04f 33ff 	movlt.w	r3, #4294967295
 802ed96:	3402      	adds	r4, #2
 802ed98:	9305      	str	r3, [sp, #20]
 802ed9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 802ee80 <_vfiprintf_r+0x25c>
 802ed9e:	7821      	ldrb	r1, [r4, #0]
 802eda0:	2203      	movs	r2, #3
 802eda2:	4650      	mov	r0, sl
 802eda4:	f7f1 fa24 	bl	80201f0 <memchr>
 802eda8:	b140      	cbz	r0, 802edbc <_vfiprintf_r+0x198>
 802edaa:	2340      	movs	r3, #64	; 0x40
 802edac:	eba0 000a 	sub.w	r0, r0, sl
 802edb0:	fa03 f000 	lsl.w	r0, r3, r0
 802edb4:	9b04      	ldr	r3, [sp, #16]
 802edb6:	4303      	orrs	r3, r0
 802edb8:	3401      	adds	r4, #1
 802edba:	9304      	str	r3, [sp, #16]
 802edbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 802edc0:	482c      	ldr	r0, [pc, #176]	; (802ee74 <_vfiprintf_r+0x250>)
 802edc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802edc6:	2206      	movs	r2, #6
 802edc8:	f7f1 fa12 	bl	80201f0 <memchr>
 802edcc:	2800      	cmp	r0, #0
 802edce:	d03f      	beq.n	802ee50 <_vfiprintf_r+0x22c>
 802edd0:	4b29      	ldr	r3, [pc, #164]	; (802ee78 <_vfiprintf_r+0x254>)
 802edd2:	bb1b      	cbnz	r3, 802ee1c <_vfiprintf_r+0x1f8>
 802edd4:	9b03      	ldr	r3, [sp, #12]
 802edd6:	3307      	adds	r3, #7
 802edd8:	f023 0307 	bic.w	r3, r3, #7
 802eddc:	3308      	adds	r3, #8
 802edde:	9303      	str	r3, [sp, #12]
 802ede0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802ede2:	443b      	add	r3, r7
 802ede4:	9309      	str	r3, [sp, #36]	; 0x24
 802ede6:	e767      	b.n	802ecb8 <_vfiprintf_r+0x94>
 802ede8:	fb0c 3202 	mla	r2, ip, r2, r3
 802edec:	460c      	mov	r4, r1
 802edee:	2001      	movs	r0, #1
 802edf0:	e7a5      	b.n	802ed3e <_vfiprintf_r+0x11a>
 802edf2:	2300      	movs	r3, #0
 802edf4:	3401      	adds	r4, #1
 802edf6:	9305      	str	r3, [sp, #20]
 802edf8:	4619      	mov	r1, r3
 802edfa:	f04f 0c0a 	mov.w	ip, #10
 802edfe:	4620      	mov	r0, r4
 802ee00:	f810 2b01 	ldrb.w	r2, [r0], #1
 802ee04:	3a30      	subs	r2, #48	; 0x30
 802ee06:	2a09      	cmp	r2, #9
 802ee08:	d903      	bls.n	802ee12 <_vfiprintf_r+0x1ee>
 802ee0a:	2b00      	cmp	r3, #0
 802ee0c:	d0c5      	beq.n	802ed9a <_vfiprintf_r+0x176>
 802ee0e:	9105      	str	r1, [sp, #20]
 802ee10:	e7c3      	b.n	802ed9a <_vfiprintf_r+0x176>
 802ee12:	fb0c 2101 	mla	r1, ip, r1, r2
 802ee16:	4604      	mov	r4, r0
 802ee18:	2301      	movs	r3, #1
 802ee1a:	e7f0      	b.n	802edfe <_vfiprintf_r+0x1da>
 802ee1c:	ab03      	add	r3, sp, #12
 802ee1e:	9300      	str	r3, [sp, #0]
 802ee20:	462a      	mov	r2, r5
 802ee22:	4b16      	ldr	r3, [pc, #88]	; (802ee7c <_vfiprintf_r+0x258>)
 802ee24:	a904      	add	r1, sp, #16
 802ee26:	4630      	mov	r0, r6
 802ee28:	f3af 8000 	nop.w
 802ee2c:	4607      	mov	r7, r0
 802ee2e:	1c78      	adds	r0, r7, #1
 802ee30:	d1d6      	bne.n	802ede0 <_vfiprintf_r+0x1bc>
 802ee32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802ee34:	07d9      	lsls	r1, r3, #31
 802ee36:	d405      	bmi.n	802ee44 <_vfiprintf_r+0x220>
 802ee38:	89ab      	ldrh	r3, [r5, #12]
 802ee3a:	059a      	lsls	r2, r3, #22
 802ee3c:	d402      	bmi.n	802ee44 <_vfiprintf_r+0x220>
 802ee3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802ee40:	f7ff fcf7 	bl	802e832 <__retarget_lock_release_recursive>
 802ee44:	89ab      	ldrh	r3, [r5, #12]
 802ee46:	065b      	lsls	r3, r3, #25
 802ee48:	f53f af12 	bmi.w	802ec70 <_vfiprintf_r+0x4c>
 802ee4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 802ee4e:	e711      	b.n	802ec74 <_vfiprintf_r+0x50>
 802ee50:	ab03      	add	r3, sp, #12
 802ee52:	9300      	str	r3, [sp, #0]
 802ee54:	462a      	mov	r2, r5
 802ee56:	4b09      	ldr	r3, [pc, #36]	; (802ee7c <_vfiprintf_r+0x258>)
 802ee58:	a904      	add	r1, sp, #16
 802ee5a:	4630      	mov	r0, r6
 802ee5c:	f000 f880 	bl	802ef60 <_printf_i>
 802ee60:	e7e4      	b.n	802ee2c <_vfiprintf_r+0x208>
 802ee62:	bf00      	nop
 802ee64:	0803198c 	.word	0x0803198c
 802ee68:	080319ac 	.word	0x080319ac
 802ee6c:	0803196c 	.word	0x0803196c
 802ee70:	080319cc 	.word	0x080319cc
 802ee74:	080319d6 	.word	0x080319d6
 802ee78:	00000000 	.word	0x00000000
 802ee7c:	0802ebff 	.word	0x0802ebff
 802ee80:	080319d2 	.word	0x080319d2

0802ee84 <_printf_common>:
 802ee84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802ee88:	4616      	mov	r6, r2
 802ee8a:	4699      	mov	r9, r3
 802ee8c:	688a      	ldr	r2, [r1, #8]
 802ee8e:	690b      	ldr	r3, [r1, #16]
 802ee90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802ee94:	4293      	cmp	r3, r2
 802ee96:	bfb8      	it	lt
 802ee98:	4613      	movlt	r3, r2
 802ee9a:	6033      	str	r3, [r6, #0]
 802ee9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 802eea0:	4607      	mov	r7, r0
 802eea2:	460c      	mov	r4, r1
 802eea4:	b10a      	cbz	r2, 802eeaa <_printf_common+0x26>
 802eea6:	3301      	adds	r3, #1
 802eea8:	6033      	str	r3, [r6, #0]
 802eeaa:	6823      	ldr	r3, [r4, #0]
 802eeac:	0699      	lsls	r1, r3, #26
 802eeae:	bf42      	ittt	mi
 802eeb0:	6833      	ldrmi	r3, [r6, #0]
 802eeb2:	3302      	addmi	r3, #2
 802eeb4:	6033      	strmi	r3, [r6, #0]
 802eeb6:	6825      	ldr	r5, [r4, #0]
 802eeb8:	f015 0506 	ands.w	r5, r5, #6
 802eebc:	d106      	bne.n	802eecc <_printf_common+0x48>
 802eebe:	f104 0a19 	add.w	sl, r4, #25
 802eec2:	68e3      	ldr	r3, [r4, #12]
 802eec4:	6832      	ldr	r2, [r6, #0]
 802eec6:	1a9b      	subs	r3, r3, r2
 802eec8:	42ab      	cmp	r3, r5
 802eeca:	dc26      	bgt.n	802ef1a <_printf_common+0x96>
 802eecc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 802eed0:	1e13      	subs	r3, r2, #0
 802eed2:	6822      	ldr	r2, [r4, #0]
 802eed4:	bf18      	it	ne
 802eed6:	2301      	movne	r3, #1
 802eed8:	0692      	lsls	r2, r2, #26
 802eeda:	d42b      	bmi.n	802ef34 <_printf_common+0xb0>
 802eedc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802eee0:	4649      	mov	r1, r9
 802eee2:	4638      	mov	r0, r7
 802eee4:	47c0      	blx	r8
 802eee6:	3001      	adds	r0, #1
 802eee8:	d01e      	beq.n	802ef28 <_printf_common+0xa4>
 802eeea:	6823      	ldr	r3, [r4, #0]
 802eeec:	68e5      	ldr	r5, [r4, #12]
 802eeee:	6832      	ldr	r2, [r6, #0]
 802eef0:	f003 0306 	and.w	r3, r3, #6
 802eef4:	2b04      	cmp	r3, #4
 802eef6:	bf08      	it	eq
 802eef8:	1aad      	subeq	r5, r5, r2
 802eefa:	68a3      	ldr	r3, [r4, #8]
 802eefc:	6922      	ldr	r2, [r4, #16]
 802eefe:	bf0c      	ite	eq
 802ef00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802ef04:	2500      	movne	r5, #0
 802ef06:	4293      	cmp	r3, r2
 802ef08:	bfc4      	itt	gt
 802ef0a:	1a9b      	subgt	r3, r3, r2
 802ef0c:	18ed      	addgt	r5, r5, r3
 802ef0e:	2600      	movs	r6, #0
 802ef10:	341a      	adds	r4, #26
 802ef12:	42b5      	cmp	r5, r6
 802ef14:	d11a      	bne.n	802ef4c <_printf_common+0xc8>
 802ef16:	2000      	movs	r0, #0
 802ef18:	e008      	b.n	802ef2c <_printf_common+0xa8>
 802ef1a:	2301      	movs	r3, #1
 802ef1c:	4652      	mov	r2, sl
 802ef1e:	4649      	mov	r1, r9
 802ef20:	4638      	mov	r0, r7
 802ef22:	47c0      	blx	r8
 802ef24:	3001      	adds	r0, #1
 802ef26:	d103      	bne.n	802ef30 <_printf_common+0xac>
 802ef28:	f04f 30ff 	mov.w	r0, #4294967295
 802ef2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802ef30:	3501      	adds	r5, #1
 802ef32:	e7c6      	b.n	802eec2 <_printf_common+0x3e>
 802ef34:	18e1      	adds	r1, r4, r3
 802ef36:	1c5a      	adds	r2, r3, #1
 802ef38:	2030      	movs	r0, #48	; 0x30
 802ef3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802ef3e:	4422      	add	r2, r4
 802ef40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802ef44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802ef48:	3302      	adds	r3, #2
 802ef4a:	e7c7      	b.n	802eedc <_printf_common+0x58>
 802ef4c:	2301      	movs	r3, #1
 802ef4e:	4622      	mov	r2, r4
 802ef50:	4649      	mov	r1, r9
 802ef52:	4638      	mov	r0, r7
 802ef54:	47c0      	blx	r8
 802ef56:	3001      	adds	r0, #1
 802ef58:	d0e6      	beq.n	802ef28 <_printf_common+0xa4>
 802ef5a:	3601      	adds	r6, #1
 802ef5c:	e7d9      	b.n	802ef12 <_printf_common+0x8e>
	...

0802ef60 <_printf_i>:
 802ef60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802ef64:	7e0f      	ldrb	r7, [r1, #24]
 802ef66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 802ef68:	2f78      	cmp	r7, #120	; 0x78
 802ef6a:	4691      	mov	r9, r2
 802ef6c:	4680      	mov	r8, r0
 802ef6e:	460c      	mov	r4, r1
 802ef70:	469a      	mov	sl, r3
 802ef72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 802ef76:	d807      	bhi.n	802ef88 <_printf_i+0x28>
 802ef78:	2f62      	cmp	r7, #98	; 0x62
 802ef7a:	d80a      	bhi.n	802ef92 <_printf_i+0x32>
 802ef7c:	2f00      	cmp	r7, #0
 802ef7e:	f000 80d8 	beq.w	802f132 <_printf_i+0x1d2>
 802ef82:	2f58      	cmp	r7, #88	; 0x58
 802ef84:	f000 80a3 	beq.w	802f0ce <_printf_i+0x16e>
 802ef88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802ef8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 802ef90:	e03a      	b.n	802f008 <_printf_i+0xa8>
 802ef92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802ef96:	2b15      	cmp	r3, #21
 802ef98:	d8f6      	bhi.n	802ef88 <_printf_i+0x28>
 802ef9a:	a101      	add	r1, pc, #4	; (adr r1, 802efa0 <_printf_i+0x40>)
 802ef9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802efa0:	0802eff9 	.word	0x0802eff9
 802efa4:	0802f00d 	.word	0x0802f00d
 802efa8:	0802ef89 	.word	0x0802ef89
 802efac:	0802ef89 	.word	0x0802ef89
 802efb0:	0802ef89 	.word	0x0802ef89
 802efb4:	0802ef89 	.word	0x0802ef89
 802efb8:	0802f00d 	.word	0x0802f00d
 802efbc:	0802ef89 	.word	0x0802ef89
 802efc0:	0802ef89 	.word	0x0802ef89
 802efc4:	0802ef89 	.word	0x0802ef89
 802efc8:	0802ef89 	.word	0x0802ef89
 802efcc:	0802f119 	.word	0x0802f119
 802efd0:	0802f03d 	.word	0x0802f03d
 802efd4:	0802f0fb 	.word	0x0802f0fb
 802efd8:	0802ef89 	.word	0x0802ef89
 802efdc:	0802ef89 	.word	0x0802ef89
 802efe0:	0802f13b 	.word	0x0802f13b
 802efe4:	0802ef89 	.word	0x0802ef89
 802efe8:	0802f03d 	.word	0x0802f03d
 802efec:	0802ef89 	.word	0x0802ef89
 802eff0:	0802ef89 	.word	0x0802ef89
 802eff4:	0802f103 	.word	0x0802f103
 802eff8:	682b      	ldr	r3, [r5, #0]
 802effa:	1d1a      	adds	r2, r3, #4
 802effc:	681b      	ldr	r3, [r3, #0]
 802effe:	602a      	str	r2, [r5, #0]
 802f000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802f004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802f008:	2301      	movs	r3, #1
 802f00a:	e0a3      	b.n	802f154 <_printf_i+0x1f4>
 802f00c:	6820      	ldr	r0, [r4, #0]
 802f00e:	6829      	ldr	r1, [r5, #0]
 802f010:	0606      	lsls	r6, r0, #24
 802f012:	f101 0304 	add.w	r3, r1, #4
 802f016:	d50a      	bpl.n	802f02e <_printf_i+0xce>
 802f018:	680e      	ldr	r6, [r1, #0]
 802f01a:	602b      	str	r3, [r5, #0]
 802f01c:	2e00      	cmp	r6, #0
 802f01e:	da03      	bge.n	802f028 <_printf_i+0xc8>
 802f020:	232d      	movs	r3, #45	; 0x2d
 802f022:	4276      	negs	r6, r6
 802f024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802f028:	485e      	ldr	r0, [pc, #376]	; (802f1a4 <_printf_i+0x244>)
 802f02a:	230a      	movs	r3, #10
 802f02c:	e019      	b.n	802f062 <_printf_i+0x102>
 802f02e:	680e      	ldr	r6, [r1, #0]
 802f030:	602b      	str	r3, [r5, #0]
 802f032:	f010 0f40 	tst.w	r0, #64	; 0x40
 802f036:	bf18      	it	ne
 802f038:	b236      	sxthne	r6, r6
 802f03a:	e7ef      	b.n	802f01c <_printf_i+0xbc>
 802f03c:	682b      	ldr	r3, [r5, #0]
 802f03e:	6820      	ldr	r0, [r4, #0]
 802f040:	1d19      	adds	r1, r3, #4
 802f042:	6029      	str	r1, [r5, #0]
 802f044:	0601      	lsls	r1, r0, #24
 802f046:	d501      	bpl.n	802f04c <_printf_i+0xec>
 802f048:	681e      	ldr	r6, [r3, #0]
 802f04a:	e002      	b.n	802f052 <_printf_i+0xf2>
 802f04c:	0646      	lsls	r6, r0, #25
 802f04e:	d5fb      	bpl.n	802f048 <_printf_i+0xe8>
 802f050:	881e      	ldrh	r6, [r3, #0]
 802f052:	4854      	ldr	r0, [pc, #336]	; (802f1a4 <_printf_i+0x244>)
 802f054:	2f6f      	cmp	r7, #111	; 0x6f
 802f056:	bf0c      	ite	eq
 802f058:	2308      	moveq	r3, #8
 802f05a:	230a      	movne	r3, #10
 802f05c:	2100      	movs	r1, #0
 802f05e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802f062:	6865      	ldr	r5, [r4, #4]
 802f064:	60a5      	str	r5, [r4, #8]
 802f066:	2d00      	cmp	r5, #0
 802f068:	bfa2      	ittt	ge
 802f06a:	6821      	ldrge	r1, [r4, #0]
 802f06c:	f021 0104 	bicge.w	r1, r1, #4
 802f070:	6021      	strge	r1, [r4, #0]
 802f072:	b90e      	cbnz	r6, 802f078 <_printf_i+0x118>
 802f074:	2d00      	cmp	r5, #0
 802f076:	d04d      	beq.n	802f114 <_printf_i+0x1b4>
 802f078:	4615      	mov	r5, r2
 802f07a:	fbb6 f1f3 	udiv	r1, r6, r3
 802f07e:	fb03 6711 	mls	r7, r3, r1, r6
 802f082:	5dc7      	ldrb	r7, [r0, r7]
 802f084:	f805 7d01 	strb.w	r7, [r5, #-1]!
 802f088:	4637      	mov	r7, r6
 802f08a:	42bb      	cmp	r3, r7
 802f08c:	460e      	mov	r6, r1
 802f08e:	d9f4      	bls.n	802f07a <_printf_i+0x11a>
 802f090:	2b08      	cmp	r3, #8
 802f092:	d10b      	bne.n	802f0ac <_printf_i+0x14c>
 802f094:	6823      	ldr	r3, [r4, #0]
 802f096:	07de      	lsls	r6, r3, #31
 802f098:	d508      	bpl.n	802f0ac <_printf_i+0x14c>
 802f09a:	6923      	ldr	r3, [r4, #16]
 802f09c:	6861      	ldr	r1, [r4, #4]
 802f09e:	4299      	cmp	r1, r3
 802f0a0:	bfde      	ittt	le
 802f0a2:	2330      	movle	r3, #48	; 0x30
 802f0a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 802f0a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 802f0ac:	1b52      	subs	r2, r2, r5
 802f0ae:	6122      	str	r2, [r4, #16]
 802f0b0:	f8cd a000 	str.w	sl, [sp]
 802f0b4:	464b      	mov	r3, r9
 802f0b6:	aa03      	add	r2, sp, #12
 802f0b8:	4621      	mov	r1, r4
 802f0ba:	4640      	mov	r0, r8
 802f0bc:	f7ff fee2 	bl	802ee84 <_printf_common>
 802f0c0:	3001      	adds	r0, #1
 802f0c2:	d14c      	bne.n	802f15e <_printf_i+0x1fe>
 802f0c4:	f04f 30ff 	mov.w	r0, #4294967295
 802f0c8:	b004      	add	sp, #16
 802f0ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802f0ce:	4835      	ldr	r0, [pc, #212]	; (802f1a4 <_printf_i+0x244>)
 802f0d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 802f0d4:	6829      	ldr	r1, [r5, #0]
 802f0d6:	6823      	ldr	r3, [r4, #0]
 802f0d8:	f851 6b04 	ldr.w	r6, [r1], #4
 802f0dc:	6029      	str	r1, [r5, #0]
 802f0de:	061d      	lsls	r5, r3, #24
 802f0e0:	d514      	bpl.n	802f10c <_printf_i+0x1ac>
 802f0e2:	07df      	lsls	r7, r3, #31
 802f0e4:	bf44      	itt	mi
 802f0e6:	f043 0320 	orrmi.w	r3, r3, #32
 802f0ea:	6023      	strmi	r3, [r4, #0]
 802f0ec:	b91e      	cbnz	r6, 802f0f6 <_printf_i+0x196>
 802f0ee:	6823      	ldr	r3, [r4, #0]
 802f0f0:	f023 0320 	bic.w	r3, r3, #32
 802f0f4:	6023      	str	r3, [r4, #0]
 802f0f6:	2310      	movs	r3, #16
 802f0f8:	e7b0      	b.n	802f05c <_printf_i+0xfc>
 802f0fa:	6823      	ldr	r3, [r4, #0]
 802f0fc:	f043 0320 	orr.w	r3, r3, #32
 802f100:	6023      	str	r3, [r4, #0]
 802f102:	2378      	movs	r3, #120	; 0x78
 802f104:	4828      	ldr	r0, [pc, #160]	; (802f1a8 <_printf_i+0x248>)
 802f106:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 802f10a:	e7e3      	b.n	802f0d4 <_printf_i+0x174>
 802f10c:	0659      	lsls	r1, r3, #25
 802f10e:	bf48      	it	mi
 802f110:	b2b6      	uxthmi	r6, r6
 802f112:	e7e6      	b.n	802f0e2 <_printf_i+0x182>
 802f114:	4615      	mov	r5, r2
 802f116:	e7bb      	b.n	802f090 <_printf_i+0x130>
 802f118:	682b      	ldr	r3, [r5, #0]
 802f11a:	6826      	ldr	r6, [r4, #0]
 802f11c:	6961      	ldr	r1, [r4, #20]
 802f11e:	1d18      	adds	r0, r3, #4
 802f120:	6028      	str	r0, [r5, #0]
 802f122:	0635      	lsls	r5, r6, #24
 802f124:	681b      	ldr	r3, [r3, #0]
 802f126:	d501      	bpl.n	802f12c <_printf_i+0x1cc>
 802f128:	6019      	str	r1, [r3, #0]
 802f12a:	e002      	b.n	802f132 <_printf_i+0x1d2>
 802f12c:	0670      	lsls	r0, r6, #25
 802f12e:	d5fb      	bpl.n	802f128 <_printf_i+0x1c8>
 802f130:	8019      	strh	r1, [r3, #0]
 802f132:	2300      	movs	r3, #0
 802f134:	6123      	str	r3, [r4, #16]
 802f136:	4615      	mov	r5, r2
 802f138:	e7ba      	b.n	802f0b0 <_printf_i+0x150>
 802f13a:	682b      	ldr	r3, [r5, #0]
 802f13c:	1d1a      	adds	r2, r3, #4
 802f13e:	602a      	str	r2, [r5, #0]
 802f140:	681d      	ldr	r5, [r3, #0]
 802f142:	6862      	ldr	r2, [r4, #4]
 802f144:	2100      	movs	r1, #0
 802f146:	4628      	mov	r0, r5
 802f148:	f7f1 f852 	bl	80201f0 <memchr>
 802f14c:	b108      	cbz	r0, 802f152 <_printf_i+0x1f2>
 802f14e:	1b40      	subs	r0, r0, r5
 802f150:	6060      	str	r0, [r4, #4]
 802f152:	6863      	ldr	r3, [r4, #4]
 802f154:	6123      	str	r3, [r4, #16]
 802f156:	2300      	movs	r3, #0
 802f158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802f15c:	e7a8      	b.n	802f0b0 <_printf_i+0x150>
 802f15e:	6923      	ldr	r3, [r4, #16]
 802f160:	462a      	mov	r2, r5
 802f162:	4649      	mov	r1, r9
 802f164:	4640      	mov	r0, r8
 802f166:	47d0      	blx	sl
 802f168:	3001      	adds	r0, #1
 802f16a:	d0ab      	beq.n	802f0c4 <_printf_i+0x164>
 802f16c:	6823      	ldr	r3, [r4, #0]
 802f16e:	079b      	lsls	r3, r3, #30
 802f170:	d413      	bmi.n	802f19a <_printf_i+0x23a>
 802f172:	68e0      	ldr	r0, [r4, #12]
 802f174:	9b03      	ldr	r3, [sp, #12]
 802f176:	4298      	cmp	r0, r3
 802f178:	bfb8      	it	lt
 802f17a:	4618      	movlt	r0, r3
 802f17c:	e7a4      	b.n	802f0c8 <_printf_i+0x168>
 802f17e:	2301      	movs	r3, #1
 802f180:	4632      	mov	r2, r6
 802f182:	4649      	mov	r1, r9
 802f184:	4640      	mov	r0, r8
 802f186:	47d0      	blx	sl
 802f188:	3001      	adds	r0, #1
 802f18a:	d09b      	beq.n	802f0c4 <_printf_i+0x164>
 802f18c:	3501      	adds	r5, #1
 802f18e:	68e3      	ldr	r3, [r4, #12]
 802f190:	9903      	ldr	r1, [sp, #12]
 802f192:	1a5b      	subs	r3, r3, r1
 802f194:	42ab      	cmp	r3, r5
 802f196:	dcf2      	bgt.n	802f17e <_printf_i+0x21e>
 802f198:	e7eb      	b.n	802f172 <_printf_i+0x212>
 802f19a:	2500      	movs	r5, #0
 802f19c:	f104 0619 	add.w	r6, r4, #25
 802f1a0:	e7f5      	b.n	802f18e <_printf_i+0x22e>
 802f1a2:	bf00      	nop
 802f1a4:	080319dd 	.word	0x080319dd
 802f1a8:	080319ee 	.word	0x080319ee

0802f1ac <__sread>:
 802f1ac:	b510      	push	{r4, lr}
 802f1ae:	460c      	mov	r4, r1
 802f1b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802f1b4:	f000 f8ec 	bl	802f390 <_read_r>
 802f1b8:	2800      	cmp	r0, #0
 802f1ba:	bfab      	itete	ge
 802f1bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802f1be:	89a3      	ldrhlt	r3, [r4, #12]
 802f1c0:	181b      	addge	r3, r3, r0
 802f1c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802f1c6:	bfac      	ite	ge
 802f1c8:	6563      	strge	r3, [r4, #84]	; 0x54
 802f1ca:	81a3      	strhlt	r3, [r4, #12]
 802f1cc:	bd10      	pop	{r4, pc}

0802f1ce <__swrite>:
 802f1ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802f1d2:	461f      	mov	r7, r3
 802f1d4:	898b      	ldrh	r3, [r1, #12]
 802f1d6:	05db      	lsls	r3, r3, #23
 802f1d8:	4605      	mov	r5, r0
 802f1da:	460c      	mov	r4, r1
 802f1dc:	4616      	mov	r6, r2
 802f1de:	d505      	bpl.n	802f1ec <__swrite+0x1e>
 802f1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802f1e4:	2302      	movs	r3, #2
 802f1e6:	2200      	movs	r2, #0
 802f1e8:	f000 f868 	bl	802f2bc <_lseek_r>
 802f1ec:	89a3      	ldrh	r3, [r4, #12]
 802f1ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802f1f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802f1f6:	81a3      	strh	r3, [r4, #12]
 802f1f8:	4632      	mov	r2, r6
 802f1fa:	463b      	mov	r3, r7
 802f1fc:	4628      	mov	r0, r5
 802f1fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802f202:	f000 b817 	b.w	802f234 <_write_r>

0802f206 <__sseek>:
 802f206:	b510      	push	{r4, lr}
 802f208:	460c      	mov	r4, r1
 802f20a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802f20e:	f000 f855 	bl	802f2bc <_lseek_r>
 802f212:	1c43      	adds	r3, r0, #1
 802f214:	89a3      	ldrh	r3, [r4, #12]
 802f216:	bf15      	itete	ne
 802f218:	6560      	strne	r0, [r4, #84]	; 0x54
 802f21a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802f21e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802f222:	81a3      	strheq	r3, [r4, #12]
 802f224:	bf18      	it	ne
 802f226:	81a3      	strhne	r3, [r4, #12]
 802f228:	bd10      	pop	{r4, pc}

0802f22a <__sclose>:
 802f22a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802f22e:	f000 b813 	b.w	802f258 <_close_r>
	...

0802f234 <_write_r>:
 802f234:	b538      	push	{r3, r4, r5, lr}
 802f236:	4d07      	ldr	r5, [pc, #28]	; (802f254 <_write_r+0x20>)
 802f238:	4604      	mov	r4, r0
 802f23a:	4608      	mov	r0, r1
 802f23c:	4611      	mov	r1, r2
 802f23e:	2200      	movs	r2, #0
 802f240:	602a      	str	r2, [r5, #0]
 802f242:	461a      	mov	r2, r3
 802f244:	f7f2 fed0 	bl	8021fe8 <_write>
 802f248:	1c43      	adds	r3, r0, #1
 802f24a:	d102      	bne.n	802f252 <_write_r+0x1e>
 802f24c:	682b      	ldr	r3, [r5, #0]
 802f24e:	b103      	cbz	r3, 802f252 <_write_r+0x1e>
 802f250:	6023      	str	r3, [r4, #0]
 802f252:	bd38      	pop	{r3, r4, r5, pc}
 802f254:	20001200 	.word	0x20001200

0802f258 <_close_r>:
 802f258:	b538      	push	{r3, r4, r5, lr}
 802f25a:	4d06      	ldr	r5, [pc, #24]	; (802f274 <_close_r+0x1c>)
 802f25c:	2300      	movs	r3, #0
 802f25e:	4604      	mov	r4, r0
 802f260:	4608      	mov	r0, r1
 802f262:	602b      	str	r3, [r5, #0]
 802f264:	f7f2 fedc 	bl	8022020 <_close>
 802f268:	1c43      	adds	r3, r0, #1
 802f26a:	d102      	bne.n	802f272 <_close_r+0x1a>
 802f26c:	682b      	ldr	r3, [r5, #0]
 802f26e:	b103      	cbz	r3, 802f272 <_close_r+0x1a>
 802f270:	6023      	str	r3, [r4, #0]
 802f272:	bd38      	pop	{r3, r4, r5, pc}
 802f274:	20001200 	.word	0x20001200

0802f278 <_fstat_r>:
 802f278:	b538      	push	{r3, r4, r5, lr}
 802f27a:	4d07      	ldr	r5, [pc, #28]	; (802f298 <_fstat_r+0x20>)
 802f27c:	2300      	movs	r3, #0
 802f27e:	4604      	mov	r4, r0
 802f280:	4608      	mov	r0, r1
 802f282:	4611      	mov	r1, r2
 802f284:	602b      	str	r3, [r5, #0]
 802f286:	f7f2 fed7 	bl	8022038 <_fstat>
 802f28a:	1c43      	adds	r3, r0, #1
 802f28c:	d102      	bne.n	802f294 <_fstat_r+0x1c>
 802f28e:	682b      	ldr	r3, [r5, #0]
 802f290:	b103      	cbz	r3, 802f294 <_fstat_r+0x1c>
 802f292:	6023      	str	r3, [r4, #0]
 802f294:	bd38      	pop	{r3, r4, r5, pc}
 802f296:	bf00      	nop
 802f298:	20001200 	.word	0x20001200

0802f29c <_isatty_r>:
 802f29c:	b538      	push	{r3, r4, r5, lr}
 802f29e:	4d06      	ldr	r5, [pc, #24]	; (802f2b8 <_isatty_r+0x1c>)
 802f2a0:	2300      	movs	r3, #0
 802f2a2:	4604      	mov	r4, r0
 802f2a4:	4608      	mov	r0, r1
 802f2a6:	602b      	str	r3, [r5, #0]
 802f2a8:	f7f2 fed6 	bl	8022058 <_isatty>
 802f2ac:	1c43      	adds	r3, r0, #1
 802f2ae:	d102      	bne.n	802f2b6 <_isatty_r+0x1a>
 802f2b0:	682b      	ldr	r3, [r5, #0]
 802f2b2:	b103      	cbz	r3, 802f2b6 <_isatty_r+0x1a>
 802f2b4:	6023      	str	r3, [r4, #0]
 802f2b6:	bd38      	pop	{r3, r4, r5, pc}
 802f2b8:	20001200 	.word	0x20001200

0802f2bc <_lseek_r>:
 802f2bc:	b538      	push	{r3, r4, r5, lr}
 802f2be:	4d07      	ldr	r5, [pc, #28]	; (802f2dc <_lseek_r+0x20>)
 802f2c0:	4604      	mov	r4, r0
 802f2c2:	4608      	mov	r0, r1
 802f2c4:	4611      	mov	r1, r2
 802f2c6:	2200      	movs	r2, #0
 802f2c8:	602a      	str	r2, [r5, #0]
 802f2ca:	461a      	mov	r2, r3
 802f2cc:	f7f2 fecf 	bl	802206e <_lseek>
 802f2d0:	1c43      	adds	r3, r0, #1
 802f2d2:	d102      	bne.n	802f2da <_lseek_r+0x1e>
 802f2d4:	682b      	ldr	r3, [r5, #0]
 802f2d6:	b103      	cbz	r3, 802f2da <_lseek_r+0x1e>
 802f2d8:	6023      	str	r3, [r4, #0]
 802f2da:	bd38      	pop	{r3, r4, r5, pc}
 802f2dc:	20001200 	.word	0x20001200

0802f2e0 <memcpy>:
 802f2e0:	440a      	add	r2, r1
 802f2e2:	4291      	cmp	r1, r2
 802f2e4:	f100 33ff 	add.w	r3, r0, #4294967295
 802f2e8:	d100      	bne.n	802f2ec <memcpy+0xc>
 802f2ea:	4770      	bx	lr
 802f2ec:	b510      	push	{r4, lr}
 802f2ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 802f2f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 802f2f6:	4291      	cmp	r1, r2
 802f2f8:	d1f9      	bne.n	802f2ee <memcpy+0xe>
 802f2fa:	bd10      	pop	{r4, pc}

0802f2fc <memmove>:
 802f2fc:	4288      	cmp	r0, r1
 802f2fe:	b510      	push	{r4, lr}
 802f300:	eb01 0402 	add.w	r4, r1, r2
 802f304:	d902      	bls.n	802f30c <memmove+0x10>
 802f306:	4284      	cmp	r4, r0
 802f308:	4623      	mov	r3, r4
 802f30a:	d807      	bhi.n	802f31c <memmove+0x20>
 802f30c:	1e43      	subs	r3, r0, #1
 802f30e:	42a1      	cmp	r1, r4
 802f310:	d008      	beq.n	802f324 <memmove+0x28>
 802f312:	f811 2b01 	ldrb.w	r2, [r1], #1
 802f316:	f803 2f01 	strb.w	r2, [r3, #1]!
 802f31a:	e7f8      	b.n	802f30e <memmove+0x12>
 802f31c:	4402      	add	r2, r0
 802f31e:	4601      	mov	r1, r0
 802f320:	428a      	cmp	r2, r1
 802f322:	d100      	bne.n	802f326 <memmove+0x2a>
 802f324:	bd10      	pop	{r4, pc}
 802f326:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802f32a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802f32e:	e7f7      	b.n	802f320 <memmove+0x24>

0802f330 <_realloc_r>:
 802f330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802f334:	4680      	mov	r8, r0
 802f336:	4614      	mov	r4, r2
 802f338:	460e      	mov	r6, r1
 802f33a:	b921      	cbnz	r1, 802f346 <_realloc_r+0x16>
 802f33c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802f340:	4611      	mov	r1, r2
 802f342:	f7fe becb 	b.w	802e0dc <_malloc_r>
 802f346:	b92a      	cbnz	r2, 802f354 <_realloc_r+0x24>
 802f348:	f7fe fe5c 	bl	802e004 <_free_r>
 802f34c:	4625      	mov	r5, r4
 802f34e:	4628      	mov	r0, r5
 802f350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802f354:	f000 f82e 	bl	802f3b4 <_malloc_usable_size_r>
 802f358:	4284      	cmp	r4, r0
 802f35a:	4607      	mov	r7, r0
 802f35c:	d802      	bhi.n	802f364 <_realloc_r+0x34>
 802f35e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802f362:	d812      	bhi.n	802f38a <_realloc_r+0x5a>
 802f364:	4621      	mov	r1, r4
 802f366:	4640      	mov	r0, r8
 802f368:	f7fe feb8 	bl	802e0dc <_malloc_r>
 802f36c:	4605      	mov	r5, r0
 802f36e:	2800      	cmp	r0, #0
 802f370:	d0ed      	beq.n	802f34e <_realloc_r+0x1e>
 802f372:	42bc      	cmp	r4, r7
 802f374:	4622      	mov	r2, r4
 802f376:	4631      	mov	r1, r6
 802f378:	bf28      	it	cs
 802f37a:	463a      	movcs	r2, r7
 802f37c:	f7ff ffb0 	bl	802f2e0 <memcpy>
 802f380:	4631      	mov	r1, r6
 802f382:	4640      	mov	r0, r8
 802f384:	f7fe fe3e 	bl	802e004 <_free_r>
 802f388:	e7e1      	b.n	802f34e <_realloc_r+0x1e>
 802f38a:	4635      	mov	r5, r6
 802f38c:	e7df      	b.n	802f34e <_realloc_r+0x1e>
	...

0802f390 <_read_r>:
 802f390:	b538      	push	{r3, r4, r5, lr}
 802f392:	4d07      	ldr	r5, [pc, #28]	; (802f3b0 <_read_r+0x20>)
 802f394:	4604      	mov	r4, r0
 802f396:	4608      	mov	r0, r1
 802f398:	4611      	mov	r1, r2
 802f39a:	2200      	movs	r2, #0
 802f39c:	602a      	str	r2, [r5, #0]
 802f39e:	461a      	mov	r2, r3
 802f3a0:	f7f2 fe05 	bl	8021fae <_read>
 802f3a4:	1c43      	adds	r3, r0, #1
 802f3a6:	d102      	bne.n	802f3ae <_read_r+0x1e>
 802f3a8:	682b      	ldr	r3, [r5, #0]
 802f3aa:	b103      	cbz	r3, 802f3ae <_read_r+0x1e>
 802f3ac:	6023      	str	r3, [r4, #0]
 802f3ae:	bd38      	pop	{r3, r4, r5, pc}
 802f3b0:	20001200 	.word	0x20001200

0802f3b4 <_malloc_usable_size_r>:
 802f3b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802f3b8:	1f18      	subs	r0, r3, #4
 802f3ba:	2b00      	cmp	r3, #0
 802f3bc:	bfbc      	itt	lt
 802f3be:	580b      	ldrlt	r3, [r1, r0]
 802f3c0:	18c0      	addlt	r0, r0, r3
 802f3c2:	4770      	bx	lr

0802f3c4 <_init>:
 802f3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802f3c6:	bf00      	nop
 802f3c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802f3ca:	bc08      	pop	{r3}
 802f3cc:	469e      	mov	lr, r3
 802f3ce:	4770      	bx	lr

0802f3d0 <_fini>:
 802f3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802f3d2:	bf00      	nop
 802f3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802f3d6:	bc08      	pop	{r3}
 802f3d8:	469e      	mov	lr, r3
 802f3da:	4770      	bx	lr
