\hypertarget{group__PWR__CR__register__alias}{}\doxysection{P\+WR CR Register alias address}
\label{group__PWR__CR__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
Collaboration diagram for P\+WR CR Register alias address\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__PWR__CR__register__alias}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}\label{group__PWR__CR__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\#define {\bfseries D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}\label{group__PWR__CR__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\#define {\bfseries C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32U) + (D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4U))
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_gae731170c1675c5471fc06501228905b0}\label{group__PWR__CR__register__alias_gae731170c1675c5471fc06501228905b0}} 
\#define {\bfseries P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_ga49f51ef8285a6be76fd204d49a00709c}\label{group__PWR__CR__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\#define {\bfseries C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32U) + (P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4U))
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}\label{group__PWR__CR__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}} 
\#define {\bfseries V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group__PWR__CR__register__alias_ga98bf66513495732b9b3ee21f182e1591}\label{group__PWR__CR__register__alias_ga98bf66513495732b9b3ee21f182e1591}} 
\#define {\bfseries C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32U) + (V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
