{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version " "Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:44:33 2006 " "Info: Processing started: Thu May 11 09:44:33 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lvdt_interface -c lvdt_interface " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lvdt_interface -c lvdt_interface" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] register clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\] 125.63 MHz 7.96 ns Internal " "Info: Clock \"clk\" has Internal fmax of 125.63 MHz between source register \"clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]\" and destination register \"clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\]\" (period= 7.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.501 ns + Longest register register " "Info: + Longest register to register delay is 7.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] 1 REG LC3_2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC3_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.713 ns) 1.882 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00018\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out 2 COMB LC9_1_N1 1 " "Info: 2: + IC(1.025 ns) + CELL(0.713 ns) = 1.882 ns; Loc. = LC9_1_N1; Fanout = 1; COMB Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00018\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.738 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } "" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/cmpchain.tdf" 113 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.713 ns) 2.849 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00018\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC4_1_N1 2 " "Info: 3: + IC(0.254 ns) + CELL(0.713 ns) = 2.849 ns; Loc. = LC4_1_N1; Fanout = 2; COMB Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|lpm_compare:\$00018\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "0.967 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } "" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/cmpchain.tdf" 113 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.796 ns) 3.899 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr 4 COMB LC5_1_N1 9 " "Info: 4: + IC(0.254 ns) + CELL(0.796 ns) = 3.899 ns; Loc. = LC5_1_N1; Fanout = 9; COMB Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.050 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 1420 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.444 ns) 7.501 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\] 5 REG LC7_2_N1 3 " "Info: 5: + IC(3.158 ns) + CELL(0.444 ns) = 7.501 ns; Loc. = LC7_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.602 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 37.46 % ) " "Info: Total cell delay = 2.810 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.691 ns ( 62.54 % ) " "Info: Total interconnect delay = 4.691 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "7.501 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.501 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } { 0.000ns 1.025ns 0.254ns 0.254ns 3.158ns } { 0.144ns 0.713ns 0.713ns 0.796ns 0.444ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 100 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\] 2 REG LC7_2_N1 3 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC7_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.137 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 100 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] 2 REG LC3_2_N1 3 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.137 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "7.501 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.501 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } { 0.000ns 1.025ns 0.254ns 0.254ns 3.158ns } { 0.144ns 0.713ns 0.713ns 0.796ns 0.444ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\] rst clk 4.751 ns register " "Info: tsu for register \"clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\]\" (data pin = \"rst\", clock pin = \"clk\") is 4.751 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.018 ns + Longest pin register " "Info: + Longest pin to register delay is 7.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.360 ns) 1.360 ns rst 1 PIN PIN_F12 32 " "Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_F12; Fanout = 32; PIN Node = 'rst'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { rst } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 208 448 616 224 "rst" "" } { 416 568 632 432 "rst" "" } { 200 616 641 216 "rst" "" } { 424 296 360 440 "rst" "" } { 952 376 448 968 "rst" "" } { 952 1008 1080 968 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.713 ns) 3.416 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr 2 COMB LC5_1_N1 9 " "Info: 2: + IC(1.343 ns) + CELL(0.713 ns) = 3.416 ns; Loc. = LC5_1_N1; Fanout = 9; COMB Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|pre_sclr'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.056 ns" { rst clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 1420 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.444 ns) 7.018 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\] 3 REG LC10_2_N1 3 " "Info: 3: + IC(3.158 ns) + CELL(0.444 ns) = 7.018 ns; Loc. = LC10_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.602 ns" { clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.517 ns ( 35.86 % ) " "Info: Total cell delay = 2.517 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 64.14 % ) " "Info: Total interconnect delay = 4.501 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "7.018 ns" { rst clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.018 ns" { rst rst~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } { 0.000ns 0.000ns 1.343ns 3.158ns } { 0.000ns 1.360ns 0.713ns 0.444ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 100 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\] 2 REG LC10_2_N1 3 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC10_2_N1; Fanout = 3; REG Node = 'clk_divider:inst4\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.137 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "7.018 ns" { rst clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.018 ns" { rst rst~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } { 0.000ns 0.000ns 1.343ns 3.158ns } { 0.000ns 1.360ns 0.713ns 0.444ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sample_demod2 inst12 6.609 ns register " "Info: tco from clock \"clk\" to destination pin \"sample_demod2\" through register \"inst12\" is 6.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 100 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns inst12 2 REG LC7_14_P2 10 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC7_14_P2; Fanout = 10; REG Node = 'inst12'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.137 ns" { clk inst12 } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 1120 1104 1168 1200 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk inst12 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 inst12 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 1120 1104 1168 1200 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.883 ns + Longest register pin " "Info: + Longest register to pin delay is 3.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns inst12 1 REG LC7_14_P2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC7_14_P2; Fanout = 10; REG Node = 'inst12'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { inst12 } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 1120 1104 1168 1200 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(2.410 ns) 3.883 ns sample_demod2 2 PIN PIN_R20 0 " "Info: 2: + IC(1.329 ns) + CELL(2.410 ns) = 3.883 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'sample_demod2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.739 ns" { inst12 sample_demod2 } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 1136 1256 1432 1152 "sample_demod2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 65.77 % ) " "Info: Total cell delay = 2.554 ns ( 65.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 34.23 % ) " "Info: Total interconnect delay = 1.329 ns ( 34.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.883 ns" { inst12 sample_demod2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.883 ns" { inst12 sample_demod2 } { 0.000ns 1.329ns } { 0.144ns 2.410ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk inst12 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 inst12 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "3.883 ns" { inst12 sample_demod2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.883 ns" { inst12 sample_demod2 } { 0.000ns 1.329ns } { 0.144ns 2.410ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] rst clk -0.248 ns register " "Info: th for register \"sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is -0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 100 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { clk } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 192 448 616 208 "clk" "" } { 448 568 632 464 "clk" "" } { 184 616 656 200 "clk" "" } { 680 424 488 696 "clk" "" } { 680 1056 1120 696 "clk" "" } { 456 296 360 472 "clk" "" } { 296 416 440 312 "clk" "" } { 296 288 312 312 "clk" "" } { 296 160 184 312 "clk" "" } { 816 576 624 832 "clk" "" } { 984 376 448 1000 "clk" "" } { 1144 416 472 1160 "clk" "" } { 824 1208 1256 840 "clk" "" } { 984 1008 1080 1000 "clk" "" } { 1144 1048 1104 1160 "clk" "" } { 448 904 960 464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] 2 REG LC3_3_N1 4 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_3_N1; Fanout = 4; REG Node = 'sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.137 ns" { clk sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.978 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.360 ns) 1.360 ns rst 1 PIN PIN_F12 32 " "Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_F12; Fanout = 32; PIN Node = 'rst'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "" { rst } "NODE_NAME" } "" } } { "lvdt_interface.bdf" "" { Schematic "D:/qdesigns_5_1/sub_designs/lvdt_interface/lvdt_interface.bdf" { { 208 448 616 224 "rst" "" } { 416 568 632 432 "rst" "" } { 200 616 641 216 "rst" "" } { 424 296 360 440 "rst" "" } { 952 376 448 968 "rst" "" } { 952 1008 1080 968 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.444 ns) 2.978 ns sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\] 2 REG LC3_3_N1 4 " "Info: 2: + IC(1.174 ns) + CELL(0.444 ns) = 2.978 ns; Loc. = LC3_3_N1; Fanout = 4; REG Node = 'sine_step_sequencer:inst5\|lpm_counter:lpm_counter_component\|alt_synch_counter:wysi_counter\|sload_path\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "1.618 ns" { rst sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.804 ns ( 60.58 % ) " "Info: Total cell delay = 1.804 ns ( 60.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 39.42 % ) " "Info: Total interconnect delay = 1.174 ns ( 39.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.978 ns" { rst sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.978 ns" { rst rst~out0 sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.174ns } { 0.000ns 1.360ns 0.444ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.427 ns" { clk sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lvdt_interface" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/lvdt_interface/db/lvdt_interface.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/lvdt_interface/" "" "2.978 ns" { rst sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.978 ns" { rst rst~out0 sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] } { 0.000ns 0.000ns 1.174ns } { 0.000ns 1.360ns 0.444ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:44:35 2006 " "Info: Processing ended: Thu May 11 09:44:35 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
