// Seed: 2082617662
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9
);
  assign id_6 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3
);
  parameter [1 : -1  < ""] id_5 = 1;
  wire id_6 = id_6;
  wire \id_7 ;
  logic id_8 = id_5, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign \id_7 = id_1;
endmodule
