-makelib ies_lib/xpm -sv \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_blk_mem_gen_0_0/sim/UFBmod_blk_mem_gen_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_7 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_0/sim/UFBmod_xlconstant_0_0.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_fifo_generator_0_0/sim/UFBmod_fifo_generator_0_0.v" \
-endlib
-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_gate_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_counter_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_counter_binary_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_c_counter_binary_0_0/sim/UFBmod_c_counter_binary_0_0.vhd" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_FFT_rx09_to_Decoder_0_0/sim/UFBmod_FFT_rx09_to_Decoder_0_0.vhd" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_UFBmod_rx09_Decoder_0_0/sim/UFBmod_UFBmod_rx09_Decoder_0_0.vhd" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_Decoder_rx09_to_FIFO_0_0/sim/UFBmod_Decoder_rx09_to_FIFO_0_0.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_acc_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/9f2d/hdl/xbip_dsp48_acc_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_accum_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/ad2e/hdl/xbip_accum_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_accum_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/4f2e/hdl/c_accum_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_c_accum_0_0/sim/UFBmod_c_accum_0_0.vhd" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_mult_gen_0_0/sim/UFBmod_mult_gen_0_0.vhd" \
-endlib
-makelib ies_lib/axi_utils_v2_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/floating_point_v7_0_17 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/096f/hdl/floating_point_v7_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_mult_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/490d/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/div_gen_v5_1_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/f5d9/hdl/div_gen_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_div_gen_0_0/sim/UFBmod_div_gen_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_1/sim/UFBmod_xlconstant_0_1.v" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_2/sim/UFBmod_xlconstant_0_2.v" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_3/sim/UFBmod_xlconstant_0_3.v" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_blk_mem_gen_0_1/sim/UFBmod_blk_mem_gen_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_mult_gen_0_2/sim/UFBmod_mult_gen_0_2.vhd" \
-endlib
-makelib ies_lib/xlslice_v1_0_2 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlslice_0_0/sim/UFBmod_xlslice_0_0.v" \
-endlib
-makelib ies_lib/c_mux_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_shift_ram_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_c_shift_ram_0_0/sim/UFBmod_c_shift_ram_0_0.vhd" \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/sim/UFBmod.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

