Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\TL_PACMAN\nios_arch.qsys --block-symbol-file --output-directory=D:\TL_PACMAN\nios_arch --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading TL_PACMAN/nios_arch.qsys
Progress: Reading input file
Progress: Adding TERASIC_SRAM_0 [TERASIC_SRAM 1.0]
Progress: Parameterizing module TERASIC_SRAM_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_arch.nios_arch: Module dependency loop involving: "clk_0" (clock_source 18.0)
Warning: nios_arch.TERASIC_SRAM: The sim_verilog fileset must specify the top-level module name.
Warning: nios_arch.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\TL_PACMAN\nios_arch.qsys --synthesis=VHDL --output-directory=D:\TL_PACMAN\nios_arch\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading TL_PACMAN/nios_arch.qsys
Progress: Reading input file
Progress: Adding TERASIC_SRAM_0 [TERASIC_SRAM 1.0]
Progress: Parameterizing module TERASIC_SRAM_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_arch.nios_arch: Module dependency loop involving: "clk_0" (clock_source 18.0)
Warning: nios_arch.TERASIC_SRAM: The sim_verilog fileset must specify the top-level module name.
Warning: nios_arch.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_arch: Generating nios_arch "nios_arch" for QUARTUS_SYNTH
Info: TERASIC_SRAM_0: "nios_arch" instantiated TERASIC_SRAM "TERASIC_SRAM_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_arch_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_arch_nios2_qsys_0 --dir=C:/Users/moreira_ben/AppData/Local/Temp/alt7812_3831495604717220574.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga/18.0/quartus/bin64 --verilog --config=C:/Users/moreira_ben/AppData/Local/Temp/alt7812_3831495604717220574.dir/0003_nios2_qsys_0_gen//nios_arch_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.10.08 16:51:42 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.10.08 16:51:42 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.10.08 16:51:43 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.10.08 16:51:43 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.10.08 16:51:43 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.10.08 16:51:43 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.10.08 16:51:44 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.10.08 16:51:44 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.10.08 16:51:45 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_arch_nios2_qsys_0'
Info: nios2_qsys_0: "nios_arch" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_arch_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_arch_onchip_memory2_0 --dir=C:/Users/moreira_ben/AppData/Local/Temp/alt7812_3831495604717220574.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/moreira_ben/AppData/Local/Temp/alt7812_3831495604717220574.dir/0004_onchip_memory2_0_gen//nios_arch_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_arch_onchip_memory2_0'
Info: onchip_memory2_0: "nios_arch" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_arch" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "nios_arch" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: TERASIC_SRAM_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "TERASIC_SRAM_0_avalon_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: TERASIC_SRAM_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "TERASIC_SRAM_0_avalon_slave_agent"
Info: TERASIC_SRAM_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "TERASIC_SRAM_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: TERASIC_SRAM_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "TERASIC_SRAM_0_avalon_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/TL_PACMAN/nios_arch/synthesis/submodules/altera_merlin_arbitrator.sv
Info: TERASIC_SRAM_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "TERASIC_SRAM_0_avalon_slave_rsp_width_adapter"
Info: Reusing file D:/TL_PACMAN/nios_arch/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/TL_PACMAN/nios_arch/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios_arch: Done "nios_arch" with 24 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
