@online{AXISpecification,
  author = "ARM",
  title = "$IHI0022H_amba_axi_protocol_spec.pdf$",
  url = "https://beep.metid.polimi.it/web/2018-19-embedded-systems-1-william-fornaciari-/documenti-e-media?p_p_id=20&p_p_lifecycle=0&p_p_state=normal&p_p_mode=view&_20_struts_action=%2Fdocument_library%2Fview_file_entry&_20_redirect=https%3A%2F%2Fbeep.metid.polimi.it%2Fweb%2F2018-19-embedded-systems-1-william-fornaciari-%2Fdocumenti-e-media%3Fp_p_id%3D20%26p_p_lifecycle%3D0%26p_p_state%3Dnormal%26p_p_mode%3Dview%26_20_entryEnd%3D20%26_20_displayStyle%3Dlist%26_20_viewEntries%3D1%26_20_viewFolders%3D1%26_20_expandFolder%3D0%26_20_folderStart%3D0%26_20_action%3DbrowseFolder%26_20_struts_action%3D%252Fdocument_library%252Fview%26_20_folderEnd%3D20%26_20_entryStart%3D0%26_20_folderId%3D197422972%26%23p_20&_20_fileEntryId=197423679&#p_20",
  keywordks = "Documentation, AXI interconnects, AXI4, AXI4-Lite, Specifications"
}

@online{vivadoGuide,
  author = "Vivado Xilinx",
  title = "ug1037-vivado-axi-reference-guide.pdf",
  url = "https://beep.metid.polimi.it/web/2018-19-embedded-systems-1-william-fornaciari-/documenti-e-media?p_p_id=20&p_p_lifecycle=0&p_p_state=normal&p_p_mode=view&_20_struts_action=%2Fdocument_library%2Fview_file_entry&_20_redirect=https%3A%2F%2Fbeep.metid.polimi.it%2Fweb%2F2018-19-embedded-systems-1-william-fornaciari-%2Fdocumenti-e-media%3Fp_p_id%3D20%26p_p_lifecycle%3D0%26p_p_state%3Dnormal%26p_p_mode%3Dview%26_20_entryEnd%3D20%26_20_displayStyle%3Dlist%26_20_viewEntries%3D1%26_20_viewFolders%3D1%26_20_expandFolder%3D0%26_20_folderStart%3D0%26_20_action%3DbrowseFolder%26_20_struts_action%3D%252Fdocument_library%252Fview%26_20_folderEnd%3D20%26_20_entryStart%3D0%26_20_folderId%3D197422972%26%23p_20&_20_fileEntryId=197423705&#p_20",
  keywordks = "Documentation, AXI interconnects, Vivado, Xilinx"
}

@online{allaboutcircuits,
  author = "Stephen St Michael",
  title = "AXI Interconnects Tutorial: Multiple AXI Masters and Slaves in Digital Logic",
  url = "https://www.allaboutcircuits.com/technical-articles/what-are-axi-interconnects-tutorial-master-slave-digital-logic/",
  keywordks = "AXI interconnects, schema, AXI4, esemplification"
}

@online{AXIInterconnectGuide,
    author = "Vivado XIlinx",
    title = "AXI Interconnect v2.1 LogiCORE IP Product Guide",
    url = "https://www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf",
    keywords = "AXI interconnects, IP, LogiCORE"
}

@online{AXIUartguide,
    author = "Vivado Xilinx",
    title = "AXI UART Lite v2.0 LogiCORE IP Product Guide",
    url = "https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf",
    keywords = "Uart, IP, LogiCORE, Product Guide"
}

@online{UartBasics,
    author = "Scott Campbell",
    title = "Basics of UART communication",
    url = "https://www.circuitbasics.com/basics-uart-communication",
    keywords = "Uart"
}
