{
    "vlsi.builtins.is_complete": false,
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X61M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x61m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x61m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X20M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x20m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x20m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X22M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x22m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x22m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X50M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x50m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x50m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X26M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x26m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x26m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X59M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x59m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x59m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X20M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x20m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x20m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB512X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb512x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb512x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X61M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x61m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x61m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X72M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x72m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x72m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TSDN28HPCPUHDB32X33M4MWA",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/LEF/tsdn28hpcpuhdb32x33m4mwa_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/GDSII/tsdn28hpcpuhdb32x33m4mwa_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/VERILOG/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X61M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x61m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x61m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X20M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x20m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x20m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X22M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x22m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x22m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB256X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb256x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X50M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x50m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x50m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X26M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x26m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x26m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X64M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x64m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x64m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X59M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x59m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x59m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB128X20M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x20m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb128x20m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB512X12M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb512x12m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb512x12m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X61M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x61m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x61m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TS1N28HPCPUHDHVTB64X72M4SWBSO",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x72m4swbso_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/GDSII/ts1n28hpcpuhdhvtb64x72m4swbso_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/VERILOG/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "TSDN28HPCPUHDB32X33M4MWA",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/LEF/tsdn28hpcpuhdb32x33m4mwa_170a.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/GDSII/tsdn28hpcpuhdb32x33m4mwa_170a.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "TSMC"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.99 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/VERILOG/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        }
    ],
    "vlsi.technology.extra_libraries_meta": "append"
}