Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 29 16:16:27 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    26          
DPIR-1     Warning           Asynchronous driver check      16          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.154        0.000                      0                   71        0.202        0.000                      0                   71        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.154        0.000                      0                   71        0.202        0.000                      0                   71        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 5.539ns (70.420%)  route 2.327ns (29.580%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     5.085    A/clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  A/left_motor_reg[9]/Q
                         net (fo=6, routed)           0.582     6.185    A/m0/pwm_0/A[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    10.026 r  A/m0/pwm_0/count_duty0/P[17]
                         net (fo=2, routed)           1.142    11.169    A/m0/pwm_0/count_duty0_n_88
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.293 r  A/m0/pwm_0/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.293    A/m0/pwm_0/PWM0_carry_i_5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.694 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.694    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.808    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.602    12.638    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.313    12.951 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    12.951    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y39         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.448    14.789    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDCE (Setup_fdce_C_D)        0.077    15.105    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 A/r_IN_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 5.555ns (71.414%)  route 2.224ns (28.586%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     5.085    A/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  A/r_IN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  A/r_IN_reg[1]/Q
                         net (fo=4, routed)           0.757     6.360    A/m1/pwm_0/A[1]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      3.841    10.201 r  A/m1/pwm_0/count_duty0/P[20]
                         net (fo=2, routed)           1.167    11.368    A/m1/pwm_0/count_duty0_n_85
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.124    11.492 r  A/m1/pwm_0/PWM0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    11.492    A/m1/pwm_0/PWM0_carry__0_i_7__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.025 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.025    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.254 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.300    12.554    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.310    12.864 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    12.864    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y39         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.448    14.789    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDCE (Setup_fdce_C_D)        0.081    15.109    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.090ns (23.839%)  route 3.482ns (76.161%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.189     9.593    B/u1/count[23]_i_2_n_0
    SLICE_X4Y60          LUT2 (Prop_lut2_I0_O)        0.124     9.717 r  B/u1/count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.717    B/u1/count[15]_i_1_n_0
    SLICE_X4Y60          FDCE                                         r  B/u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  B/u1/count_reg[15]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y60          FDCE (Setup_fdce_C_D)        0.031    15.100    B/u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.118ns (24.303%)  route 3.482ns (75.697%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.189     9.593    B/u1/count[23]_i_2_n_0
    SLICE_X4Y60          LUT2 (Prop_lut2_I0_O)        0.152     9.745 r  B/u1/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.745    B/u1/count[16]_i_1_n_0
    SLICE_X4Y60          FDCE                                         r  B/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  B/u1/count_reg[16]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y60          FDCE (Setup_fdce_C_D)        0.075    15.144    B/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.090ns (24.620%)  route 3.337ns (75.380%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.044     9.448    B/u1/count[23]_i_2_n_0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  B/u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.572    B/u1/count[22]_i_1_n_0
    SLICE_X3Y61          FDCE                                         r  B/u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506    14.847    B/u1/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)        0.031    15.115    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.120ns (25.127%)  route 3.337ns (74.873%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          1.044     9.448    B/u1/count[23]_i_2_n_0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.154     9.602 r  B/u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.602    B/u1/count[23]_i_1_n_0
    SLICE_X3Y61          FDCE                                         r  B/u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506    14.847    B/u1/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)        0.075    15.159    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.090ns (26.195%)  route 3.071ns (73.805%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 f  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 f  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 f  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          0.209     8.613    B/u1/count[23]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.124     8.737 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.569     9.306    B/u1/trig0
    SLICE_X3Y59          FDCE                                         r  B/u1/trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    B/u1/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y59          FDCE (Setup_fdce_C_CE)      -0.205    14.880    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.090ns (25.423%)  route 3.197ns (74.577%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          0.904     9.308    B/u1/count[23]_i_2_n_0
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.432 r  B/u1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.432    B/u1/count[6]_i_1_n_0
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    B/u1/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.031    15.117    B/u1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.090ns (25.435%)  route 3.195ns (74.565%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          0.902     9.306    B/u1/count[23]_i_2_n_0
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  B/u1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.430    B/u1/count[4]_i_1_n_0
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    B/u1/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.029    15.115    B/u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 B/u1/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.118ns (25.907%)  route 3.197ns (74.093%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  B/u1/count_reg[13]/Q
                         net (fo=2, routed)           0.981     6.545    B/u1/count[13]
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.299     6.844 r  B/u1/trig_i_7/O
                         net (fo=1, routed)           0.808     7.652    B/u1/trig_i_7_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.776 r  B/u1/trig_i_3/O
                         net (fo=3, routed)           0.504     8.281    B/u1/trig_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  B/u1/count[23]_i_2/O
                         net (fo=24, routed)          0.904     9.308    B/u1/count[23]_i_2_n_0
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  B/u1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.460    B/u1/count[9]_i_1_n_0
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    B/u1/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.075    15.161    B/u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X15Y39         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=16, routed)          0.150     1.738    A/m1/pwm_0/count_reg[8]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y39         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.961    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.121     1.581    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.690%)  route 0.153ns (42.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 f  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.153     1.756    B/clk1/cnt_reg[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    B/clk1/cnt[0]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.951    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120     1.573    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.089%)  route 0.133ns (38.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  B/clk1/cnt_reg[1]/Q
                         net (fo=8, routed)           0.133     1.736    B/clk1/cnt_reg[1]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    B/clk1/cnt[4]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     1.950    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.091     1.543    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 B/u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.475    B/u1/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  B/u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  B/u1/count_reg[7]/Q
                         net (fo=4, routed)           0.166     1.783    B/u1/count[7]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  B/u1/trig_i_2/O
                         net (fo=1, routed)           0.000     1.828    B/u1/next_trig
    SLICE_X3Y59          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     1.990    B/u1/clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.091     1.582    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.090%)  route 0.201ns (51.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  A/m0/pwm_0/count_reg[9]/Q
                         net (fo=16, routed)          0.201     1.789    A/m0/pwm_0/count_reg[9]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000     1.834    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y39         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.961    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y39         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.120     1.583    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.212ns (52.944%)  route 0.188ns (47.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.188     1.792    B/clk1/cnt_reg[0]
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.048     1.840 r  B/clk1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    B/clk1/cnt[2]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     1.950    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131     1.583    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.420%)  route 0.192ns (47.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.192     1.796    B/clk1/cnt_reg[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I2_O)        0.048     1.844 r  B/clk1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    B/clk1/cnt[3]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     1.950    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.133     1.585    B/clk1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.619%)  route 0.174ns (45.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.174     1.777    B/clk1/cnt_reg[5]
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  B/clk1/cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.822    B/clk1/cnt[5]_i_3_n_0
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     1.950    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.560    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.557     1.440    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  B/clk1/cnt_reg[6]/Q
                         net (fo=5, routed)           0.175     1.779    B/clk1/cnt_reg[6]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  B/clk1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    B/clk1/cnt[6]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  B/clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.825     1.952    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  B/clk1/cnt_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120     1.560    B/clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.588%)  route 0.188ns (47.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.188     1.792    B/clk1/cnt_reg[0]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    B/clk1/cnt[1]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     1.950    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120     1.572    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   A/l_IN_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y42   A/l_IN_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y44   A/l_IN_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   A/r_IN_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y42   A/r_IN_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y36   A/r_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y42   A/r_IN_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42   A/l_IN_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42   A/l_IN_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   A/l_IN_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   A/l_IN_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/left_motor_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/left_motor_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42   A/l_IN_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42   A/l_IN_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/l_IN_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   A/l_IN_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   A/l_IN_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/left_motor_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/left_motor_reg[9]/C



