Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan 11 20:28:56 2023
| Host         : ietr-Precision-7920-Tower running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_synth/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.049ns  (logic 4.249ns (84.161%)  route 0.800ns (15.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.401 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584     2.985    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.109 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.584     3.693    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.211 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.800     5.011    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.731     8.742 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.742    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.049ns  (logic 4.249ns (84.161%)  route 0.800ns (15.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.401 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584     2.985    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.109 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.584     3.693    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.211 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.800     5.011    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.731     8.742 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.742    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.084ns  (logic 1.730ns (82.976%)  route 0.355ns (17.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.811    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.840 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.259     1.099    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.155 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.259     1.414    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.204     1.618 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.355     1.973    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.526     3.498 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.084ns  (logic 1.730ns (82.976%)  route 0.355ns (17.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.811    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.840 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.259     1.099    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.155 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.259     1.414    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.204     1.618 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.355     1.973    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.526     3.498 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             13.101ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.844ns  (logic 0.478ns (56.635%)  route 0.366ns (43.365%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, unplaced)         0.366   103.829    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.829    
  -------------------------------------------------------------------
                         slack                                 13.101    

Slack (MET) :             13.101ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.844ns  (logic 0.478ns (56.635%)  route 0.366ns (43.365%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, unplaced)         0.366   103.829    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.829    
  -------------------------------------------------------------------
                         slack                                 13.101    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.590%)  route 0.352ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, unplaced)         0.352   103.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.815    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.590%)  route 0.352ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, unplaced)         0.352   103.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.815    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -5.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 117.755 - 120.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 102.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800   102.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101   102.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.584   102.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478   103.463 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, unplaced)         0.334   103.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
                         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   121.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378   116.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   117.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091   117.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=26478, unplaced)     0.439   117.755    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
                         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   117.755    
                         clock uncertainty           -0.605   117.151    
                         FDCE (Setup_fdce_C_D)       -0.220   116.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        116.931    
                         arrival time                        -103.797    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT3 (Prop_lut3_I2_O)        0.060     5.917 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT3 (Prop_lut3_I2_O)        0.060     5.917 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT4 (Prop_lut4_I3_O)        0.060     5.917 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT4 (Prop_lut4_I3_O)        0.060     5.917 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.060     5.917 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.060     5.917 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.060     5.917 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.060     5.917 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT3 (Prop_lut3_I2_O)        0.060     5.917 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.917ns  (logic 0.562ns (61.302%)  route 0.355ns (38.698%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, unplaced)        0.355     5.857    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
                         LUT3 (Prop_lut3_I2_O)        0.060     5.917 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.917    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
                         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    20.605    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    20.631 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, unplaced)       0.114    20.745    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C
                         clock pessimism              0.000    20.745    
                         clock uncertainty           -0.501    20.244    
                         FDCE (Setup_fdce_C_D)        0.017    20.261    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 14.344    




