Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/workingdir/lw2/lw2_lw2_sch_tb_isim_beh.exe -prj C:/Xilinx/workingdir/lw2/lw2_lw2_sch_tb_beh.prj work.lw2_lw2_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/workingdir/lw2/lw2.vhf" into library work
Parsing VHDL file "C:/Xilinx/workingdir/lw2/TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity lw2 [lw2_default]
Compiling architecture behavioral of entity lw2_lw2_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Xilinx/workingdir/lw2/lw2_lw2_sch_tb_isim_beh.exe
Fuse Memory Usage: 49696 KB
Fuse CPU Usage: 703 ms
