CxlResult:/home/arif/Documents/1.GitSVN/8.GitHub/zynq_z7lite_training/Tutorial/part1/fifo/fifo.cache/compile_simlib/modelsim/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = util_vector_logic_v2_0_1 ,
	SourcePath = /opt/Xilinx/Vivado/2018.3/data ,
	Simulator = modelsim ,
	SimulatorVersion = 2020.4 ,
	CompiledLibrary = util_vector_logic_v2_0_1 ,
	CompiledPath = /home/arif/Documents/1.GitSVN/8.GitHub/zynq_z7lite_training/Tutorial/part1/fifo/fifo.cache/compile_simlib/modelsim/util_vector_logic_v2_0_1 ,
	Timestamp = Thu Feb 11 16:55:22 2021 ,
	Time = 1613037322 ,
	Language = verilog ,
	XilinxVersion = 2018.3 ,
	LogFile = /home/arif/Documents/1.GitSVN/8.GitHub/zynq_z7lite_training/Tutorial/part1/fifo/fifo.cache/compile_simlib/modelsim/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
