Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Jul 17 14:16:03 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file example_ibert_timing_summary_routed.rpt -pb example_ibert_timing_summary_routed.pb -rpx example_ibert_timing_summary_routed.rpx -warn_on_violation
| Design            : example_ibert
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.879        0.000                      0                33346        0.005        0.000                      0                33330        0.432        0.000                       0                 18633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
gth_refclk0_1                                                                                        {0.000 4.000}          8.000           125.000         
gth_refclk1_1                                                                                        {0.000 4.000}          8.000           125.000         
  USE_DIVIDER.dclk_mmcm                                                                              {0.000 5.000}          10.000          100.000         
  qpll0outclk_o                                                                                      {0.000 0.079}          0.158           6312.514        
    rxoutclk_o                                                                                       {0.000 1.584}          3.168           315.626         
      rxoutclk_o[0]                                                                                  {0.000 1.584}          3.168           315.626         
      rxusrclk2_i[0]                                                                                 {0.000 1.584}          3.168           315.626         
    rxoutclk_o_1                                                                                     {0.000 1.584}          3.168           315.626         
      rxoutclk_o[1]                                                                                  {0.000 1.584}          3.168           315.626         
      rxusrclk2_i[1]                                                                                 {0.000 1.584}          3.168           315.626         
    rxoutclk_o_2                                                                                     {0.000 1.584}          3.168           315.626         
      rxoutclk_o[2]                                                                                  {0.000 1.584}          3.168           315.626         
      rxusrclk2_i[2]                                                                                 {0.000 1.584}          3.168           315.626         
    rxoutclk_o_3                                                                                     {0.000 1.584}          3.168           315.626         
      rxoutclk_o[3]                                                                                  {0.000 1.584}          3.168           315.626         
      rxusrclk2_i__0[3]                                                                              {0.000 1.584}          3.168           315.626         
    txoutclk_o                                                                                       {0.000 1.584}          3.168           315.626         
      txoutclk_o[0]                                                                                  {0.000 1.584}          3.168           315.626         
      txusrclk2_i[0]                                                                                 {0.000 1.584}          3.168           315.626         
    txoutclk_o_1                                                                                     {0.000 1.584}          3.168           315.626         
      txoutclk_o[1]                                                                                  {0.000 1.584}          3.168           315.626         
      txusrclk2_i[1]                                                                                 {0.000 1.584}          3.168           315.626         
    txoutclk_o_2                                                                                     {0.000 1.584}          3.168           315.626         
      txoutclk_o[2]                                                                                  {0.000 1.584}          3.168           315.626         
      txusrclk2_i[2]                                                                                 {0.000 1.584}          3.168           315.626         
    txoutclk_o_3                                                                                     {0.000 1.584}          3.168           315.626         
      txoutclk_o[3]                                                                                  {0.000 1.584}          3.168           315.626         
      txusrclk2_i__0[3]                                                                              {0.000 1.584}          3.168           315.626         
  qpll0outrefclk_o                                                                                   {0.000 4.000}          8.000           125.000         
  refclkoutmonitor0_com                                                                              {0.000 4.000}          8.000           125.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.919        0.000                      0                 1070        0.007        0.000                      0                 1070       24.427        0.000                       0                   507  
gth_refclk1_1                                                                                                                                                                                                                                          1.600        0.000                       0                     2  
  USE_DIVIDER.dclk_mmcm                                                                                    4.411        0.000                      0                23150        0.006        0.000                      0                23150        3.200        0.000                       0                 12896  
    rxoutclk_o                                                                                                                                                                                                                                         1.669        0.000                       0                     2  
      rxoutclk_o[0]                                                                                        2.281        0.000                      0                   57        0.060        0.000                      0                   57        0.432        0.000                       0                    23  
      rxusrclk2_i[0]                                                                                       0.932        0.000                      0                 1028        0.005        0.000                      0                 1028        0.432        0.000                       0                   748  
    rxoutclk_o_1                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      rxoutclk_o[1]                                                                                        2.107        0.000                      0                   57        0.066        0.000                      0                   57        0.432        0.000                       0                    23  
      rxusrclk2_i[1]                                                                                       1.053        0.000                      0                 1028        0.015        0.000                      0                 1028        0.432        0.000                       0                   748  
    rxoutclk_o_2                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      rxoutclk_o[2]                                                                                        2.206        0.000                      0                   57        0.060        0.000                      0                   57        0.432        0.000                       0                    23  
      rxusrclk2_i[2]                                                                                       0.879        0.000                      0                 1028        0.040        0.000                      0                 1028        0.432        0.000                       0                   748  
    rxoutclk_o_3                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      rxoutclk_o[3]                                                                                        2.161        0.000                      0                   57        0.056        0.000                      0                   57        0.432        0.000                       0                    23  
      rxusrclk2_i__0[3]                                                                                    1.070        0.000                      0                 1028        0.012        0.000                      0                 1028        0.432        0.000                       0                   748  
    txoutclk_o                                                                                                                                                                                                                                         1.669        0.000                       0                     2  
      txoutclk_o[0]                                                                                        2.046        0.000                      0                  115        0.051        0.000                      0                  115        0.432        0.000                       0                    47  
      txusrclk2_i[0]                                                                                       1.364        0.000                      0                  636        0.040        0.000                      0                  636        0.432        0.000                       0                   408  
    txoutclk_o_1                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      txoutclk_o[1]                                                                                        1.508        0.000                      0                  115        0.060        0.000                      0                  115        0.432        0.000                       0                    47  
      txusrclk2_i[1]                                                                                       0.911        0.000                      0                  636        0.044        0.000                      0                  636        0.432        0.000                       0                   408  
    txoutclk_o_2                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      txoutclk_o[2]                                                                                        1.903        0.000                      0                  115        0.066        0.000                      0                  115        0.432        0.000                       0                    47  
      txusrclk2_i[2]                                                                                       1.130        0.000                      0                  636        0.031        0.000                      0                  636        0.432        0.000                       0                   408  
    txoutclk_o_3                                                                                                                                                                                                                                       1.669        0.000                       0                     2  
      txoutclk_o[3]                                                                                        2.181        0.000                      0                  115        0.052        0.000                      0                  115        0.432        0.000                       0                    47  
      txusrclk2_i__0[3]                                                                                    1.224        0.000                      0                  636        0.039        0.000                      0                  636        0.432        0.000                       0                   408  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.299        0.000                      0                  227        0.036        0.000                      0                  227        1.427        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                                1.640        0.000                      0                  227        0.023        0.000                      0                  227        1.427        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                                1.804        0.000                      0                  227        0.059        0.000                      0                  227        1.427        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.453        0.000                      0                  227        0.026        0.000                      0                  227        1.427        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
USE_DIVIDER.dclk_mmcm                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.543        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  USE_DIVIDER.dclk_mmcm                                                                                     49.605        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    USE_DIVIDER.dclk_mmcm                                                                                USE_DIVIDER.dclk_mmcm                                                                                      7.670        0.000                      0                  606        0.092        0.000                      0                  606  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.704        0.000                      0                  100        0.114        0.000                      0                  100  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.312        0.000                      0                   38        0.139        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.783        0.000                      0                   38        0.107        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                                3.051        0.000                      0                   38        0.158        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.646        0.000                      0                   38        0.140        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.493ns (20.263%)  route 1.940ns (79.737%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.569     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y162        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.208     8.467    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X48Y159        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.558     9.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.605     9.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 14.919    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.264ns  (logic 5.214ns (71.779%)  route 2.050ns (28.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.197    32.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    52.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         52.489    
                         arrival time                         -32.264    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.264ns  (logic 5.214ns (71.779%)  route 2.050ns (28.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.197    32.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    52.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]
  -------------------------------------------------------------------
                         required time                         52.489    
                         arrival time                         -32.264    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.264ns  (logic 5.214ns (71.779%)  route 2.050ns (28.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.197    32.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    52.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         52.489    
                         arrival time                         -32.264    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.263ns  (logic 5.214ns (71.789%)  route 2.049ns (28.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.196    32.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    52.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]
  -------------------------------------------------------------------
                         required time                         52.488    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.263ns  (logic 5.214ns (71.789%)  route 2.049ns (28.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.196    32.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    52.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]
  -------------------------------------------------------------------
                         required time                         52.488    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.263ns  (logic 5.214ns (71.789%)  route 2.049ns (28.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.196    32.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    52.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]
  -------------------------------------------------------------------
                         required time                         52.488    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.263ns  (logic 5.214ns (71.789%)  route 2.049ns (28.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 52.766 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.853    30.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y166        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    31.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.196    32.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.157    52.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                         clock pessimism              0.000    52.766    
                         clock uncertainty           -0.235    52.531    
    SLICE_X49Y163        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    52.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]
  -------------------------------------------------------------------
                         required time                         52.488    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.871ns  (logic 5.459ns (79.450%)  route 1.412ns (20.550%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 52.656 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.047ns (routing 0.170ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.232    30.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y162        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    30.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.717    31.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y124        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.102    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.361    31.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.047    52.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.656    
                         clock uncertainty           -0.235    52.421    
    SLICE_X37Y123        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    52.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.349    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 20.478    

Slack (MET) :             20.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.871ns  (logic 5.459ns (79.450%)  route 1.412ns (20.550%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 52.656 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.047ns (routing 0.170ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.232    30.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y162        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114    30.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.717    31.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y124        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.102    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    31.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.361    31.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.047    52.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.656    
                         clock uncertainty           -0.235    52.421    
    SLICE_X37Y123        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    52.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.349    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 20.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.070ns (31.250%)  route 0.154ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      0.995ns (routing 0.170ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.185ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.995     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.182     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X40Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism             -4.511     2.731    
    SLICE_X40Y91         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X40Y88  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gth_refclk1_1
  To Clock:  gth_refclk1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gth_refclk1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gth_refclk1p_i[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         8.000       6.501      BUFG_GT_X0Y35  u_gth_sysclk_internal/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         8.000       6.750      MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y1      dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.519ns (9.705%)  route 4.829ns (90.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.170ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.911     8.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rx_ber_sample_en_i
    SLICE_X38Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.167    13.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X38Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[44]/C
                         clock pessimism             -0.295    13.169    
                         clock uncertainty           -0.094    13.075    
    SLICE_X38Y123        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    13.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[44]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.519ns (9.705%)  route 4.829ns (90.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.170ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.911     8.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rx_ber_sample_en_i
    SLICE_X38Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.167    13.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X38Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/C
                         clock pessimism             -0.295    13.169    
                         clock uncertainty           -0.094    13.075    
    SLICE_X38Y123        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    13.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.519ns (9.706%)  route 4.828ns (90.294%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.170ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.910     8.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rx_ber_sample_en_i
    SLICE_X39Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.166    13.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X39Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[13]/C
                         clock pessimism             -0.295    13.168    
                         clock uncertainty           -0.094    13.074    
    SLICE_X39Y123        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    13.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[13]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.519ns (9.705%)  route 4.829ns (90.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.170ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.911     8.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rx_ber_sample_en_i
    SLICE_X39Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.166    13.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X39Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[36]/C
                         clock pessimism             -0.295    13.168    
                         clock uncertainty           -0.094    13.074    
    SLICE_X39Y123        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    13.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[36]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.519ns (10.046%)  route 4.647ns (89.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 13.457 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.170ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.729     8.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rx_ber_sample_en_i
    SLICE_X40Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.160    13.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X40Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[13]/C
                         clock pessimism             -0.295    13.162    
                         clock uncertainty           -0.094    13.068    
    SLICE_X40Y123        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    13.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[13]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.519ns (10.046%)  route 4.647ns (89.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 13.457 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.170ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.729     8.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rx_ber_sample_en_i
    SLICE_X40Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.160    13.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X40Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[29]/C
                         clock pessimism             -0.295    13.162    
                         clock uncertainty           -0.094    13.068    
    SLICE_X40Y123        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    13.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[29]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.519ns (10.251%)  route 4.544ns (89.749%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.170ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.626     8.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rx_ber_sample_en_i
    SLICE_X39Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.166    13.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X39Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[38]/C
                         clock pessimism             -0.295    13.168    
                         clock uncertainty           -0.094    13.074    
    SLICE_X39Y121        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[38]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.519ns (10.176%)  route 4.581ns (89.824%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 13.528 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.170ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.663     8.372    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rx_ber_sample_en_i
    SLICE_X42Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.231    13.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X42Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[43]/C
                         clock pessimism             -0.295    13.233    
                         clock uncertainty           -0.094    13.139    
    SLICE_X42Y125        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    13.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[43]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.519ns (10.174%)  route 4.582ns (89.826%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.185ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.170ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.285     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.365 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=244, routed)         1.897     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X49Y112        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     5.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10/O
                         net (fo=1, routed)           0.053     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_10_n_341
    SLICE_X49Y112        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     5.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9/O
                         net (fo=1, routed)           0.487     6.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_9_n_341
    SLICE_X48Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_en_dmon_trace_o_INST_0_i_3/O
                         net (fo=50, routed)          0.481     6.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/p_6_in
    SLICE_X49Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/link_ssel_o_INST_0/O
                         net (fo=96, routed)          1.664     8.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rx_ber_sample_en_i
    SLICE_X41Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.236    13.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X41Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[30]/C
                         clock pessimism             -0.295    13.238    
                         clock uncertainty           -0.094    13.144    
    SLICE_X41Y125        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    13.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[30]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 0.604ns (11.772%)  route 4.527ns (88.228%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 13.508 - 10.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.185ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.170ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.312     3.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y67         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.392 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         2.928     6.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X60Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.384 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_24/O
                         net (fo=1, routed)           0.443     6.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_24_n_341
    SLICE_X60Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     6.976 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_12/O
                         net (fo=1, routed)           0.513     7.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[11]
    SLICE_X54Y69         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     7.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_4/O
                         net (fo=1, routed)           0.585     8.225    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[11]_0
    SLICE_X48Y69         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     8.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_1/O
                         net (fo=1, routed)           0.058     8.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_437_n_343
    SLICE_X48Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.211    13.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/s_dclk_o
    SLICE_X48Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/C
                         clock pessimism             -0.238    13.270    
                         clock uncertainty           -0.094    13.176    
    SLICE_X48Y69         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    13.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxprogdivreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.838%)  route 0.115ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.228ns (routing 0.170ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.185ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.228     3.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X49Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxprogdivreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxprogdivreset_out_reg/Q
                         net (fo=3, routed)           0.115     3.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/D[5]
    SLICE_X50Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.433     3.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X50Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
                         clock pessimism              0.230     3.650    
    SLICE_X50Y108        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     3.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.072ns (26.182%)  route 0.203ns (73.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Net Delay (Source):      1.111ns (routing 0.170ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.185ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.111     3.408    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X28Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     3.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[19]/Q
                         net (fo=1, routed)           0.203     3.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/rxword_count_i[3]
    SLICE_X29Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.326     3.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X29Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism              0.295     3.608    
    SLICE_X29Y58         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_444/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Net Delay (Source):      1.257ns (routing 0.170ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.185ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.257     3.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X52Y57         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.626 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.115     3.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/D[14]
    SLICE_X53Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.451     3.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X53Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
                         clock pessimism              0.227     3.665    
    SLICE_X53Y58         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     3.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.071ns (43.558%)  route 0.092ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      1.118ns (routing 0.170ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.185ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.118     3.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X29Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     3.486 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[14]/Q
                         net (fo=2, routed)           0.092     3.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X31Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.277     3.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[14]/C
                         clock pessimism              0.240     3.504    
    SLICE_X31Y79         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     3.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.071ns (35.859%)  route 0.127ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      1.100ns (routing 0.170ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.185ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.100     3.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X31Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     3.468 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[2]/Q
                         net (fo=2, routed)           0.127     3.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[23]
    SLICE_X33Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.292     3.279    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[2]/C
                         clock pessimism              0.240     3.519    
    SLICE_X33Y84         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/progclk_sel_store_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.069ns (50.365%)  route 0.068ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.096ns (routing 0.170ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.185ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.096     3.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/drp_dclk_o
    SLICE_X26Y83         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[30]/Q
                         net (fo=3, routed)           0.068     3.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/dout[14]
    SLICE_X26Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/progclk_sel_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.286     3.273    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X26Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/progclk_sel_store_reg[14]/C
                         clock pessimism              0.179     3.452    
    SLICE_X26Y82         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/progclk_sel_store_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      1.118ns (routing 0.170ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.185ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.118     3.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X36Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     3.487 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/Q
                         net (fo=1, routed)           0.190     3.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/errbit_count_i[11]
    SLICE_X42Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.374     3.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X42Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
                         clock pessimism              0.237     3.598    
    SLICE_X42Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.070ns (32.864%)  route 0.143ns (67.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.188ns (routing 0.170ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.185ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.188     3.485    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.555 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=30, routed)          0.143     3.698    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X45Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.402     3.389    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X45Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.230     3.619    
    SLICE_X45Y74         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     3.673    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_42d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.072ns (24.161%)  route 0.226ns (75.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Net Delay (Source):      1.121ns (routing 0.170ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.185ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.121     3.418    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X39Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     3.490 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[47]/Q
                         net (fo=1, routed)           0.226     3.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/errbit_count_i[15]
    SLICE_X36Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.352     3.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X36Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
                         clock pessimism              0.295     3.634    
    SLICE_X36Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.072ns (23.607%)  route 0.233ns (76.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Net Delay (Source):      1.119ns (routing 0.170ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.185ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102     0.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103     0.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.119     3.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     3.488 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=50, routed)          0.233     3.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/s_di_o[6]
    SLICE_X35Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.354     3.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X35Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism              0.295     3.636    
    SLICE_X35Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_44c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y1   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.739         10.000      8.261      RAMB36_X0Y21        u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.739         10.000      8.261      RAMB36_X0Y21        u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.739         10.000      8.261      RAMB36_X0Y17        u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.739         10.000      8.261      RAMB36_X0Y17        u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.739         10.000      8.261      RAMB36_X0Y20        u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[11].RAMB36_I1/CLKARDCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o
  To Clock:  rxoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y40  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y41  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[0]
  To Clock:  rxoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.432ns (52.555%)  route 0.390ns (47.445%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.748 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.409ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.614 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     2.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.355     4.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.197     4.945    
                         clock uncertainty           -0.046     4.899    
    SLICE_X33Y74         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.416ns (51.549%)  route 0.391ns (48.451%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.748 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.409ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.598 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     2.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.355     4.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.197     4.945    
                         clock uncertainty           -0.046     4.899    
    SLICE_X33Y74         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.391ns (50.000%)  route 0.391ns (50.000%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 4.744 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.409ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.032     2.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.351     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.197     4.941    
                         clock uncertainty           -0.046     4.895    
    SLICE_X33Y74         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.396ns (50.446%)  route 0.389ns (49.554%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.748 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.409ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     2.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.030     2.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[13]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.355     4.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.197     4.945    
                         clock uncertainty           -0.046     4.899    
    SLICE_X33Y74         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.384ns (49.612%)  route 0.390ns (50.388%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 4.744 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.409ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.566 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.031     2.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.351     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.197     4.941    
                         clock uncertainty           -0.046     4.895    
    SLICE_X33Y74         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.373ns (48.822%)  route 0.391ns (51.178%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 4.744 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.409ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.555 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.032     2.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.351     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.197     4.941    
                         clock uncertainty           -0.046     4.895    
    SLICE_X33Y74         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.381ns (51.279%)  route 0.362ns (48.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 4.739 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.409ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.285     2.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.031     2.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.346     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.185     4.924    
                         clock uncertainty           -0.046     4.878    
    SLICE_X33Y73         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.378ns (51.081%)  route 0.362ns (48.919%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 4.739 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.409ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.282     2.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.031     2.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[6]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.346     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.185     4.924    
                         clock uncertainty           -0.046     4.878    
    SLICE_X33Y73         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.359ns (47.995%)  route 0.389ns (52.005%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 4.744 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.409ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.541 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.030     2.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[9]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.351     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.197     4.941    
                         clock uncertainty           -0.046     4.895    
    SLICE_X33Y74         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[0] rise@3.168ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.363ns (50.000%)  route 0.363ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 4.739 - 3.168 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.450ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.409ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.567     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.331     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.267     2.517 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[6]
                         net (fo=1, routed)           0.032     2.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[7]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.346     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.185     4.924    
                         clock uncertainty           -0.046     4.878    
    SLICE_X33Y73         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -2.549    
  -------------------------------------------------------------------
                         slack                                  2.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.778ns (routing 0.232ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.257ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.029 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.880     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.117     0.930    
    SLICE_X33Y74         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.771ns (routing 0.232ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.257ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.771     0.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     1.005    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.022 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.029    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.871     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.115     0.923    
    SLICE_X33Y73         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.778ns (routing 0.232ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.257ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.030 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.880     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.117     0.930    
    SLICE_X33Y74         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.771ns (routing 0.232ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.257ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.771     0.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.023 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.871     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.115     0.923    
    SLICE_X33Y73         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.774ns (routing 0.232ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.257ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.774     0.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     1.009    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     1.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.116     0.926    
    SLICE_X33Y73         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.778ns (routing 0.232ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.257ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X33Y74         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     1.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.880     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.117     0.930    
    SLICE_X33Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.771ns (routing 0.232ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.257ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.771     0.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     1.039    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.871     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.115     0.923    
    SLICE_X33Y73         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.771ns (routing 0.232ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.257ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.771     0.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.058     1.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X33Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     1.039    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.871     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X33Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.115     0.923    
    SLICE_X33Y73         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.784ns (routing 0.232ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.257ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.784     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.083     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.888     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.119     0.936    
    SLICE_X32Y74         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.783ns (routing 0.232ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.257ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.968 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.087     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X32Y74         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y40        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.887     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X32Y74         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                         clock pessimism             -0.119     0.935    
    SLICE_X32Y74         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[0]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y73        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y74        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.131       0.472      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.786         0.231       0.555      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[0]
  To Clock:  rxusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.726ns (37.813%)  route 1.194ns (62.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 4.745 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.406ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.726     2.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           1.194     3.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxprbserr_gt
    SLICE_X31Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.352     4.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    SLICE_X31Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/C
                         clock pessimism              0.130     4.875    
                         clock uncertainty           -0.046     4.829    
    SLICE_X31Y62         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.471ns (27.528%)  route 1.240ns (72.472%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 4.727 - 3.168 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.580ns (routing 0.448ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.406ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.580     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X32Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.932 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=20, routed)          0.307     2.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[3]
    SLICE_X33Y61         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     2.403 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=40, routed)          0.506     2.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[39]_1
    SLICE_X41Y62         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.057 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[39]_i_5__0/O
                         net (fo=1, routed)           0.369     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_4
    SLICE_X36Y61         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     3.489 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[39]_i_1__5/O
                         net (fo=1, routed)           0.058     3.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[39]
    SLICE_X36Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.334     4.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X36Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/C
                         clock pessimism              0.078     4.805    
                         clock uncertainty           -0.046     4.759    
    SLICE_X36Y61         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.749ns (42.581%)  route 1.010ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 4.833 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.406ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      0.749     2.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[16]
                         net (fo=1, routed)           1.010     3.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X46Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.440     4.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X46Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.132     4.966    
                         clock uncertainty           -0.046     4.919    
    SLICE_X46Y64         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          4.946    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.644ns (36.612%)  route 1.115ns (63.388%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 4.842 - 3.168 ) 
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.685ns (routing 0.448ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.406ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.685     1.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X49Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.037 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/Q
                         net (fo=5, routed)           0.647     2.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[17]
    SLICE_X46Y61         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     2.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.012     2.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_3_n_341
    SLICE_X46Y61         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.028     3.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X46Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.116 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.263     3.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X47Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.419 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.107     3.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X47Y60         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.058     3.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X47Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.449     4.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.132     4.975    
                         clock uncertainty           -0.046     4.928    
    SLICE_X47Y60         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.762ns (44.277%)  route 0.959ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 4.841 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.406ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      0.762     2.696 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[11]
                         net (fo=1, routed)           0.959     3.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[13]
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.448     4.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/C
                         clock pessimism              0.132     4.974    
                         clock uncertainty           -0.046     4.927    
    SLICE_X47Y61         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.758ns (44.431%)  route 0.948ns (55.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 4.841 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.406ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      0.758     2.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[13]
                         net (fo=1, routed)           0.948     3.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[15]
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.448     4.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/C
                         clock pessimism              0.132     4.974    
                         clock uncertainty           -0.046     4.927    
    SLICE_X47Y61         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     4.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.809ns (47.477%)  route 0.895ns (52.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 4.846 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.406ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.809     2.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[0]
                         net (fo=1, routed)           0.895     3.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X47Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.453     4.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.132     4.979    
                         clock uncertainty           -0.046     4.932    
    SLICE_X47Y63         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.959    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.707ns (41.711%)  route 0.988ns (58.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 4.841 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.406ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[25])
                                                      0.707     2.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[25]
                         net (fo=1, routed)           0.988     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[31]
    SLICE_X47Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.448     4.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/C
                         clock pessimism              0.132     4.974    
                         clock uncertainty           -0.046     4.927    
    SLICE_X47Y65         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     4.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.768ns (45.498%)  route 0.920ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 4.841 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.406ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      0.768     2.702 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[10]
                         net (fo=1, routed)           0.920     3.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.448     4.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.132     4.974    
                         clock uncertainty           -0.046     4.927    
    SLICE_X47Y61         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[0] rise@3.168ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.772ns (46.200%)  route 0.899ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 4.824 - 3.168 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.448ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.406ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.678     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[8])
                                                      0.772     2.706 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[8]
                         net (fo=1, routed)           0.899     3.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[10]
    SLICE_X46Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.431     4.824    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X46Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
                         clock pessimism              0.132     4.957    
                         clock uncertainty           -0.046     4.910    
    SLICE_X46Y66         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.937    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.098ns (49.246%)  route 0.101ns (50.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.356ns (routing 0.406ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.448ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.356     1.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X34Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/Q
                         net (fo=22, routed)          0.072     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/p_1_in
    SLICE_X34Y60         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.027     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[36]_i_1__2/O
                         net (fo=1, routed)           0.029     1.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/i_3
    SLICE_X34Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.544     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X34Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[36]/C
                         clock pessimism             -0.078     1.722    
    SLICE_X34Y60         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.089ns (60.544%)  route 0.058ns (39.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.776ns (routing 0.230ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.256ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.776     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.960 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/Q
                         net (fo=8, routed)           0.037     0.997    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in6_in
    SLICE_X40Y59         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     1.048 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[3]_i_1__7/O
                         net (fo=1, routed)           0.021     1.069    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[3]_i_1__7_n_341
    SLICE_X40Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.891     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/C
                         clock pessimism             -0.049     1.009    
    SLICE_X40Y59         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.088ns (53.988%)  route 0.075ns (46.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.823ns (routing 0.230ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.256ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.823     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X41Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.006 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[25]/Q
                         net (fo=6, routed)           0.057     1.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in4_in
    SLICE_X41Y59         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.051     1.114 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.018     1.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[9]_i_1__3_n_341
    SLICE_X41Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.948     1.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X41Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[9]/C
                         clock pessimism             -0.049     1.066    
    SLICE_X41Y59         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.148ns (64.348%)  route 0.082ns (35.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.368ns (routing 0.406ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.448ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.368     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X38Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/Q
                         net (fo=21, routed)          0.071     1.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_3_in
    SLICE_X38Y60         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.078     1.812 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[31]_i_1__2/O
                         net (fo=1, routed)           0.011     1.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_0_out[31]
    SLICE_X38Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.568     1.824    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X38Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[31]/C
                         clock pessimism             -0.078     1.746    
    SLICE_X38Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     1.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.098ns (46.890%)  route 0.111ns (53.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.360ns (routing 0.406ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.448ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.360     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X36Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[20]/Q
                         net (fo=1, routed)           0.086     1.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[20]
    SLICE_X36Y60         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.028     1.769 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[20]_i_1__3/O
                         net (fo=1, routed)           0.025     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[20]
    SLICE_X36Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.534     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X36Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/C
                         clock pessimism             -0.078     1.712    
    SLICE_X36Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.079ns (53.742%)  route 0.068ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.786ns (routing 0.230ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.256ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.786     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X34Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[1]/Q
                         net (fo=22, routed)          0.062     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/p_1_in
    SLICE_X34Y60         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.039     1.073 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[21]_i_1__5/O
                         net (fo=1, routed)           0.006     1.079    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/p_0_out[21]
    SLICE_X34Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.878     1.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X34Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[21]/C
                         clock pessimism             -0.049     0.996    
    SLICE_X34Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.437%)  route 0.066ns (51.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.794ns (routing 0.230ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.256ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.794     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X32Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.979 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[3]/Q
                         net (fo=1, routed)           0.058     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/ones_cnt_o[3]
    SLICE_X31Y58         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     1.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o[3]_i_1/O
                         net (fo=1, routed)           0.008     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o[3]
    SLICE_X31Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.897     1.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X31Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o_reg[3]/C
                         clock pessimism             -0.080     0.984    
    SLICE_X31Y58         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/errored_bits_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.829ns (routing 0.230ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.256ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.829     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X46Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.015 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/Q
                         net (fo=3, routed)           0.069     1.084    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[39]
    SLICE_X46Y63         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.943     1.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X46Y63         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[39]/C
                         clock pessimism             -0.111     0.999    
    SLICE_X46Y63         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.082ns (53.595%)  route 0.071ns (46.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.786ns (routing 0.230ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.256ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.786     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X37Y59         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/Q
                         net (fo=12, routed)          0.062     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in10_in
    SLICE_X37Y60         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     1.076 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[33]_i_1__3/O
                         net (fo=1, routed)           0.009     1.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/i_6
    SLICE_X37Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.880     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X37Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/C
                         clock pessimism             -0.049     0.998    
    SLICE_X37Y60         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.097ns (40.928%)  route 0.140ns (59.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.358ns (routing 0.406ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.448ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.358     1.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y58         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.653 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[11]/Q
                         net (fo=6, routed)           0.100     1.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in10_in
    SLICE_X40Y60         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.027     1.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[15]_i_1__2/O
                         net (fo=1, routed)           0.040     1.820    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[15]_i_1__2_n_341
    SLICE_X40Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.117     0.117    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.256 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.548     1.804    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[15]/C
                         clock pessimism             -0.078     1.726    
    SLICE_X40Y60         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.053     1.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[0]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y59        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.128       0.631      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.965         0.225       0.740      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_1
  To Clock:  rxoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_1
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y44  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y38  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[1]
  To Clock:  rxoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.390ns (41.534%)  route 0.549ns (58.466%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.496 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     2.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.374ns (40.476%)  route 0.550ns (59.524%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     2.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.206ns (22.222%)  route 0.721ns (77.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 4.606 - 3.168 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.450ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.408ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.323     1.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X38Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.175     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X40Y86         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.546     2.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X41Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.212     4.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.115     4.722    
                         clock uncertainty           -0.046     4.675    
    SLICE_X41Y91         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.633    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.354ns (39.246%)  route 0.548ns (60.754%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     2.460 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.030     2.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[13]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.349ns (38.821%)  route 0.550ns (61.179%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.455 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.032     2.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.342ns (38.384%)  route 0.549ns (61.616%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.448 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.031     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.331ns (37.571%)  route 0.550ns (62.429%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.437 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.032     2.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.317ns (36.647%)  route 0.548ns (63.353%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.450ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.330     1.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.458     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.060     2.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     2.423 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.030     2.453    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[9]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.206ns (26.010%)  route 0.586ns (73.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.450ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.323     1.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X38Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.175     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X40Y86         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.411     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.564    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[1] rise@3.168ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.206ns (26.010%)  route 0.586ns (73.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 4.540 - 3.168 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.450ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.408ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.323     1.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X38Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.175     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X40Y86         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.411     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.146     4.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.113     4.654    
                         clock uncertainty           -0.046     4.607    
    SLICE_X40Y90         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.564    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                  2.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.669ns (routing 0.233ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.256ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.669     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.927 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.760     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.106     0.822    
    SLICE_X40Y90         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.672ns (routing 0.233ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.256ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.672     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.930 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.763     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.106     0.825    
    SLICE_X40Y89         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.669ns (routing 0.233ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.256ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.669     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.931 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.760     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.106     0.822    
    SLICE_X40Y90         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.672ns (routing 0.233ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.256ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.672     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.763     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.106     0.825    
    SLICE_X40Y89         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.671ns (routing 0.233ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.256ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.671     0.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.059     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.762     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.106     0.824    
    SLICE_X40Y89         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.669ns (routing 0.233ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.256ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.669     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X38Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.127     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X40Y86         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.762     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y86         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                         clock pessimism             -0.066     0.864    
    SLICE_X40Y86         FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.672ns (routing 0.233ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.256ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.672     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.064     0.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.763     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.106     0.825    
    SLICE_X40Y89         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.231%)  route 0.092ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.670ns (routing 0.233ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.256ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.670     0.817    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y86         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.092     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X40Y86         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.762     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y86         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.107     0.823    
    SLICE_X40Y86         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.669ns (routing 0.233ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.256ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.669     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X40Y90         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     0.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.760     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.106     0.822    
    SLICE_X40Y90         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.672ns (routing 0.233ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.256ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.672     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X40Y89         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     0.943 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.763     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X40Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.106     0.825    
    SLICE_X40Y89         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[1]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X40Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X40Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.120       0.483      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.786         0.216       0.570      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[1]
  To Clock:  rxusrclk2_i[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.749ns (38.430%)  route 1.200ns (61.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 4.640 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.412ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      0.749     2.484 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[16]
                         net (fo=1, routed)           1.200     3.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.246     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.117     4.757    
                         clock uncertainty           -0.046     4.710    
    SLICE_X44Y80         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.726ns (41.017%)  route 1.044ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 4.568 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.412ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.726     2.461 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           1.044     3.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxprbserr_gt
    SLICE_X39Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.174     4.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    SLICE_X39Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/C
                         clock pessimism              0.114     4.682    
                         clock uncertainty           -0.046     4.636    
    SLICE_X39Y75         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.798ns (41.519%)  route 1.124ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 4.653 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.412ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[0])
                                                      0.798     2.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL0[0]
                         net (fo=1, routed)           1.124     3.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[8]
    SLICE_X45Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.259     4.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X45Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/C
                         clock pessimism              0.116     4.770    
                         clock uncertainty           -0.046     4.723    
    SLICE_X45Y80         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     4.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          4.750    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.759ns (40.095%)  route 1.134ns (59.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 4.640 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.412ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[3])
                                                      0.759     2.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL0[3]
                         net (fo=1, routed)           1.134     3.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[38]
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.246     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
                         clock pessimism              0.117     4.757    
                         clock uncertainty           -0.046     4.710    
    SLICE_X44Y80         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.768ns (40.721%)  route 1.118ns (59.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 4.640 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.412ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      0.768     2.503 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[10]
                         net (fo=1, routed)           1.118     3.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.246     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y80         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.117     4.757    
                         clock uncertainty           -0.046     4.710    
    SLICE_X44Y80         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.797ns (42.529%)  route 1.077ns (57.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 4.643 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.412ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      0.797     2.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[4]
                         net (fo=1, routed)           1.077     3.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X44Y81         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.249     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y81         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.116     4.760    
                         clock uncertainty           -0.046     4.713    
    SLICE_X44Y81         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.740    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.796ns (42.727%)  route 1.067ns (57.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.642 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.412ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      0.796     2.531 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[3]
                         net (fo=1, routed)           1.067     3.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X44Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.248     4.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.117     4.759    
                         clock uncertainty           -0.046     4.712    
    SLICE_X44Y82         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.766ns (41.744%)  route 1.069ns (58.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 4.643 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.412ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[9])
                                                      0.766     2.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[9]
                         net (fo=1, routed)           1.069     3.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[11]
    SLICE_X44Y81         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.249     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y81         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/C
                         clock pessimism              0.116     4.760    
                         clock uncertainty           -0.046     4.713    
    SLICE_X44Y81         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]
  -------------------------------------------------------------------
                         required time                          4.740    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.805ns (44.110%)  route 1.020ns (55.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.642 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.412ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      0.805     2.540 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[1]
                         net (fo=1, routed)           1.020     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[1]
    SLICE_X44Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.248     4.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y82         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/C
                         clock pessimism              0.117     4.759    
                         clock uncertainty           -0.046     4.712    
    SLICE_X44Y82         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[1] rise@3.168ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.742ns (41.154%)  route 1.061ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4.630 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.452ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.412ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.477     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[2])
                                                      0.742     2.477 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL0[2]
                         net (fo=1, routed)           1.061     3.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[28]
    SLICE_X43Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.236     4.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/C
                         clock pessimism              0.117     4.747    
                         clock uncertainty           -0.046     4.701    
    SLICE_X43Y79         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     4.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]
  -------------------------------------------------------------------
                         required time                          4.728    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.072ns (29.508%)  route 0.172ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.183ns (routing 0.412ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.452ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.183     1.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X39Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.481 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/Q
                         net (fo=1, routed)           0.172     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[10]
    SLICE_X41Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.439     1.697    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X41Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/C
                         clock pessimism             -0.114     1.583    
    SLICE_X41Y75         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     1.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.064ns (49.612%)  route 0.065ns (50.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.690ns (routing 0.234ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.258ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.690     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X39Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.877 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.056     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg_n_341_[0]
    SLICE_X40Y73         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[27]_i_1__7/O
                         net (fo=1, routed)           0.009     0.966    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_12
    SLICE_X40Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.780     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X40Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[27]/C
                         clock pessimism             -0.068     0.880    
    SLICE_X40Y73         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.715ns (routing 0.234ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.258ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.715     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.902 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/Q
                         net (fo=3, routed)           0.072     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[28]
    SLICE_X43Y76         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.819     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y76         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[28]/C
                         clock pessimism             -0.101     0.886    
    SLICE_X43Y76         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.722ns (routing 0.234ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.258ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.722     0.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.060     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[7]
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.842     1.010    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.101     0.909    
    SLICE_X43Y77         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     0.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.722ns (routing 0.234ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.258ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.722     0.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y76         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[34]/Q
                         net (fo=1, routed)           0.069     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[34]
    SLICE_X43Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.820     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[5]/C
                         clock pessimism             -0.101     0.887    
    SLICE_X43Y74         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.723ns (routing 0.234ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.258ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.723     0.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[13]/Q
                         net (fo=2, routed)           0.091     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[13]
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.842     1.010    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
                         clock pessimism             -0.101     0.909    
    SLICE_X43Y77         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.046     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.723ns (routing 0.234ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.258ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.723     0.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X43Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.908 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/Q
                         net (fo=7, routed)           0.034     0.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_2_in7_in
    SLICE_X43Y73         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__2/O
                         net (fo=1, routed)           0.021     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__2_n_341
    SLICE_X43Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.820     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X43Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                         clock pessimism             -0.101     0.887    
    SLICE_X43Y73         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.070ns (31.674%)  route 0.151ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.245ns (routing 0.412ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.452ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.245     1.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y75         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.541 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[6]/Q
                         net (fo=1, routed)           0.151     1.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[6]
    SLICE_X41Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.451     1.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X41Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[6]/C
                         clock pessimism             -0.117     1.592    
    SLICE_X41Y73         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.072ns (38.710%)  route 0.114ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.249ns (routing 0.412ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.452ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.249     1.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X42Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.547 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/Q
                         net (fo=2, routed)           0.114     1.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[1]
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.119     0.119    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.461     1.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y77         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
                         clock pessimism             -0.117     1.602    
    SLICE_X43Y77         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     1.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.054ns (36.486%)  route 0.094ns (63.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.722ns (routing 0.234ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.258ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.722     0.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X43Y74         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.908 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/Q
                         net (fo=2, routed)           0.077     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/Q[19]
    SLICE_X42Y73         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[19]_i_1__2/O
                         net (fo=1, routed)           0.017     1.017    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[19]_i_1__2_n_341
    SLICE_X42Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.829     0.997    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X42Y73         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
                         clock pessimism             -0.071     0.926    
    SLICE_X42Y73         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[1]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X41Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[23]_srl3/CLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X43Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.117       0.642      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.965         0.209       0.756      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_2
  To Clock:  rxoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_2
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y37  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y36  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[2]
  To Clock:  rxoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.432ns (46.652%)  route 0.494ns (53.348%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.619 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.412ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.542 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     2.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.225     4.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.179     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X42Y94         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.416ns (45.664%)  route 0.495ns (54.336%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.619 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.412ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.526 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     2.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.225     4.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.179     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X42Y94         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.391ns (44.131%)  route 0.495ns (55.869%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 4.615 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.412ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.032     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.221     4.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.179     4.795    
                         clock uncertainty           -0.046     4.748    
    SLICE_X42Y94         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.396ns (44.544%)  route 0.493ns (55.456%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.619 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.412ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     2.506 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.030     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[13]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.225     4.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.179     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X42Y94         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.384ns (43.736%)  route 0.494ns (56.264%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 4.615 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.412ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.031     2.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.221     4.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.179     4.795    
                         clock uncertainty           -0.046     4.748    
    SLICE_X42Y94         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.373ns (42.972%)  route 0.495ns (57.028%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 4.615 - 3.168 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.451ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.412ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.390     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.435     2.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.483 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.032     2.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.221     4.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.179     4.795    
                         clock uncertainty           -0.046     4.748    
    SLICE_X42Y94         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.097ns (13.379%)  route 0.628ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 4.607 - 3.168 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.451ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.412ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.419     1.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.628     2.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.213     4.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.179     4.786    
                         clock uncertainty           -0.046     4.740    
    SLICE_X42Y92         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     4.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.097ns (13.379%)  route 0.628ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 4.607 - 3.168 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.451ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.412ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.419     1.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.628     2.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X42Y92         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.213     4.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                         clock pessimism              0.179     4.786    
                         clock uncertainty           -0.046     4.740    
    SLICE_X42Y92         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     4.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.097ns (13.379%)  route 0.628ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 4.607 - 3.168 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.451ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.412ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.419     1.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.628     2.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.213     4.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism              0.179     4.786    
                         clock uncertainty           -0.046     4.740    
    SLICE_X42Y92         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072     4.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[2] rise@3.168ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.097ns (13.379%)  route 0.628ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 4.607 - 3.168 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.451ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.412ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.419     1.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.628     2.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.213     4.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                         clock pessimism              0.179     4.786    
                         clock uncertainty           -0.046     4.740    
    SLICE_X42Y92         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072     4.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  2.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.711ns (routing 0.233ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.259ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.711     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.113     0.864    
    SLICE_X42Y93         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.709ns (routing 0.233ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.259ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.961 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.805     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.111     0.862    
    SLICE_X42Y94         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.711ns (routing 0.233ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.259ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.711     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.964 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.113     0.864    
    SLICE_X42Y93         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.709ns (routing 0.233ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.259ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.805     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.111     0.862    
    SLICE_X42Y94         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.714ns (routing 0.233ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.259ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.714     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.813     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.114     0.867    
    SLICE_X42Y93         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.704ns (routing 0.233ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.259ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.704     0.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.892 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.080     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.800     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.111     0.857    
    SLICE_X42Y92         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.711ns (routing 0.233ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.259ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.711     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.973 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.113     0.864    
    SLICE_X42Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.709ns (routing 0.233ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.259ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X42Y94         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.805     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.111     0.862    
    SLICE_X42Y94         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.711ns (routing 0.233ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.259ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.711     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.058     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X42Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.973 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X42Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.113     0.864    
    SLICE_X42Y93         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.714ns (routing 0.233ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.259ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.714     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.902 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.083     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.814     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X41Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.115     0.867    
    SLICE_X41Y93         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[2]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X42Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.124       0.479      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.786         0.215       0.571      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[2]
  To Clock:  rxusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.773ns (36.325%)  route 1.355ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 4.633 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.410ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[1])
                                                      0.773     2.497 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXCTRL0[1]
                         net (fo=1, routed)           1.355     3.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[18]
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.239     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/C
                         clock pessimism              0.117     4.750    
                         clock uncertainty           -0.046     4.704    
    SLICE_X43Y104        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.817ns (40.426%)  route 1.204ns (59.574%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 4.633 - 3.168 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.450ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.410ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.427     1.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X45Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/Q
                         net (fo=5, routed)           0.758     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[10]
    SLICE_X41Y103        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.709 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5/O
                         net (fo=1, routed)           0.026     2.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5_n_341
    SLICE_X41Y103        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     2.941 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X41Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.097     3.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.215     3.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X42Y104        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.428 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.109     3.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_3_n_341
    SLICE_X43Y104        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.068     3.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.239     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.117     4.750    
                         clock uncertainty           -0.046     4.704    
    SLICE_X43Y104        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     4.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.772ns (38.833%)  route 1.216ns (61.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.642 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.410ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[8])
                                                      0.772     2.496 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[8]
                         net (fo=1, routed)           1.216     3.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[10]
    SLICE_X45Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.248     4.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X45Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
                         clock pessimism              0.117     4.759    
                         clock uncertainty           -0.046     4.712    
    SLICE_X45Y100        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.726ns (40.266%)  route 1.077ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 4.558 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.410ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.726     2.450 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           1.077     3.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxprbserr_gt
    SLICE_X37Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.164     4.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    SLICE_X37Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/C
                         clock pessimism              0.114     4.672    
                         clock uncertainty           -0.046     4.626    
    SLICE_X37Y106        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     4.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.765ns (40.010%)  route 1.147ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 4.622 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.410ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[14])
                                                      0.765     2.489 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[14]
                         net (fo=1, routed)           1.147     3.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[16]
    SLICE_X42Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.228     4.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X42Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/C
                         clock pessimism              0.117     4.739    
                         clock uncertainty           -0.046     4.693    
    SLICE_X42Y103        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          4.720    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.749ns (39.010%)  route 1.171ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.642 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.410ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      0.749     2.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[16]
                         net (fo=1, routed)           1.171     3.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X45Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.248     4.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X45Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.117     4.759    
                         clock uncertainty           -0.046     4.712    
    SLICE_X45Y100        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     4.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.578ns (29.595%)  route 1.375ns (70.405%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 4.566 - 3.168 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.450ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.410ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.349     1.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X37Y105        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.703 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=20, routed)          0.375     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[0]
    SLICE_X37Y110        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     2.198 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=40, routed)          0.504     2.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_6
    SLICE_X38Y119        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     2.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[16]_i_2__0/O
                         net (fo=1, routed)           0.433     3.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[16]_i_2__0_n_341
    SLICE_X40Y109        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.496 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[16]_i_1__4/O
                         net (fo=1, routed)           0.063     3.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[16]
    SLICE_X40Y109        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.172     4.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X40Y109        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/C
                         clock pessimism              0.111     4.677    
                         clock uncertainty           -0.046     4.631    
    SLICE_X40Y109        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.749ns (39.777%)  route 1.134ns (60.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.636 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.410ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      0.749     2.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[17]
                         net (fo=1, routed)           1.134     3.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X44Y102        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.242     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y102        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.117     4.753    
                         clock uncertainty           -0.046     4.706    
    SLICE_X44Y102        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.759ns (40.523%)  route 1.114ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 4.633 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.410ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[3])
                                                      0.759     2.483 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXCTRL0[3]
                         net (fo=1, routed)           1.114     3.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[38]
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.239     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X43Y104        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
                         clock pessimism              0.117     4.750    
                         clock uncertainty           -0.046     4.704    
    SLICE_X43Y104        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     4.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i[2] rise@3.168ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.735ns (41.292%)  route 1.045ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 4.557 - 3.168 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.450ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.410ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.467     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[19])
                                                      0.735     2.459 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[19]
                         net (fo=1, routed)           1.045     3.504    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[23]
    SLICE_X39Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.163     4.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X39Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/C
                         clock pessimism              0.114     4.671    
                         clock uncertainty           -0.046     4.625    
    SLICE_X39Y103        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.680ns (routing 0.231ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.258ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.680     0.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X40Y113        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/Q
                         net (fo=12, routed)          0.031     0.896    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in2_in
    SLICE_X40Y112        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.910 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[21]_i_1__6/O
                         net (fo=1, routed)           0.021     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_out[21]
    SLICE_X40Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.775     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X40Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[21]/C
                         clock pessimism             -0.098     0.845    
    SLICE_X40Y112        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.052ns (48.598%)  route 0.055ns (51.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.686ns (routing 0.231ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.258ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X38Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[7]/Q
                         net (fo=4, routed)           0.034     0.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in19_in
    SLICE_X38Y106        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[19]_i_1__1/O
                         net (fo=1, routed)           0.021     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[19]_i_1__1_n_341
    SLICE_X38Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.782     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X38Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/C
                         clock pessimism             -0.096     0.854    
    SLICE_X38Y106        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.053ns (39.850%)  route 0.080ns (60.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.680ns (routing 0.231ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.258ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.680     0.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X39Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/Q
                         net (fo=8, routed)           0.056     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in3_in
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     0.936 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[10]_i_1__4/O
                         net (fo=1, routed)           0.024     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[10]_i_1__4_n_341
    SLICE_X40Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.774     0.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
                         clock pessimism             -0.069     0.873    
    SLICE_X40Y107        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.679ns (routing 0.231ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.258ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.679     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X40Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.864 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/Q
                         net (fo=12, routed)          0.035     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in4_in
    SLICE_X40Y112        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.913 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[5]_i_1__4/O
                         net (fo=1, routed)           0.021     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[5]_i_1__4_n_341
    SLICE_X40Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.776     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X40Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                         clock pessimism             -0.098     0.846    
    SLICE_X40Y112        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.053ns (36.806%)  route 0.091ns (63.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.679ns (routing 0.231ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.258ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.679     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X37Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[24]/Q
                         net (fo=1, routed)           0.070     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[24]
    SLICE_X38Y108        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[24]_i_1__3/O
                         net (fo=1, routed)           0.021     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[24]
    SLICE_X38Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.782     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X38Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/C
                         clock pessimism             -0.069     0.881    
    SLICE_X38Y108        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.679ns (routing 0.231ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.258ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.679     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X37Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[2]/Q
                         net (fo=1, routed)           0.050     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[2]
    SLICE_X36Y112        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.937 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[2]_i_1__5/O
                         net (fo=1, routed)           0.017     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[2]
    SLICE_X36Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.766     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X36Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/C
                         clock pessimism             -0.069     0.865    
    SLICE_X36Y112        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.714ns (routing 0.231ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.258ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.714     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X42Y103        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[15]/Q
                         net (fo=2, routed)           0.102     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[15]
    SLICE_X40Y102        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.800     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X40Y102        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
                         clock pessimism             -0.070     0.898    
    SLICE_X40Y102        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.678ns (routing 0.231ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.258ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.678     0.825    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X40Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/Q
                         net (fo=1, routed)           0.067     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[4]
    SLICE_X40Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.771     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X40Y108        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/C
                         clock pessimism             -0.098     0.841    
    SLICE_X40Y108        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.680ns (routing 0.231ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.258ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.680     0.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X39Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/Q
                         net (fo=8, routed)           0.055     0.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in3_in
    SLICE_X40Y107        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.943 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o[1]_i_1__9/O
                         net (fo=1, routed)           0.021     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/i_38
    SLICE_X40Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.775     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X40Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[1]/C
                         clock pessimism             -0.069     0.874    
    SLICE_X40Y107        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.680ns (routing 0.231ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.258ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.680     0.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X39Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/Q
                         net (fo=4, routed)           0.028     0.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in13_in
    SLICE_X39Y106        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.908 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[13]_i_1__3/O
                         net (fo=1, routed)           0.016     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[13]_i_1__3_n_341
    SLICE_X39Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.775     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X39Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]/C
                         clock pessimism             -0.110     0.833    
    SLICE_X39Y106        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[2]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y103       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X40Y103       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y103       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y102       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X40Y103       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.118       0.641      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.965         0.206       0.759      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_3
  To Clock:  rxoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_3
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y39  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y47  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[3]
  To Clock:  rxoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.186%)  route 0.609ns (68.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.459     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y121        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.186%)  route 0.609ns (68.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.459     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y121        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.186%)  route 0.609ns (68.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.459     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y121        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.186%)  route 0.609ns (68.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.459     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y121        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.276ns (33.133%)  route 0.557ns (66.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.407     2.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.276ns (33.133%)  route 0.557ns (66.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.407     2.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.276ns (33.133%)  route 0.557ns (66.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.407     2.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.435ns (49.264%)  route 0.448ns (50.736%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.389     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     2.332 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X34Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.505 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     4.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.770    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.419ns (48.272%)  route 0.449ns (51.728%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.389     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     2.332 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X34Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.489 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     2.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.770    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxoutclk_o[3] rise@3.168ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.276ns (34.893%)  route 0.515ns (65.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 4.614 - 3.168 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.450ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.409ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.396     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.747 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.150     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.365     2.444    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          1.220     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.175     4.789    
                         clock uncertainty           -0.046     4.743    
    SLICE_X34Y122        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.700    
                         arrival time                          -2.444    
  -------------------------------------------------------------------
                         slack                                  2.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.705ns (routing 0.232ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.257ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.705     0.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.029     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X34Y120        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.026     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[0]
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.114     0.857    
    SLICE_X34Y120        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X34Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.966 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y122        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.966 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y121        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X34Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.970 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.970 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y121        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.708ns (routing 0.232ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.257ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.708     0.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.059     0.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.970 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.807     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.114     0.860    
    SLICE_X34Y121        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.705ns (routing 0.232ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.257ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.705     0.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.090     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                         clock pessimism             -0.114     0.857    
    SLICE_X34Y120        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.064     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X34Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.976 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y121        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.041ns (31.538%)  route 0.089ns (68.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.705ns (routing 0.232ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.257ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.705     0.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.892 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.089     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.114     0.857    
    SLICE_X34Y120        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.709ns (routing 0.232ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.257ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X34Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     0.979 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y39        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=23, routed)          0.808     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X34Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.114     0.861    
    SLICE_X34Y122        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[3]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDSE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X34Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.128       0.475      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.786         0.224       0.562      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[3]
  To Clock:  rxusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.715ns (36.129%)  route 1.264ns (63.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 4.685 - 3.168 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.440ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.399ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.476     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[27])
                                                      0.715     2.448 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[27]
                         net (fo=1, routed)           1.264     3.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[33]
    SLICE_X51Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.291     4.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X51Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/C
                         clock pessimism              0.116     4.801    
                         clock uncertainty           -0.046     4.755    
    SLICE_X51Y111        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.634ns (33.527%)  route 1.257ns (66.473%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 4.620 - 3.168 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.440ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.399ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.426     1.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/Q
                         net (fo=4, routed)           0.312     2.092    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[27]
    SLICE_X43Y111        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_2/O
                         net (fo=3, routed)           0.338     2.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_2_n_341
    SLICE_X44Y112        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     2.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[1]_i_4/O
                         net (fo=2, routed)           0.343     3.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[1]_i_4_n_341
    SLICE_X43Y111        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     3.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_4/O
                         net (fo=2, routed)           0.194     3.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_4_n_341
    SLICE_X43Y111        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     3.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_1/O
                         net (fo=1, routed)           0.070     3.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_1_n_341
    SLICE_X43Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.226     4.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X43Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[3]/C
                         clock pessimism              0.117     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X43Y111        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[3]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.689ns (36.786%)  route 1.184ns (63.214%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.657 - 3.168 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.480ns (routing 0.440ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.399ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.480     1.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X49Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/Q
                         net (fo=5, routed)           0.761     2.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[17]
    SLICE_X47Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     2.708 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.012     2.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_3_n_341
    SLICE_X47Y109        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X47Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.042 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.162     3.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X47Y111        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.163     3.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_3_n_341
    SLICE_X48Y112        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     3.552 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.058     3.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X48Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.263     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X48Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.116     4.774    
                         clock uncertainty           -0.046     4.727    
    SLICE_X48Y112        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.754    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.523ns (26.793%)  route 1.429ns (73.207%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.705 - 3.168 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.440ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.399ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.403     1.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X43Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.756 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=20, routed)          0.461     2.217    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[0]
    SLICE_X44Y117        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.381 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=40, routed)          0.521     2.902    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_6
    SLICE_X43Y122        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     3.015 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[4]_i_2__0/O
                         net (fo=1, routed)           0.377     3.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[4]_i_2__0_n_341
    SLICE_X45Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.542 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[4]_i_1__5/O
                         net (fo=1, routed)           0.070     3.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[4]
    SLICE_X45Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.311     4.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X45Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[4]/C
                         clock pessimism              0.072     4.777    
                         clock uncertainty           -0.046     4.731    
    SLICE_X45Y120        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.698ns (37.366%)  route 1.170ns (62.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.655 - 3.168 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.440ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.399ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.476     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      0.698     2.431 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[31]
                         net (fo=1, routed)           1.170     3.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X47Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.261     4.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.116     4.772    
                         clock uncertainty           -0.046     4.725    
    SLICE_X47Y111        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.609ns (32.602%)  route 1.259ns (67.398%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 4.620 - 3.168 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.440ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.399ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.426     1.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[27]/Q
                         net (fo=4, routed)           0.312     2.092    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[27]
    SLICE_X43Y111        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_2/O
                         net (fo=3, routed)           0.338     2.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_2_n_341
    SLICE_X44Y112        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     2.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[1]_i_4/O
                         net (fo=2, routed)           0.343     3.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[1]_i_4_n_341
    SLICE_X43Y111        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     3.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_4/O
                         net (fo=2, routed)           0.189     3.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[3]_i_4_n_341
    SLICE_X43Y111        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.474 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[2]_i_1/O
                         net (fo=1, routed)           0.077     3.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[2]_i_1_n_341
    SLICE_X43Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.226     4.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X43Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[2]/C
                         clock pessimism              0.117     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X43Y111        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[2]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.708ns (38.291%)  route 1.141ns (61.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.655 - 3.168 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.440ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.399ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.476     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[29])
                                                      0.708     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[29]
                         net (fo=1, routed)           1.141     3.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[35]
    SLICE_X47Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.261     4.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
                         clock pessimism              0.116     4.772    
                         clock uncertainty           -0.046     4.725    
    SLICE_X47Y111        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.748ns (41.189%)  route 1.068ns (58.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 4.654 - 3.168 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.440ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.399ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.476     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[1])
                                                      0.748     2.481 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXCTRL1[1]
                         net (fo=1, routed)           1.068     3.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[19]
    SLICE_X48Y109        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.260     4.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X48Y109        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/C
                         clock pessimism              0.116     4.771    
                         clock uncertainty           -0.046     4.724    
    SLICE_X48Y109        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.461ns (24.959%)  route 1.386ns (75.041%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 4.700 - 3.168 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.440ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.399ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.403     1.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X43Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.756 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=20, routed)          0.461     2.217    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[0]
    SLICE_X44Y117        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     2.366 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_10/O
                         net (fo=40, routed)          0.525     2.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[39]_3
    SLICE_X48Y116        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     3.007 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[36]_i_3/O
                         net (fo=1, routed)           0.343     3.350    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[36]_0
    SLICE_X46Y120        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     3.450 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[36]_i_1__0/O
                         net (fo=1, routed)           0.057     3.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[36]
    SLICE_X46Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.306     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X46Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/C
                         clock pessimism              0.072     4.772    
                         clock uncertainty           -0.046     4.726    
    SLICE_X46Y120        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (rxusrclk2_i__0[3] rise@3.168ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.387ns (20.942%)  route 1.461ns (79.058%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.659 - 3.168 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.440ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.399ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.403     1.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X43Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.756 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=20, routed)          0.461     2.217    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[0]
    SLICE_X44Y117        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     2.381 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=40, routed)          0.522     2.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_6
    SLICE_X43Y122        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     2.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[24]_i_2__0/O
                         net (fo=1, routed)           0.408     3.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[24]_i_2__0_n_341
    SLICE_X45Y116        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.438 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[24]_i_1__3/O
                         net (fo=1, routed)           0.070     3.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[24]
    SLICE_X45Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.265     4.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X45Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/C
                         clock pessimism              0.117     4.776    
                         clock uncertainty           -0.046     4.730    
    SLICE_X45Y116        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                  1.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.072ns (41.619%)  route 0.101ns (58.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.261ns (routing 0.399ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.440ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.261     1.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X47Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.559 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/Q
                         net (fo=3, routed)           0.101     1.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[35]
    SLICE_X46Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.453     1.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X46Y111        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[35]/C
                         clock pessimism             -0.117     1.593    
    SLICE_X46Y111        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.097ns (48.500%)  route 0.103ns (51.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.244ns (routing 0.399ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.440ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.244     1.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X44Y113        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.540 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/Q
                         net (fo=4, routed)           0.070     1.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[31]
    SLICE_X45Y113        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.027     1.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d[0]_i_1/O
                         net (fo=1, routed)           0.033     1.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d[0]_i_1_n_341
    SLICE_X45Y113        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.465     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X45Y113        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d_reg[0]/C
                         clock pessimism             -0.117     1.605    
    SLICE_X45Y113        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     1.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.733ns (routing 0.226ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.251ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.733     0.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X47Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[6]/Q
                         net (fo=4, routed)           0.029     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in18_in
    SLICE_X47Y115        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[21]_i_1__8/O
                         net (fo=1, routed)           0.006     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_18
    SLICE_X47Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.831     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X47Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[21]/C
                         clock pessimism             -0.111     0.887    
    SLICE_X47Y115        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.054ns (38.028%)  route 0.088ns (61.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.728ns (routing 0.226ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.251ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.728     0.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X46Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.913 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/Q
                         net (fo=5, routed)           0.071     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in13_in
    SLICE_X47Y117        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[6]_i_1__6/O
                         net (fo=1, routed)           0.017     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[6]_i_1__6_n_341
    SLICE_X47Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X47Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/C
                         clock pessimism             -0.073     0.929    
    SLICE_X47Y117        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.260ns (routing 0.399ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.440ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.260     1.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X48Y109        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.558 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[10]/Q
                         net (fo=2, routed)           0.192     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[10]
    SLICE_X45Y109        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.513     1.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X45Y109        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
                         clock pessimism             -0.116     1.654    
    SLICE_X45Y109        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     1.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/mgt_errcnt_reset_o_reg/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.710ns (routing 0.226ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.251ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.710     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rx_clk_i
    SLICE_X41Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/mgt_errcnt_reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/mgt_errcnt_reset_o_reg/Q
                         net (fo=1, routed)           0.029     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_mgterrcntrst_i
    SLICE_X41Y112        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     0.945 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_i_1/O
                         net (fo=1, routed)           0.006     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_i_1_n_341
    SLICE_X41Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.811     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_clk_i
    SLICE_X41Y112        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/C
                         clock pessimism             -0.116     0.862    
    SLICE_X41Y112        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.072ns (36.364%)  route 0.126ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      1.313ns (routing 0.399ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.440ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.104     0.104    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.313     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X48Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/Q
                         net (fo=1, routed)           0.126     1.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[10]
    SLICE_X48Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         1.452     1.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X48Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]/C
                         clock pessimism             -0.072     1.637    
    SLICE_X48Y119        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.060ns (48.000%)  route 0.065ns (52.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.735ns (routing 0.226ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.251ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.735     0.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X45Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.920 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/Q
                         net (fo=4, routed)           0.058     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in13_in
    SLICE_X44Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[26]_i_1__7/O
                         net (fo=1, routed)           0.007     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_13
    SLICE_X44Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.819     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X44Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[26]/C
                         clock pessimism             -0.073     0.913    
    SLICE_X44Y115        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.732ns (routing 0.226ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.251ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.732     0.878    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X46Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.023     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[11]
    SLICE_X46Y119        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[11]_i_1__4/O
                         net (fo=1, routed)           0.016     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[11]
    SLICE_X46Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X46Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[11]/C
                         clock pessimism             -0.118     0.884    
    SLICE_X46Y119        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.719ns (routing 0.226ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.251ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.719     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X44Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.904 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/Q
                         net (fo=21, routed)          0.030     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_3_in
    SLICE_X44Y116        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_1__8/O
                         net (fo=1, routed)           0.017     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_1__8_n_341
    SLICE_X44Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=758, routed)         0.819     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X44Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
                         clock pessimism             -0.115     0.871    
    SLICE_X44Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y110       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.146         3.168       2.022      SLICE_X45Y110       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[38]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y112       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y109       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.573         1.584       1.011      SLICE_X45Y110       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.115       0.644      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.965         0.201       0.764      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o
  To Clock:  txoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y43  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y42  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[0]
  To Clock:  txoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.279ns (27.872%)  route 0.722ns (72.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 4.595 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.407ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.526     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.202     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.173     4.769    
                         clock uncertainty           -0.046     4.722    
    SLICE_X24Y70         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.279ns (27.872%)  route 0.722ns (72.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 4.595 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.407ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.526     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.202     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.173     4.769    
                         clock uncertainty           -0.046     4.722    
    SLICE_X24Y70         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.279ns (27.872%)  route 0.722ns (72.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 4.595 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.407ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.526     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.202     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.173     4.769    
                         clock uncertainty           -0.046     4.722    
    SLICE_X24Y70         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.279ns (27.872%)  route 0.722ns (72.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 4.595 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.407ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.526     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.202     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.173     4.769    
                         clock uncertainty           -0.046     4.722    
    SLICE_X24Y70         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.279ns (32.901%)  route 0.569ns (67.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 4.587 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.407ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.373     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X23Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.194     4.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.111     4.698    
                         clock uncertainty           -0.046     4.652    
    SLICE_X23Y70         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     4.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.610    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.279ns (30.761%)  route 0.628ns (69.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 4.594 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.407ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.432     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.201     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.173     4.768    
                         clock uncertainty           -0.046     4.721    
    SLICE_X24Y71         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.279ns (30.761%)  route 0.628ns (69.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 4.594 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.407ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.432     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.201     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.173     4.768    
                         clock uncertainty           -0.046     4.721    
    SLICE_X24Y71         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.279ns (30.761%)  route 0.628ns (69.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 4.594 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.407ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.432     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.201     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.173     4.768    
                         clock uncertainty           -0.046     4.721    
    SLICE_X24Y71         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.279ns (30.761%)  route 0.628ns (69.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 4.594 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.407ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.196     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X24Y68         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.432     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.201     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.173     4.768    
                         clock uncertainty           -0.046     4.721    
    SLICE_X24Y71         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[0] rise@3.168ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.097ns (12.357%)  route 0.688ns (87.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 4.587 - 3.168 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.447ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.407ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.374     1.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.688     2.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X23Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.194     4.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.111     4.698    
                         clock uncertainty           -0.046     4.652    
    SLICE_X23Y70         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072     4.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                  2.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.689ns (routing 0.231ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.256ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.689     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y68         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.873 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X24Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.785     0.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.111     0.841    
    SLICE_X24Y68         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.677ns (routing 0.231ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.256ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.677     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.862 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X33Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.771     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.109     0.829    
    SLICE_X33Y69         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.677ns (routing 0.231ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.256ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.677     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.862 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X33Y68         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.771     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.109     0.829    
    SLICE_X33Y68         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.680ns (routing 0.231ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.256ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.680     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X33Y68         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[8]
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.775     0.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.110     0.832    
    SLICE_X33Y68         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.878    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.677ns (routing 0.231ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.256ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.677     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.862 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X33Y69         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.929 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.936    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.771     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y69         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.109     0.829    
    SLICE_X33Y69         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.677ns (routing 0.231ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.256ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.677     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.862 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X33Y68         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.929 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.936    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.771     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y68         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.109     0.829    
    SLICE_X33Y68         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.276%)  route 0.060ns (51.724%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.694ns (routing 0.231ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.256ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.694     0.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X24Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.790     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y70         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.111     0.846    
    SLICE_X24Y70         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.694ns (routing 0.231ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.256ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.694     0.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X24Y71         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.790     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y71         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.111     0.846    
    SLICE_X24Y71         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.674ns (routing 0.231ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.256ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.674     0.820    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.861 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.078     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X33Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.767     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.108     0.826    
    SLICE_X33Y65         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.873    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.677ns (routing 0.231ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.256ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.677     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y67         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.863 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.083     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X33Y67         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.771     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X33Y67         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                         clock pessimism             -0.109     0.829    
    SLICE_X33Y67         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[0]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y67        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X24Y71        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X24Y71        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X24Y71        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X24Y71        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X24Y71        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y67        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y69        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X33Y68        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.118       0.454      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.767         0.208       0.559      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[0]
  To Clock:  txusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.391ns (22.946%)  route 1.313ns (77.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 4.721 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.407ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.714     2.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/Q[0]
    SLICE_X56Y59         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.739 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1__4/O
                         net (fo=15, routed)          0.112     2.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[14]_i_1__4_n_341
    SLICE_X56Y61         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     2.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.487     3.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[0]_i_1_n_341
    SLICE_X56Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.328     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X56Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/C
                         clock pessimism              0.116     4.837    
                         clock uncertainty           -0.046     4.791    
    SLICE_X56Y62         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.421ns (24.779%)  route 1.278ns (75.221%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 4.720 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.407ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.817     2.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/Q[0]
    SLICE_X55Y59         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.812 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[19]_i_3/O
                         net (fo=1, routed)           0.155     2.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[19]_0
    SLICE_X55Y62         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     3.029 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2/O
                         net (fo=1, routed)           0.224     3.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2_n_341
    SLICE_X58Y61         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.367 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_1/O
                         net (fo=1, routed)           0.082     3.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[19]
    SLICE_X58Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.327     4.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/C
                         clock pessimism              0.116     4.836    
                         clock uncertainty           -0.046     4.790    
    SLICE_X58Y61         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.817    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.410ns (24.189%)  route 1.285ns (75.811%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.730 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.407ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.743     2.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/Q[0]
    SLICE_X54Y58         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     2.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[5]_i_3/O
                         net (fo=1, routed)           0.107     2.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[5]_0
    SLICE_X55Y58         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     2.910 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_2/O
                         net (fo=1, routed)           0.367     3.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_2_n_341
    SLICE_X58Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_1/O
                         net (fo=1, routed)           0.068     3.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[5]
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.337     4.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/C
                         clock pessimism              0.116     4.846    
                         clock uncertainty           -0.046     4.800    
    SLICE_X58Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     4.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          4.827    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.412ns (25.527%)  route 1.202ns (74.473%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.730 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.407ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.402     2.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_4/O
                         net (fo=10, routed)          0.420     2.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_3
    SLICE_X53Y65         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     2.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.311     3.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X58Y62         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.069     3.364    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.337     4.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.116     4.846    
                         clock uncertainty           -0.046     4.800    
    SLICE_X58Y62         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.827    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.410ns (25.545%)  route 1.195ns (74.455%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 4.721 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.407ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.402     2.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y60         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.384 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.569     2.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X55Y65         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.067 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.166     3.233    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X57Y63         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.297 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.058     3.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X57Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.328     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.116     4.837    
                         clock uncertainty           -0.046     4.791    
    SLICE_X57Y63         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.535ns (33.354%)  route 1.069ns (66.646%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 4.720 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.407ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.722     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/Q[0]
    SLICE_X56Y59         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[27]_i_3/O
                         net (fo=1, routed)           0.107     2.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[27]_0
    SLICE_X56Y60         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.183     3.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X57Y64         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.297 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.057     3.354    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.327     4.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.116     4.836    
                         clock uncertainty           -0.046     4.790    
    SLICE_X57Y64         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.817    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.406ns (25.455%)  route 1.189ns (74.545%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.716 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.407ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.342     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y62         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.497     2.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X54Y58         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.291     3.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X57Y64         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     3.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.059     3.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.323     4.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.116     4.832    
                         clock uncertainty           -0.046     4.786    
    SLICE_X57Y64         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXDATA[20]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.096ns (7.234%)  route 1.231ns (92.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 4.702 - 3.168 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.448ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.407ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.531     1.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/Q
                         net (fo=1, routed)           1.231     3.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[24]
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.309     4.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
                         clock pessimism              0.116     4.818    
                         clock uncertainty           -0.046     4.772    
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                     -0.177     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel
  -------------------------------------------------------------------
                         required time                          4.595    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.476ns (29.994%)  route 1.111ns (70.006%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.730 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.407ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.342     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y62         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.439     2.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X55Y59         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2/O
                         net (fo=1, routed)           0.248     3.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2_n_341
    SLICE_X58Y63         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.255 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_1/O
                         net (fo=1, routed)           0.082     3.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[7]
    SLICE_X58Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.337     4.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                         clock pessimism              0.116     4.846    
                         clock uncertainty           -0.046     4.800    
    SLICE_X58Y63         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          4.827    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[0] rise@3.168ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.505ns (32.393%)  route 1.054ns (67.607%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 4.716 - 3.168 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.493ns (routing 0.448ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.407ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.493     1.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.342     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y62         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.502     2.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X56Y63         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.984 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2/O
                         net (fo=1, routed)           0.152     3.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2_n_341
    SLICE_X57Y64         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.251 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.058     3.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.323     4.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism              0.116     4.832    
                         clock uncertainty           -0.046     4.786    
    SLICE_X57Y64         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.054ns (36.986%)  route 0.092ns (63.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.230ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.256ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.763     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X55Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/Q
                         net (fo=1, routed)           0.076     1.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[22]
    SLICE_X57Y64         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.016     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism             -0.073     0.969    
    SLICE_X57Y64         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.053ns (37.324%)  route 0.089ns (62.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.230ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.256ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.763     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.073     1.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[33]
    SLICE_X57Y66         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1/O
                         net (fo=1, routed)           0.016     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1_n_341
    SLICE_X57Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.870     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X57Y66         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
                         clock pessimism             -0.073     0.964    
    SLICE_X57Y66         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.010    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.055ns (36.184%)  route 0.097ns (63.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.769ns (routing 0.230ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.256ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.769     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.955 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[5]/Q
                         net (fo=1, routed)           0.076     1.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[5]
    SLICE_X58Y62         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.046 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_1/O
                         net (fo=1, routed)           0.021     1.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[5]
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.883     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/C
                         clock pessimism             -0.072     0.978    
    SLICE_X58Y62         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.770ns (routing 0.230ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.256ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.770     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X57Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.955 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/Q
                         net (fo=1, routed)           0.023     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[0]
    SLICE_X57Y60         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_1/O
                         net (fo=1, routed)           0.015     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[10]
    SLICE_X57Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.876     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y60         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                         clock pessimism             -0.121     0.922    
    SLICE_X57Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.053ns (45.299%)  route 0.064ns (54.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.769ns (routing 0.230ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.256ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.769     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X57Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.048     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[27]
    SLICE_X56Y65         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.016     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X56Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism             -0.107     0.935    
    SLICE_X56Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.075ns (48.077%)  route 0.081ns (51.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.773ns (routing 0.230ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.256ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X56Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/Q
                         net (fo=9, routed)           0.055     1.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in14_in
    SLICE_X54Y62         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.049 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[15]_i_1__2/O
                         net (fo=1, routed)           0.026     1.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_0_out[15]
    SLICE_X54Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.883     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X54Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[15]/C
                         clock pessimism             -0.072     0.978    
    SLICE_X54Y62         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.063ns (39.623%)  route 0.096ns (60.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.770ns (routing 0.230ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.256ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.770     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X57Y62         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[23]/Q
                         net (fo=1, routed)           0.075     1.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[18]
    SLICE_X58Y63         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_1/O
                         net (fo=1, routed)           0.021     1.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[23]
    SLICE_X58Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.883     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X58Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                         clock pessimism             -0.072     0.978    
    SLICE_X58Y63         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.053ns (44.915%)  route 0.065ns (55.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.770ns (routing 0.230ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.256ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.770     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.955 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/Q
                         net (fo=1, routed)           0.049     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[34]
    SLICE_X57Y65         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014     1.018 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1/O
                         net (fo=1, routed)           0.016     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1_n_341
    SLICE_X57Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X57Y65         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
                         clock pessimism             -0.106     0.936    
    SLICE_X57Y65         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.053ns (31.548%)  route 0.115ns (68.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.761ns (routing 0.230ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.256ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.761     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X52Y64         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=19, routed)          0.094     1.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X54Y63         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[9]_i_1__1/O
                         net (fo=1, routed)           0.021     1.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/p_0_out[9]
    SLICE_X54Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.882     1.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X54Y63         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[9]/C
                         clock pessimism             -0.073     0.976    
    SLICE_X54Y63         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.770ns (routing 0.230ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.256ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.770     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X56Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.955 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.028     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X56Y61         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.005 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.016     1.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X56Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.876     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X56Y61         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.121     0.922    
    SLICE_X56Y61         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[0]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X49Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X59Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X58Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X58Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X59Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y65        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X59Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X58Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X49Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y60        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y60        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X59Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y65        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X59Y63        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y62        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y60        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y61        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.122       0.661      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.989         0.214       0.775      GTHE4_CHANNEL_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_1
  To Clock:  txoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_1
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y46  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y45  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[1]
  To Clock:  txoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.391ns (24.166%)  route 1.227ns (75.834%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 4.593 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.405ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     3.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     3.252    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.200     4.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.187     4.780    
                         clock uncertainty           -0.046     4.733    
    SLICE_X23Y79         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.760    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.166ns (10.197%)  route 1.462ns (89.803%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 4.593 - 3.168 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.444ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.405ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.382     1.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.736 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           1.430     3.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.069     3.235 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.200     4.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.203     4.796    
                         clock uncertainty           -0.046     4.750    
    SLICE_X23Y79         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.351ns (22.257%)  route 1.226ns (77.743%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 4.593 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.405ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.255     3.181 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.030     3.211    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.200     4.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.187     4.780    
                         clock uncertainty           -0.046     4.733    
    SLICE_X23Y79         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.760    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.268ns (17.914%)  route 1.228ns (82.086%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 4.589 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.405ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.172     3.098 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.032     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.196     4.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.202     4.791    
                         clock uncertainty           -0.046     4.745    
    SLICE_X23Y79         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.261ns (17.529%)  route 1.228ns (82.471%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 4.589 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.405ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.165     3.091 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.032     3.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.196     4.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.202     4.791    
                         clock uncertainty           -0.046     4.745    
    SLICE_X23Y79         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.215ns (14.910%)  route 1.227ns (85.090%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 4.589 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.405ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.119     3.045 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.031     3.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.196     4.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.202     4.791    
                         clock uncertainty           -0.046     4.745    
    SLICE_X23Y79         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.165ns (11.862%)  route 1.226ns (88.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 4.589 - 3.168 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.444ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.405ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.377     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           1.196     2.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.069     2.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.030     3.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.196     4.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.202     4.791    
                         clock uncertainty           -0.046     4.745    
    SLICE_X23Y79         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.195ns (21.547%)  route 0.710ns (78.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.608 - 3.168 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.444ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.405ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.409     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y88         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.761 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.383     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X43Y88         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.327     2.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.215     4.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.116     4.724    
                         clock uncertainty           -0.046     4.678    
    SLICE_X43Y90         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.195ns (21.547%)  route 0.710ns (78.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.608 - 3.168 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.444ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.405ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.409     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y88         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.761 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.383     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X43Y88         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.327     2.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.215     4.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.116     4.724    
                         clock uncertainty           -0.046     4.678    
    SLICE_X43Y90         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[1] rise@3.168ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.195ns (21.547%)  route 0.710ns (78.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.608 - 3.168 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.444ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.405ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.409     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y88         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.761 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.383     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X43Y88         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.327     2.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.215     4.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.116     4.724    
                         clock uncertainty           -0.046     4.678    
    SLICE_X43Y90         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.690ns (routing 0.230ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.255ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.690     0.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.875 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.941 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.787     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.112     0.842    
    SLICE_X23Y79         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.691ns (routing 0.230ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.255ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.691     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.942 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.787     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.111     0.843    
    SLICE_X23Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.691ns (routing 0.230ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.255ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.691     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.943 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.787     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.111     0.843    
    SLICE_X23Y78         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.694ns (routing 0.230ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.255ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.694     0.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.946 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[8]
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.791     0.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.112     0.846    
    SLICE_X23Y78         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.690ns (routing 0.230ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.255ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.690     0.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.875 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X23Y79         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.942 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.787     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y79         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.112     0.842    
    SLICE_X23Y79         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.706ns (routing 0.230ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.255ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.706     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X43Y90         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.805     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.114     0.858    
    SLICE_X43Y90         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.711ns (routing 0.230ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.255ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.711     0.857    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X43Y89         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.968 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.810     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.114     0.863    
    SLICE_X43Y89         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.706ns (routing 0.230ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.255ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.706     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X43Y90         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.805     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.114     0.858    
    SLICE_X43Y90         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.711ns (routing 0.230ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.255ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.711     0.857    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X43Y89         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.810     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X43Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.114     0.863    
    SLICE_X43Y89         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.691ns (routing 0.230ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.255ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.691     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.787     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X23Y78         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.111     0.843    
    SLICE_X23Y78         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[1]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X23Y77        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y90        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Slow    FDSE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X43Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.124       0.448      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.767         0.210       0.557      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[1]
  To Clock:  txusrclk2_i[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.267ns (12.098%)  route 1.940ns (87.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.680 - 3.168 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.448ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.408ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X41Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.752 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          1.882     3.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X51Y88         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     3.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[12]_i_1/O
                         net (fo=1, routed)           0.058     3.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[12]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.287     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
                         clock pessimism              0.116     4.796    
                         clock uncertainty           -0.046     4.750    
    SLICE_X51Y88         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.241ns (11.341%)  route 1.884ns (88.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.680 - 3.168 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.448ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.408ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X41Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.752 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          1.825     3.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X51Y88         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     3.725 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1/O
                         net (fo=1, routed)           0.059     3.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.287     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
                         clock pessimism              0.116     4.796    
                         clock uncertainty           -0.046     4.750    
    SLICE_X51Y88         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXDATA[25]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.096ns (5.378%)  route 1.689ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 4.687 - 3.168 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.478ns (routing 0.448ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.408ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.478     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X49Y86         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/Q
                         net (fo=1, routed)           1.689     3.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txdata_gen[31]
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.294     4.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txusrclk2_i
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
                         clock pessimism              0.115     4.803    
                         clock uncertainty           -0.046     4.756    
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                     -0.190     4.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel
  -------------------------------------------------------------------
                         required time                          4.566    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.193ns (9.401%)  route 1.860ns (90.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 4.684 - 3.168 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.448ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.408ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X41Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.752 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          1.803     3.555    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X51Y88         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     3.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[15]_i_1/O
                         net (fo=1, routed)           0.057     3.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[15]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.291     4.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
                         clock pessimism              0.116     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X51Y88         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.587ns (29.483%)  route 1.404ns (70.517%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 4.674 - 3.168 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.448ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.408ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.438     1.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X45Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.793 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.318     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X46Y88         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.304 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.893     3.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X49Y93         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.375 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.171     3.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X49Y91         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.022     3.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X49Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.281     4.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X49Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.116     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X49Y91         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.532ns (26.801%)  route 1.453ns (73.199%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 4.682 - 3.168 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.448ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.408ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.438     1.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X45Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.793 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.318     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X46Y88         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.304 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.515     2.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X46Y91         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2/O
                         net (fo=1, routed)           0.563     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2_n_341
    SLICE_X49Y89         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     3.623 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.057     3.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X49Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.289     4.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X49Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism              0.116     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X49Y89         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.208ns (10.323%)  route 1.807ns (89.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.680 - 3.168 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.448ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.408ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X41Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.752 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          1.749     3.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X51Y88         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[17]_i_1/O
                         net (fo=1, routed)           0.058     3.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[17]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.287     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
                         clock pessimism              0.116     4.796    
                         clock uncertainty           -0.046     4.750    
    SLICE_X51Y88         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.209ns (10.357%)  route 1.809ns (89.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 4.684 - 3.168 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.448ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.408ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X41Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.752 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          1.749     3.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X51Y88         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.617 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[14]_i_1/O
                         net (fo=1, routed)           0.060     3.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[14]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.291     4.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
                         clock pessimism              0.116     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X51Y88         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.244ns (12.417%)  route 1.721ns (87.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 4.676 - 3.168 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.435ns (routing 0.448ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.408ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.435     1.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X47Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.789 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/Q
                         net (fo=22, routed)          1.663     3.452    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_2_in
    SLICE_X50Y94         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     3.599 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1__0/O
                         net (fo=1, routed)           0.058     3.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/i_39
    SLICE_X50Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.283     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X50Y94         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]/C
                         clock pessimism              0.116     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X50Y94         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.773    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[1] rise@3.168ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.501ns (25.548%)  route 1.460ns (74.452%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.680 - 3.168 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.448ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.408ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.438     1.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X45Y85         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.793 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.318     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X46Y88         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.304 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.502     2.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X48Y94         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_2/O
                         net (fo=1, routed)           0.580     3.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_2_n_341
    SLICE_X50Y91         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_1/O
                         net (fo=1, routed)           0.060     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[5]
    SLICE_X50Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.287     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/C
                         clock pessimism              0.116     4.796    
                         clock uncertainty           -0.046     4.750    
    SLICE_X50Y91         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.750ns (routing 0.231ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.255ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.750     0.896    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X50Y90         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.935 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.058     0.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X50Y90         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.851     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X50Y90         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.116     0.902    
    SLICE_X50Y90         FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.079ns (54.110%)  route 0.067ns (45.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.748ns (routing 0.231ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.255ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.748     0.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X49Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.049     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[16]
    SLICE_X50Y89         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     1.022 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1/O
                         net (fo=1, routed)           0.018     1.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1_n_341
    SLICE_X50Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.849     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X50Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                         clock pessimism             -0.070     0.946    
    SLICE_X50Y89         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.053ns (34.868%)  route 0.099ns (65.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.725ns (routing 0.231ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.255ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.725     0.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X48Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.910 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/Q
                         net (fo=1, routed)           0.083     0.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[4]
    SLICE_X48Y87         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.007 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1/O
                         net (fo=1, routed)           0.016     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1_n_341
    SLICE_X48Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.831     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X48Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/C
                         clock pessimism             -0.070     0.928    
    SLICE_X48Y87         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.059ns (40.690%)  route 0.086ns (59.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.727ns (routing 0.231ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.255ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.727     0.873    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X48Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.912 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/Q
                         net (fo=9, routed)           0.080     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in14_in
    SLICE_X48Y89         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.012 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[1]_i_1__2/O
                         net (fo=1, routed)           0.006     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/i_38
    SLICE_X48Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.825     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X48Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[1]/C
                         clock pessimism             -0.070     0.922    
    SLICE_X48Y89         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.062ns (42.177%)  route 0.085ns (57.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.745ns (routing 0.231ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.255ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.745     0.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X49Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.930 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.070     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[35]
    SLICE_X50Y89         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.023 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1/O
                         net (fo=1, routed)           0.015     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1_n_341
    SLICE_X50Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.845     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X50Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                         clock pessimism             -0.070     0.942    
    SLICE_X50Y89         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.073ns (47.712%)  route 0.080ns (52.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.717ns (routing 0.231ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.255ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.717     0.863    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X46Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.903 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/Q
                         net (fo=3, routed)           0.074     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_1_in7_in
    SLICE_X47Y90         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.010 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o[7]_i_1__4/O
                         net (fo=1, routed)           0.006     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_out[7]
    SLICE_X47Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.820     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X47Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/C
                         clock pessimism             -0.070     0.917    
    SLICE_X47Y90         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.747ns (routing 0.231ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.255ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.747     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X49Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.072     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[3]
    SLICE_X50Y93         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     1.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.016     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X50Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism             -0.070     0.943    
    SLICE_X50Y93         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.076ns (49.351%)  route 0.078ns (50.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.742ns (routing 0.231ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.255ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.742     0.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X49Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.929 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[38]/Q
                         net (fo=1, routed)           0.062     0.991    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[9]
    SLICE_X49Y89         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     1.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.016     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X49Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.844     1.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X49Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism             -0.070     0.941    
    SLICE_X49Y89         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.054ns (34.177%)  route 0.104ns (65.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.747ns (routing 0.231ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.255ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.747     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.087     1.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[14]
    SLICE_X51Y88         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[14]_i_1/O
                         net (fo=1, routed)           0.017     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[14]_i_1_n_341
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.850     1.017    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X51Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
                         clock pessimism             -0.070     0.947    
    SLICE_X51Y88         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.718ns (routing 0.231ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.255ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.718     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X44Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.903 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.048     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X44Y84         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.968 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/p_0_in__13[12]
    SLICE_X44Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.815     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X44Y84         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.112     0.870    
    SLICE_X44Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[1]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X41Y85        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X49Y86        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X49Y87        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X49Y86        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X50Y87        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X48Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X48Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X48Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X48Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X48Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X41Y85        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X49Y86        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X51Y88        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X49Y86        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.116       0.667      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.989         0.210       0.779      GTHE4_CHANNEL_X0Y5  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_2
  To Clock:  txoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_2
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y32  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y34  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[2]
  To Clock:  txoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.246ns (22.905%)  route 0.828ns (77.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.636 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.477ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.607     2.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.243     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.124     4.760    
                         clock uncertainty           -0.046     4.714    
    SLICE_X25Y107        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.246ns (22.905%)  route 0.828ns (77.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.636 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.477ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.607     2.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.243     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.124     4.760    
                         clock uncertainty           -0.046     4.714    
    SLICE_X25Y107        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.246ns (22.905%)  route 0.828ns (77.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.636 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.477ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.607     2.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.243     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.124     4.760    
                         clock uncertainty           -0.046     4.714    
    SLICE_X25Y107        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.246ns (22.905%)  route 0.828ns (77.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.636 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.477ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.607     2.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.243     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.124     4.760    
                         clock uncertainty           -0.046     4.714    
    SLICE_X25Y107        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.374%)  route 0.621ns (71.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 4.635 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.477ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.400     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.242     4.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.124     4.759    
                         clock uncertainty           -0.046     4.713    
    SLICE_X25Y106        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.374%)  route 0.621ns (71.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 4.635 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.477ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.400     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.242     4.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.124     4.759    
                         clock uncertainty           -0.046     4.713    
    SLICE_X25Y106        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.374%)  route 0.621ns (71.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 4.635 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.477ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.400     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.242     4.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.124     4.759    
                         clock uncertainty           -0.046     4.713    
    SLICE_X25Y106        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.246ns (28.374%)  route 0.621ns (71.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 4.635 - 3.168 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.529ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.477ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.437     1.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X24Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.792 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.221     2.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X24Y106        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.161 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.400     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.242     4.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.124     4.759    
                         clock uncertainty           -0.046     4.713    
    SLICE_X25Y106        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.097ns (11.073%)  route 0.779ns (88.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 4.708 - 3.168 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.529ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.477ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.514     1.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y98         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.868 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.779     2.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.315     4.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.192     4.901    
                         clock uncertainty           -0.046     4.854    
    SLICE_X41Y100        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     4.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[2] rise@3.168ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.097ns (11.073%)  route 0.779ns (88.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 4.708 - 3.168 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.529ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.477ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.514     1.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y98         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.868 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.779     2.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.315     4.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.192     4.901    
                         clock uncertainty           -0.046     4.854    
    SLICE_X41Y100        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     4.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  2.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.734ns (routing 0.284ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.320ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.734     0.880    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y107        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X25Y107        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.841     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.122     0.886    
    SLICE_X25Y107        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.734ns (routing 0.284ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.320ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.734     0.880    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X25Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.841     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.122     0.886    
    SLICE_X25Y106        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.777ns (routing 0.284ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.320ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.777     0.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.961 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X41Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.888     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.126     0.929    
    SLICE_X41Y100        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.776ns (routing 0.284ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.320ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.776     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.960 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X41Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.887     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.126     0.928    
    SLICE_X41Y99         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.734ns (routing 0.284ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.320ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.734     0.880    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X25Y107        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.841     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y107        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.122     0.886    
    SLICE_X25Y107        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.734ns (routing 0.284ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.320ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.734     0.880    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y106        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X25Y106        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.841     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X25Y106        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.122     0.886    
    SLICE_X25Y106        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.777ns (routing 0.284ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.320ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.777     0.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.961 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     1.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X41Y100        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.038 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.888     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y100        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.126     0.929    
    SLICE_X41Y100        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.776ns (routing 0.284ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.320ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.776     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.960 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X41Y99         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.037 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.887     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.126     0.928    
    SLICE_X41Y99         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.775ns (routing 0.284ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.320ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.775     0.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.960 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.059     1.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X41Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.037 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[8]
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.886     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y99         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.126     0.927    
    SLICE_X41Y99         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.776ns (routing 0.284ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.320ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.776     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y98         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.083     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X41Y98         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y32        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.886     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X41Y98         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.125     0.928    
    SLICE_X41Y98         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[2]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y98        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y100       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X41Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.134       0.438      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.767         0.230       0.537      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[2]
  To Clock:  txusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.577ns (30.115%)  route 1.339ns (69.885%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 4.757 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.472ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.350     3.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X56Y86         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.234 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.317     3.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X55Y90         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.022     3.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X55Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.364     4.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.129     4.887    
                         clock uncertainty           -0.046     4.840    
    SLICE_X55Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.867    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.427ns (22.846%)  route 1.442ns (77.154%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.746 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.472ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.480     3.215    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X54Y88         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.315 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.254     3.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X55Y93         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.632 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.058     3.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X55Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.353     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y93         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.129     4.876    
                         clock uncertainty           -0.046     4.829    
    SLICE_X55Y93         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.505ns (27.063%)  route 1.361ns (72.937%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 4.765 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.472ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.388     3.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X54Y87         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.302 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.263     3.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X56Y92         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.627 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.060     3.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X56Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.372     4.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.129     4.895    
                         clock uncertainty           -0.046     4.848    
    SLICE_X56Y92         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          4.875    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.403ns (21.772%)  route 1.448ns (78.228%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 4.763 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.472ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.479     3.214    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X54Y87         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     3.255 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.259     3.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X57Y91         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.612 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.060     3.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.370     4.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.129     4.893    
                         clock uncertainty           -0.046     4.846    
    SLICE_X57Y91         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.873    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          4.873    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.402ns (22.100%)  route 1.417ns (77.900%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4.759 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.472ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.409     3.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X54Y90         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2/O
                         net (fo=1, routed)           0.300     3.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2_n_341
    SLICE_X57Y91         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.058     3.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.366     4.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism              0.129     4.889    
                         clock uncertainty           -0.046     4.842    
    SLICE_X57Y91         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.464ns (25.495%)  route 1.356ns (74.505%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.764 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.472ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.482     3.217    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X54Y88         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     3.317 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.166     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X56Y89         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.583 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.058     3.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X56Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.371     4.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.129     4.894    
                         clock uncertainty           -0.046     4.847    
    SLICE_X56Y89         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.451ns (24.945%)  route 1.357ns (75.055%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4.759 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.472ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.439     3.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X54Y90         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.322 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2/O
                         net (fo=1, routed)           0.210     3.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2_n_341
    SLICE_X57Y91         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.058     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.366     4.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism              0.129     4.889    
                         clock uncertainty           -0.046     4.842    
    SLICE_X57Y91         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.439ns (24.375%)  route 1.362ns (75.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 4.758 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.472ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.469     3.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X54Y89         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     3.266 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2/O
                         net (fo=1, routed)           0.184     3.450    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2_n_341
    SLICE_X57Y90         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.563 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.059     3.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.365     4.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism              0.129     4.888    
                         clock uncertainty           -0.046     4.841    
    SLICE_X57Y90         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.528ns (29.763%)  route 1.246ns (70.237%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 4.758 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.472ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.318     3.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X56Y90         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.202 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.220     3.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X56Y90         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.058     3.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X56Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.365     4.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.129     4.888    
                         clock uncertainty           -0.046     4.841    
    SLICE_X56Y90         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i[2] rise@3.168ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.401ns (22.668%)  route 1.368ns (77.332%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 4.758 - 3.168 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.525ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.472ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.564     1.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.918 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.650     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X58Y87         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.471     3.206    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X55Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.304 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.189     3.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X57Y90         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.058     3.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.365     4.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.129     4.888    
                         clock uncertainty           -0.046     4.841    
    SLICE_X57Y90         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.810ns (routing 0.282ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.318ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.810     0.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X55Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/Q
                         net (fo=1, routed)           0.023     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[0]
    SLICE_X55Y90         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.020     1.038 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.006     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X55Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.086    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism             -0.120     0.966    
    SLICE_X55Y90         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.808ns (routing 0.282ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.318ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.808     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.993 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.030     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X55Y91         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     1.044 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[17]_i_1/O
                         net (fo=2, routed)           0.007     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/i_17
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.920     1.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[22]/C
                         clock pessimism             -0.127     0.960    
    SLICE_X55Y91         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.814ns (routing 0.282ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.318ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.814     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/Q
                         net (fo=1, routed)           0.023     1.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[39]
    SLICE_X55Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.044 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[39]_i_1/O
                         net (fo=1, routed)           0.016     1.060    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[39]_i_1_n_341
    SLICE_X55Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.927     1.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X55Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[39]/C
                         clock pessimism             -0.128     0.966    
    SLICE_X55Y89         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.055ns (45.833%)  route 0.065ns (54.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.808ns (routing 0.282ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.318ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.808     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X56Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.047     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[27]
    SLICE_X56Y92         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.056 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.018     1.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X56Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.926     1.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism             -0.116     0.977    
    SLICE_X56Y92         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.061ns (54.955%)  route 0.050ns (45.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.814ns (routing 0.282ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.318ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.814     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X57Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/Q
                         net (fo=9, routed)           0.034     1.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in
    SLICE_X57Y89         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.055 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[39]_i_1__2/O
                         net (fo=1, routed)           0.016     1.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/i_0
    SLICE_X57Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.924     1.091    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X57Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[39]/C
                         clock pessimism             -0.121     0.970    
    SLICE_X57Y89         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.053ns (46.491%)  route 0.061ns (53.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.811ns (routing 0.282ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.318ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.811     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X57Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.045     1.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[8]
    SLICE_X56Y89         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     1.055 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.016     1.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X56Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.924     1.091    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism             -0.121     0.970    
    SLICE_X56Y89         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.808ns (routing 0.282ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.318ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.808     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.993 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.030     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X55Y91         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.045 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.016     1.061    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.920     1.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X55Y91         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.127     0.960    
    SLICE_X55Y91         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.059ns (47.967%)  route 0.064ns (52.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.815ns (routing 0.282ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.318ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.815     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X55Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/Q
                         net (fo=20, routed)          0.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_in5_in
    SLICE_X55Y88         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.078 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_1__0/O
                         net (fo=1, routed)           0.006     1.084    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_out[24]
    SLICE_X55Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.095    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X55Y88         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[24]/C
                         clock pessimism             -0.115     0.980    
    SLICE_X55Y88         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.071ns (46.104%)  route 0.083ns (53.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.814ns (routing 0.282ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.318ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.814     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X57Y89         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[5]/Q
                         net (fo=9, routed)           0.077     1.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in
    SLICE_X57Y90         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     1.108 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[9]_i_1__2/O
                         net (fo=1, routed)           0.006     1.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/i_30
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.924     1.091    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X57Y90         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[9]/C
                         clock pessimism             -0.083     1.008    
    SLICE_X57Y90         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.060ns (48.387%)  route 0.064ns (51.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.815ns (routing 0.282ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.318ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.815     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X55Y87         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[2]/Q
                         net (fo=17, routed)          0.058     1.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_1_in18_in
    SLICE_X55Y86         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[9]_i_1__0/O
                         net (fo=1, routed)           0.006     1.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_out[9]
    SLICE_X55Y86         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y34        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.926     1.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X55Y86         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]/C
                         clock pessimism             -0.115     0.978    
    SLICE_X55Y86         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[2]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X46Y99        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X55Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X59Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y93        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X58Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y94        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
Low Pulse Width   Fast    FDSE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X55Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X59Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y89        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X59Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X59Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X55Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X58Y91        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y92        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.125       0.658      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.989         0.215       0.774      GTHE4_CHANNEL_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_3
  To Clock:  txoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_3
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y33  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.499         3.168       1.669      BUFG_GT_X0Y26  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[3]
  To Clock:  txoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.137ns (15.949%)  route 0.722ns (84.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.314     2.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y119        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.137ns (15.949%)  route 0.722ns (84.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.314     2.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y119        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.137ns (15.949%)  route 0.722ns (84.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.314     2.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y119        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.137ns (15.949%)  route 0.722ns (84.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.314     2.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y119        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.137ns (16.042%)  route 0.717ns (83.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.309     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y118        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.137ns (16.042%)  route 0.717ns (83.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.309     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y118        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.137ns (16.042%)  route 0.717ns (83.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.309     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y118        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.137ns (16.042%)  route 0.717ns (83.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 4.626 - 3.168 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.525ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.472ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.425     1.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.780 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.408     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X28Y117        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.309     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.233     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.185     4.811    
                         clock uncertainty           -0.046     4.765    
    SLICE_X28Y118        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     4.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.437ns (49.101%)  route 0.453ns (50.899%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 4.633 - 3.168 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.525ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.472ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.436     1.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.791 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.394     2.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     2.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.552 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.031     2.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[14]
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.240     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.186     4.819    
                         clock uncertainty           -0.046     4.773    
    SLICE_X32Y118        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txoutclk_o[3] rise@3.168ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.421ns (48.114%)  route 0.454ns (51.886%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 4.633 - 3.168 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.525ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.472ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.436     1.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.791 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.394     2.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     2.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.536 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.032     2.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[15]
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          1.240     4.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.186     4.819    
                         clock uncertainty           -0.046     4.773    
    SLICE_X32Y118        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.734ns (routing 0.282ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.318ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.734     0.880    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y116        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X32Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.839     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.120     0.886    
    SLICE_X32Y116        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.282ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.318ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.735     0.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.840     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.120     0.887    
    SLICE_X32Y118        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.282ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.318ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.735     0.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.840     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.120     0.887    
    SLICE_X32Y117        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.730ns (routing 0.282ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.318ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.914 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X28Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.120     0.882    
    SLICE_X28Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.730ns (routing 0.282ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.318ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.914 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X28Y118        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.120     0.882    
    SLICE_X28Y118        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.282ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.318ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.735     0.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.840     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.120     0.887    
    SLICE_X32Y118        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.282ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.318ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.735     0.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.840     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X32Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.120     0.887    
    SLICE_X32Y117        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.730ns (routing 0.282ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.318ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.914 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X28Y119        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.120     0.882    
    SLICE_X28Y119        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.730ns (routing 0.282ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.318ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.914 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X28Y118        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.120     0.882    
    SLICE_X28Y118        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.730ns (routing 0.282ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.318ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/Q
                         net (fo=1, routed)           0.083     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X1Y1 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X28Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                         clock pessimism             -0.120     0.882    
    SLICE_X28Y117        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[3]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      2.560         3.168       0.608      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y116       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.168       2.618      SLICE_X32Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y119       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y119       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y119       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X28Y119       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.584       1.309      SLICE_X32Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.114       0.458      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.767         0.198       0.569      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[3]
  To Clock:  txusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXCTRL1[2]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.094ns (5.857%)  route 1.511ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.786 - 3.168 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.549ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.495ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.614     1.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.965 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/Q
                         net (fo=1, routed)           1.511     3.476    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txdata_gen[29]
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXCTRL1[2]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.393     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txusrclk2_i
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
                         clock pessimism              0.131     4.918    
                         clock uncertainty           -0.046     4.871    
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXCTRL1[2])
                                                     -0.171     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel
  -------------------------------------------------------------------
                         required time                          4.700    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.567ns (31.535%)  route 1.231ns (68.465%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 4.807 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.495ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.404     2.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X50Y116        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     3.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2/O
                         net (fo=1, routed)           0.358     3.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2_n_341
    SLICE_X55Y116        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.058     3.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X55Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.414     4.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism              0.131     4.938    
                         clock uncertainty           -0.046     4.892    
    SLICE_X55Y116        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.507ns (28.612%)  route 1.265ns (71.388%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 4.798 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.495ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.441     3.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X51Y116        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.201 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.355     3.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X56Y115        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.058     3.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.405     4.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.131     4.930    
                         clock uncertainty           -0.046     4.883    
    SLICE_X56Y115        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.553ns (31.261%)  route 1.216ns (68.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 4.808 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.495ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.336     2.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X51Y117        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.411     3.477    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X56Y117        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.592 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.058     3.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.415     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.131     4.939    
                         clock uncertainty           -0.046     4.893    
    SLICE_X56Y117        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.920    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.531ns (30.308%)  route 1.221ns (69.692%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 4.811 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.495ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.440     3.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X51Y116        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     3.199 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2/O
                         net (fo=1, routed)           0.310     3.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2_n_341
    SLICE_X55Y115        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.060     3.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X55Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.418     4.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism              0.131     4.942    
                         clock uncertainty           -0.046     4.896    
    SLICE_X55Y115        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          4.923    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.368ns (22.089%)  route 1.298ns (77.911%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 4.801 - 3.168 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.549ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.495ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.617     1.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.970 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X54Y121        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     2.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_3/O
                         net (fo=40, routed)          0.525     3.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]_0
    SLICE_X54Y114        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     3.463 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.077     3.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.408     4.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism              0.131     4.933    
                         clock uncertainty           -0.046     4.886    
    SLICE_X54Y114        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     4.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.465ns (28.302%)  route 1.178ns (71.698%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 4.801 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.495ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.372     2.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X53Y115        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     3.015 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2/O
                         net (fo=1, routed)           0.313     3.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2_n_341
    SLICE_X54Y114        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.442 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_1/O
                         net (fo=1, routed)           0.082     3.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[26]
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.408     4.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                         clock pessimism              0.131     4.933    
                         clock uncertainty           -0.046     4.886    
    SLICE_X54Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.214ns (13.226%)  route 1.404ns (86.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 4.795 - 3.168 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.549ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.495ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.617     1.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X51Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.973 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/Q
                         net (fo=20, routed)          1.346     3.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_in5_in
    SLICE_X52Y118        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[30]_i_1__0/O
                         net (fo=1, routed)           0.058     3.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_out[30]
    SLICE_X52Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     4.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X52Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[30]/C
                         clock pessimism              0.131     4.927    
                         clock uncertainty           -0.046     4.880    
    SLICE_X52Y118        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.580ns (35.958%)  route 1.033ns (64.042%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 4.802 - 3.168 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.549ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.495ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.624     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.411     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X52Y121        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.276     2.857    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X53Y119        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     3.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2/O
                         net (fo=1, routed)           0.289     3.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2_n_341
    SLICE_X56Y118        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.437 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.057     3.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X56Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.409     4.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism              0.131     4.934    
                         clock uncertainty           -0.046     4.887    
    SLICE_X56Y118        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.168ns  (txusrclk2_i__0[3] rise@3.168ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.241ns (14.941%)  route 1.372ns (85.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 4.795 - 3.168 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.549ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.495ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.617     1.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X51Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.973 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[3]/Q
                         net (fo=20, routed)          1.346     3.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_0_in5_in
    SLICE_X52Y118        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     3.461 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1__0/O
                         net (fo=1, routed)           0.026     3.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_11_in
    SLICE_X52Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.168     3.168 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.103     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         1.402     4.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X52Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]/C
                         clock pessimism              0.131     4.927    
                         clock uncertainty           -0.046     4.880    
    SLICE_X52Y118        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.837ns (routing 0.295ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.333ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.837     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X54Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.021 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[13]/Q
                         net (fo=9, routed)           0.038     1.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in16_in
    SLICE_X54Y116        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.073 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2/O
                         net (fo=1, routed)           0.018     1.091    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2_n_341
    SLICE_X54Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.956     1.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X54Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/C
                         clock pessimism             -0.117     1.006    
    SLICE_X54Y116        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.054ns (52.941%)  route 0.048ns (47.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.831ns (routing 0.295ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.333ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.831     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.033     1.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X56Y115        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.064 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1/O
                         net (fo=1, routed)           0.015     1.079    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1_n_341
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.942     1.109    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
                         clock pessimism             -0.118     0.991    
    SLICE_X56Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.837ns (routing 0.295ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.333ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.837     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X54Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.020 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[14]/Q
                         net (fo=6, routed)           0.056     1.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_in
    SLICE_X56Y118        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.098 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.016     1.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X56Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.942     1.109    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X56Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.084     1.025    
    SLICE_X56Y118        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.061ns (42.958%)  route 0.081ns (57.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.831ns (routing 0.295ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.333ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.831     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.062     1.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X54Y114        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     1.100 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1/O
                         net (fo=1, routed)           0.019     1.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1_n_341
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.945     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X54Y114        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                         clock pessimism             -0.084     1.028    
    SLICE_X54Y114        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.055ns (38.732%)  route 0.087ns (61.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.838ns (routing 0.295ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.333ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.838     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X55Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.024 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.072     1.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[8]
    SLICE_X56Y117        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.111 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.015     1.126    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.951     1.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism             -0.084     1.034    
    SLICE_X56Y117        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.080    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.074ns (54.015%)  route 0.063ns (45.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.838ns (routing 0.295ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.333ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.838     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.023 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/Q
                         net (fo=1, routed)           0.046     1.069    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[34]
    SLICE_X56Y115        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     1.104 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1/O
                         net (fo=1, routed)           0.017     1.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1_n_341
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.946     1.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
                         clock pessimism             -0.084     1.029    
    SLICE_X56Y115        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.062ns (40.000%)  route 0.093ns (60.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.827ns (routing 0.295ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.333ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.827     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X53Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.012 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/Q
                         net (fo=1, routed)           0.078     1.090    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[37]
    SLICE_X55Y115        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.113 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[37]_i_1/O
                         net (fo=1, routed)           0.015     1.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[37]_i_1_n_341
    SLICE_X55Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.951     1.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X55Y115        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/C
                         clock pessimism             -0.084     1.034    
    SLICE_X55Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.080    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.073ns (55.725%)  route 0.058ns (44.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.835ns (routing 0.295ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.333ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.835     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X50Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.021 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/Q
                         net (fo=4, routed)           0.052     1.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_in0_in
    SLICE_X49Y119        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o[7]_i_1__4/O
                         net (fo=1, routed)           0.006     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_out[7]
    SLICE_X49Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.934     1.101    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X49Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/C
                         clock pessimism             -0.084     1.017    
    SLICE_X49Y119        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.835ns (routing 0.295ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.333ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.835     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X55Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.020 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/Q
                         net (fo=1, routed)           0.024     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[4]
    SLICE_X55Y117        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     1.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.016     1.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X55Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.951     1.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X55Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism             -0.131     0.987    
    SLICE_X55Y117        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.584ns period=3.168ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.831ns (routing 0.295ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.333ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.831     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X56Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/Q
                         net (fo=1, routed)           0.048     1.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[4]
    SLICE_X56Y117        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.086 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1/O
                         net (fo=1, routed)           0.018     1.104    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1_n_341
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X1Y1 (CLOCK_ROOT)    net (fo=408, routed)         0.955     1.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X56Y117        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/C
                         clock pessimism             -0.117     1.005    
    SLICE_X56Y117        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.584 }
Period(ns):         3.168
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     2.560         3.168       0.608      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X45Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y114       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y116       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y115       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X56Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.168       2.618      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y114       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X54Y114       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y115       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y115       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y118       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X54Y114       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X50Y105       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X35Y113       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.152         1.584       0.432      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y116       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y117       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X57Y116       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.584       1.309      SLICE_X56Y116       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.149       0.634      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.989         0.253       0.736      GTHE4_CHANNEL_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.735ns (47.789%)  route 0.803ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.735     1.597 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[15]
                         net (fo=2, routed)           0.803     2.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y62         RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.736ns (48.904%)  route 0.769ns (51.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.736     1.598 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[0]
                         net (fo=2, routed)           0.769     2.367    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y61         RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     4.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          4.724    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.364ns (22.609%)  route 1.246ns (77.391%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 4.808 - 4.000 ) 
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.688ns (routing 0.002ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.688     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.041 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.425     1.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y60         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.501     2.081    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X48Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.119 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3/O
                         net (fo=1, routed)           0.051     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i1
    SLICE_X48Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.269     2.555    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.583     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.126     4.934    
                         clock uncertainty           -0.046     4.888    
    SLICE_X48Y60         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.915    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.735ns (50.377%)  route 0.724ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.735     1.597 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[5]
                         net (fo=2, routed)           0.724     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y61         RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     4.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.364ns (23.023%)  route 1.217ns (76.977%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 4.808 - 4.000 ) 
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.688ns (routing 0.002ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.688     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.041 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.425     1.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y60         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.501     2.081    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X48Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.119 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3/O
                         net (fo=1, routed)           0.051     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i1
    SLICE_X48Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.240     2.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.583     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.126     4.934    
                         clock uncertainty           -0.046     4.888    
    SLICE_X48Y60         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.915    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.735ns (54.164%)  route 0.622ns (45.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.735     1.597 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[9]
                         net (fo=2, routed)           0.622     2.219    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y61         RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     4.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.736ns (53.256%)  route 0.646ns (46.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.736     1.598 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[8]
                         net (fo=2, routed)           0.646     2.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y61         RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     4.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.735ns (54.324%)  route 0.618ns (45.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.002ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.605     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.735     1.597 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[3]
                         net (fo=2, routed)           0.618     2.215    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y61         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y61         RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     4.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.210ns (18.800%)  route 0.907ns (81.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.688ns (routing 0.002ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.688     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.041 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.425     1.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y60         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.482     2.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y62         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192     4.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.592    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.210ns (18.800%)  route 0.907ns (81.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns = ( 4.793 - 4.000 ) 
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.688ns (routing 0.002ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.688     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.041 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.425     1.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X49Y60         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.482     2.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.568     4.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y62         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.037     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X53Y62         RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.592    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  2.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.063     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y61         FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.513 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X49Y62         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.006     0.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.377     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.064     0.480    
    SLICE_X49Y62         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.085     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y61         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.324     0.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.511 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.078     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X49Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.373     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.064     0.476    
    SLICE_X49Y61         FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.513 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X49Y62         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[0]_i_1/O
                         net (fo=1, routed)           0.016     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[0]
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.377     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.064     0.480    
    SLICE_X49Y62         FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.072ns (57.143%)  route 0.054ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.513 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.048     0.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X49Y62         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     0.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.006     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X49Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.377     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.064     0.480    
    SLICE_X49Y62         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.250%)  route 0.088ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.088     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.066     0.501    
    SLICE_X48Y62         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/Q
                         net (fo=2, routed)           0.089     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]_0[1]
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.066     0.501    
    SLICE_X48Y61         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.095     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.066     0.501    
    SLICE_X48Y62         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.076     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[1]
    SLICE_X48Y61         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.006     0.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.060     0.503    
    SLICE_X48Y61         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I   n/a            1.499         4.000       2.501      BUFG_GT_X0Y27  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y60   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y60   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y60   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y61   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y62   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.735ns (33.409%)  route 1.465ns (66.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.735     1.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.465     3.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.736ns (38.494%)  route 1.176ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.736     1.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.176     2.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     4.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.735ns (41.339%)  route 1.043ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.828 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.001ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.735     1.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.043     2.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.603     4.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.037     4.865    
                         clock uncertainty           -0.046     4.819    
    SLICE_X45Y88         RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     4.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.759    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.735ns (45.995%)  route 0.863ns (54.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.828 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.001ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.735     1.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[15]
                         net (fo=2, routed)           0.863     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.603     4.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.037     4.865    
                         clock uncertainty           -0.046     4.819    
    SLICE_X45Y88         RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     4.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.735ns (48.419%)  route 0.783ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.735     1.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[11]
                         net (fo=2, routed)           0.783     2.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.736ns (48.969%)  route 0.767ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[13])
                                                      0.736     1.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[13]
                         net (fo=2, routed)           0.767     2.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.735ns (50.412%)  route 0.723ns (49.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.735     1.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[4]
                         net (fo=2, routed)           0.723     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.060     4.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.736ns (55.927%)  route 0.580ns (44.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.002ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.580     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.736     1.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[7]
                         net (fo=2, routed)           0.580     2.153    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y88         RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.096ns (8.081%)  route 1.092ns (91.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.828 - 4.000 ) 
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.678ns (routing 0.002ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.001ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.678     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     1.031 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          1.092     2.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.603     4.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.037     4.865    
                         clock uncertainty           -0.046     4.819    
    SLICE_X45Y88         RAMD32 (Setup_A5LUT_SLICEM_CLK_WADR1)
                                                     -0.121     4.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.096ns (8.081%)  route 1.092ns (91.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.828 - 4.000 ) 
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.678ns (routing 0.002ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.001ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.678     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     1.031 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          1.092     2.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.603     4.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.037     4.865    
                         clock uncertainty           -0.046     4.819    
    SLICE_X45Y88         RAMD32 (Setup_A6LUT_SLICEM_CLK_WADR1)
                                                     -0.121     4.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                  2.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.070ns (27.888%)  route 0.181ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.002ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.570     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.181     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.713     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X45Y88         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism             -0.037     0.933    
    SLICE_X45Y88         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I   n/a            1.499         4.000       2.501      BUFG_GT_X0Y28  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         4.000       2.854      SLICE_X45Y89   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y88   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.735ns (35.576%)  route 1.331ns (64.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.331     2.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.060     4.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.736ns (51.685%)  route 0.688ns (48.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.736     1.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[7]
                         net (fo=2, routed)           0.688     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.257    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.735ns (52.017%)  route 0.678ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[9]
                         net (fo=2, routed)           0.678     2.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.735ns (51.943%)  route 0.680ns (48.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[12]
                         net (fo=2, routed)           0.680     2.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     4.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.735ns (52.726%)  route 0.659ns (47.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[6])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[6]
                         net (fo=2, routed)           0.659     2.227    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.736ns (54.078%)  route 0.625ns (45.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.736     1.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[1]
                         net (fo=2, routed)           0.625     2.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.735ns (53.145%)  route 0.648ns (46.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[2]
                         net (fo=2, routed)           0.648     2.216    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     4.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.735ns (54.244%)  route 0.620ns (45.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[5]
                         net (fo=2, routed)           0.620     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.735ns (55.139%)  route 0.598ns (44.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.735     1.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.598     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     4.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.736ns (59.307%)  route 0.505ns (40.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 4.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.576     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.736     1.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[8]
                         net (fo=2, routed)           0.505     2.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.547     4.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y93         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.038     4.810    
                         clock uncertainty           -0.046     4.763    
    SLICE_X53Y93         RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     4.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.061ns (50.000%)  route 0.061ns (50.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X45Y95         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.055     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X45Y97         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.006     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_345
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.090     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X45Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.399     0.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.052     0.514    
    SLICE_X45Y96         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.063ns (50.400%)  route 0.062ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X45Y95         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.054     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X45Y97         LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.023     0.612 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.008     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_341
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.031     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X45Y97         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     0.600 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.009     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X45Y97         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.397     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.065     0.499    
    SLICE_X45Y97         FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.530 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.078     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.064     0.495    
    SLICE_X46Y96         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.080     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.397     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.065     0.499    
    SLICE_X45Y97         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.080ns (57.554%)  route 0.059ns (42.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.001ns, distribution 0.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X46Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.521 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.053     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X46Y94         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     0.613 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.006     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.390     0.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.052     0.505    
    SLICE_X46Y94         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.536%)  route 0.100ns (72.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.531 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.100     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X45Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.399     0.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.052     0.514    
    SLICE_X45Y96         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.084     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.064     0.495    
    SLICE_X46Y96         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.038ns (27.143%)  route 0.102ns (72.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.001ns, distribution 0.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.532 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.102     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]_0[0]
    SLICE_X45Y95         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.398     0.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y95         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.052     0.513    
    SLICE_X45Y95         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I   n/a            1.499         4.000       2.501      BUFG_GT_X0Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         4.000       2.854      SLICE_X45Y94   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y94   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         2.000       1.427      SLICE_X45Y94   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y93   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.735ns (52.165%)  route 0.674ns (47.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.599ns (routing 0.002ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.599     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.735     1.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[2]
                         net (fo=2, routed)           0.674     2.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.736ns (53.605%)  route 0.637ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.599ns (routing 0.002ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.599     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.736     1.592 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[7]
                         net (fo=2, routed)           0.637     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     4.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.692    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.276ns (19.519%)  route 1.138ns (80.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.771ns = ( 4.771 - 4.000 ) 
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.647ns (routing 0.002ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.647     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/Q
                         net (fo=2, routed)           0.821     1.822    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[1]
    SLICE_X49Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.317     2.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.546     4.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.094     4.865    
                         clock uncertainty           -0.046     4.819    
    SLICE_X49Y116        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.846    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.735ns (56.064%)  route 0.576ns (43.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 4.788 - 4.000 ) 
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.599ns (routing 0.002ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.001ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.599     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.735     1.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[15]
                         net (fo=2, routed)           0.576     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X53Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.563     4.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.038     4.826    
                         clock uncertainty           -0.046     4.780    
    SLICE_X53Y113        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.735ns (55.180%)  route 0.597ns (44.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 4.788 - 4.000 ) 
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.599ns (routing 0.002ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.001ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.599     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.735     1.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[14]
                         net (fo=2, routed)           0.597     2.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X53Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.563     4.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.038     4.826    
                         clock uncertainty           -0.046     4.780    
    SLICE_X53Y113        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     4.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.720    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.158%)  route 0.942ns (81.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.002ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.642     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X53Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.252     1.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X49Y116        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.690     2.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192     4.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.158%)  route 0.942ns (81.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.002ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.642     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X53Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.252     1.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X49Y116        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.690     2.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.158%)  route 0.942ns (81.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.002ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.642     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X53Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.252     1.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X49Y116        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.690     2.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.192     4.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.158%)  route 0.942ns (81.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.002ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.642     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X53Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.252     1.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X49Y116        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.690     2.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.158%)  route 0.942ns (81.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.786ns = ( 4.786 - 4.000 ) 
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.002ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.642     0.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X53Y116        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.252     1.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X49Y116        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.690     2.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.561     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.038     4.824    
                         clock uncertainty           -0.046     4.778    
    SLICE_X54Y113        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.192     4.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.324     0.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.039     0.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]_0[0]
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.062     0.476    
    SLICE_X49Y117        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.323     0.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y118        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/Q
                         net (fo=2, routed)           0.059     0.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[3]
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y117        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.071ns (27.203%)  route 0.190ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.537ns (routing 0.001ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     0.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.190     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.665     0.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y113        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.038     0.884    
    SLICE_X54Y113        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.096     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I   n/a            1.499         4.000       2.501      BUFG_GT_X0Y30  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         4.000       2.854      SLICE_X53Y116  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         4.000       2.854      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y116  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X54Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.000       1.427      SLICE_X53Y113  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.484ns  (logic 0.093ns (19.215%)  route 0.391ns (80.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X41Y92         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.391     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y92         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.096ns (20.382%)  route 0.375ns (79.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y91         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.375     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y91         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.418ns  (logic 0.096ns (22.967%)  route 0.322ns (77.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y93         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.322     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y93         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.417ns  (logic 0.094ns (22.542%)  route 0.323ns (77.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X41Y92         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.323     0.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y92         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.407ns  (logic 0.093ns (22.850%)  route 0.314ns (77.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y94         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.314     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y94         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  9.620    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.348ns  (logic 0.095ns (27.299%)  route 0.253ns (72.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y92         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.253     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y92         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.324ns  (logic 0.094ns (29.012%)  route 0.230ns (70.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y92         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.230     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y92         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.274ns  (logic 0.098ns (35.766%)  route 0.176ns (64.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y93         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.176     0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y94         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  9.753    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       49.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.422ns  (logic 0.094ns (22.275%)  route 0.328ns (77.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y91         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.328     0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X32Y91         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 49.605    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.404ns  (logic 0.093ns (23.020%)  route 0.311ns (76.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y94         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.311     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X32Y94         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.391ns  (logic 0.095ns (24.297%)  route 0.296ns (75.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X40Y92         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296     0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X40Y94         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                 49.636    

Slack (MET) :             49.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.353ns  (logic 0.094ns (26.629%)  route 0.259ns (73.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X40Y92         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.259     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X40Y92         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 49.674    

Slack (MET) :             49.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.352ns  (logic 0.093ns (26.420%)  route 0.259ns (73.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y91         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X32Y91         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 49.675    

Slack (MET) :             49.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.350ns  (logic 0.095ns (27.143%)  route 0.255ns (72.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y93         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.255     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X32Y93         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 49.677    

Slack (MET) :             49.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.340ns  (logic 0.096ns (28.235%)  route 0.244ns (71.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y92         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.244     0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X40Y92         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                 49.687    

Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.329ns  (logic 0.096ns (29.179%)  route 0.233ns (70.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y92         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.233     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X41Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X41Y92         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 49.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.224ns (10.821%)  route 1.846ns (89.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.414 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.185ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.170ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.280     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.903     4.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X54Y101        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.394 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.943     5.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X38Y100        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.117    13.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X38Y100        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/C
                         clock pessimism             -0.240    13.174    
                         clock uncertainty           -0.094    13.080    
    SLICE_X38Y100        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072    13.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.224ns (10.821%)  route 1.846ns (89.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.414 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.185ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.170ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.280     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.903     4.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X54Y101        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.394 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.943     5.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X38Y100        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.117    13.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X38Y100        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.240    13.174    
                         clock uncertainty           -0.094    13.080    
    SLICE_X38Y100        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072    13.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.224ns (10.821%)  route 1.846ns (89.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.414 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.185ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.170ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.280     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.903     4.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X54Y101        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.394 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.943     5.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X38Y100        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.117    13.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X38Y100        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.240    13.174    
                         clock uncertainty           -0.094    13.080    
    SLICE_X38Y100        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072    13.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.224ns (10.821%)  route 1.846ns (89.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.414 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.185ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.170ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.280     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.903     4.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X54Y101        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.394 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.943     5.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X38Y100        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.117    13.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X38Y100        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.240    13.174    
                         clock uncertainty           -0.094    13.080    
    SLICE_X38Y100        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072    13.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.224ns (10.832%)  route 1.844ns (89.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.414 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.185ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.170ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.280     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.903     4.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X54Y101        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.394 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.941     5.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X38Y100        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.117    13.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X38Y100        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/C
                         clock pessimism             -0.240    13.174    
                         clock uncertainty           -0.094    13.080    
    SLICE_X38Y100        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072    13.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/di_reg[10]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.096ns (5.922%)  route 1.525ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 13.394 - 10.000 ) 
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.185ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.170ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.416     3.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X49Y107        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.499 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          1.525     5.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_in_sync
    SLICE_X27Y109        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/di_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.097    13.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X27Y109        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/di_reg[10]/C
                         clock pessimism             -0.237    13.157    
                         clock uncertainty           -0.094    13.062    
    SLICE_X27Y109        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    12.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/di_reg[10]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.179ns (11.237%)  route 1.414ns (88.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.185ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.170ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.439     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X56Y78         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.522 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.682     4.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/cpllpd_o
    SLICE_X47Y79         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.287 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.732     5.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X36Y84         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.110    13.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X36Y84         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/C
                         clock pessimism             -0.237    13.170    
                         clock uncertainty           -0.094    13.075    
    SLICE_X36Y84         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    13.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.179ns (11.237%)  route 1.414ns (88.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.185ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.170ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.439     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X56Y78         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.522 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.682     4.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/cpllpd_o
    SLICE_X47Y79         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.287 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.732     5.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X36Y84         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.110    13.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X36Y84         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.237    13.170    
                         clock uncertainty           -0.094    13.075    
    SLICE_X36Y84         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.072    13.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.179ns (11.237%)  route 1.414ns (88.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.185ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.170ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.439     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X56Y78         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.522 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.682     4.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/cpllpd_o
    SLICE_X47Y79         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.287 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.732     5.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X36Y84         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.110    13.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X36Y84         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.237    13.170    
                         clock uncertainty           -0.094    13.075    
    SLICE_X36Y84         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    13.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.179ns (11.237%)  route 1.414ns (88.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.185ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.170ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.117     0.456    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.595 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.214     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.256     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.439     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X56Y78         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.522 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_400/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.682     4.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/cpllpd_o
    SLICE_X47Y79         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.287 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.732     5.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X36Y84         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.102    10.102 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.103    10.205    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.327 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.074    11.401    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.228    12.273    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       1.110    13.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X36Y84         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.237    13.170    
                         clock uncertainty           -0.094    13.075    
    SLICE_X36Y84         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    13.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  7.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.125     2.157    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.842     1.822    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X51Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.263     2.085    
    SLICE_X51Y61         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.125     2.157    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.842     1.822    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X51Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.263     2.085    
    SLICE_X51Y61         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X49Y60         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_dclk_o
    SLICE_X49Y60         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X49Y60         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_dclk_o
    SLICE_X49Y60         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.836     1.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.263     2.079    
    SLICE_X49Y60         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.832     1.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.263     2.075    
    SLICE_X49Y60         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.087     0.087 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.073     0.160    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.233 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.629     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.146     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.738     1.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X50Y58         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.120     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  gth_refclk1p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk1p_i[0]
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.211     0.211 r  u_buf_gth_q1_clk1/ODIV2
                         net (fo=2, routed)           0.085     0.296    gth_odiv2_1_i
    BUFG_GT_X0Y35        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.378 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.712     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X1Y1 (CLOCK_ROOT)    net (fo=12904, routed)       0.832     1.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X49Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.263     2.075    
    SLICE_X49Y60         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.473ns (16.012%)  route 2.481ns (83.988%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.653    10.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 46.704    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.473ns (16.023%)  route 2.479ns (83.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 52.661 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.651    10.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.052    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.517    57.178    
                         clock uncertainty           -0.035    57.143    
    SLICE_X37Y125        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    57.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.071    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 46.706    

Slack (MET) :             46.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.473ns (16.608%)  route 2.375ns (83.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 52.664 - 50.000 ) 
    Source Clock Delay      (SCD):    7.413ns
    Clock Pessimism Removal (CPR):    4.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.185ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.170ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.732     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.353     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.279     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X51Y161        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     7.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.549     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.547    10.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         1.055    52.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.517    57.181    
                         clock uncertainty           -0.035    57.146    
    SLICE_X38Y125        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    57.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.074    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                 46.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.089ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.577ns (routing 0.096ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.577     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.936 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.107     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.667     6.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.140     1.949    
    SLICE_X32Y90         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.092ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    4.171ns
  Clock Net Delay (Source):      0.577ns (routing 0.096ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.670ns (routing 0.108ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.577     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.670     6.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.171     1.921    
    SLICE_X39Y93         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.108ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.090     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.668     6.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.176     1.914    
    SLICE_X39Y91         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.108ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.090     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.668     6.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.176     1.914    
    SLICE_X39Y91         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.108ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.090     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.668     6.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.176     1.914    
    SLICE_X39Y91         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.108ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.090     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.668     6.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -4.176     1.914    
    SLICE_X39Y91         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.130     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X40Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.666     6.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.140     1.948    
    SLICE_X40Y92         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.130     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X40Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.666     6.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.140     1.948    
    SLICE_X40Y92         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.130     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.666     6.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -4.140     1.948    
    SLICE_X40Y92         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.585     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.130     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=506, routed)         0.666     6.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.140     1.948    
    SLICE_X40Y92         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.099ns (6.880%)  route 1.340ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 4.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.340     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y62         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.551     4.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism              0.037     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y62         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.099ns (6.880%)  route 1.340ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 4.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.340     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y62         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.551     4.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism              0.037     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y62         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.099ns (6.880%)  route 1.340ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 4.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.340     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y62         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.551     4.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism              0.037     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y62         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.099ns (6.880%)  route 1.340ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 4.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.340     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y62         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.551     4.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism              0.037     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y62         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.099ns (9.584%)  route 0.934ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.934     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y61         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.098     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X48Y61         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.099ns (9.584%)  route 0.934ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.934     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y61         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.098     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X48Y61         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.099ns (9.584%)  route 0.934ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.934     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.098     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X48Y61         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.099ns (9.584%)  route 0.934ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.934     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.098     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X48Y61         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.099ns (9.584%)  route 0.934ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.934     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism              0.098     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X48Y61         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.099ns (9.677%)  route 0.924ns (90.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 4.812 - 4.000 ) 
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.002ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.687     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.043 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.924     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y62         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.587     4.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y62         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.110     4.922    
                         clock uncertainty           -0.046     4.875    
    SLICE_X48Y62         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     4.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.098     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y61         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.098     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y61         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.098     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y61         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.098     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X48Y61         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y61         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y61         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y60         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y60         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y60         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y60         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.053     0.514    
    SLICE_X48Y60         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.346     0.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y62         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.124     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X48Y60         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X48Y60         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.053     0.510    
    SLICE_X48Y60         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.214ns (21.084%)  route 0.801ns (78.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 4.808 - 4.000 ) 
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.672ns (routing 0.002ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.672     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y92         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.027 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.277     1.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X44Y92         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.524     1.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X43Y93         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.583     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.037     4.845    
                         clock uncertainty           -0.046     4.799    
    SLICE_X43Y93         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     4.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.727    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.214ns (21.084%)  route 0.801ns (78.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 4.808 - 4.000 ) 
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.672ns (routing 0.002ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.672     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y92         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.027 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.277     1.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X44Y92         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.524     1.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X43Y93         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.583     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.037     4.845    
                         clock uncertainty           -0.046     4.799    
    SLICE_X43Y93         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     4.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.727    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.214ns (21.084%)  route 0.801ns (78.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 4.808 - 4.000 ) 
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.672ns (routing 0.002ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.672     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y92         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.027 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.277     1.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X44Y92         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.524     1.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X43Y93         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.583     4.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.037     4.845    
                         clock uncertainty           -0.046     4.799    
    SLICE_X43Y93         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.072     4.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.727    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.093ns (14.374%)  route 0.554ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 4.798 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.554     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y94         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.573     4.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y94         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.037     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X45Y94         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          4.717    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.093ns (14.374%)  route 0.554ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 4.798 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.554     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y94         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.573     4.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y94         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.037     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X45Y94         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          4.717    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.093ns (14.374%)  route 0.554ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 4.798 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.554     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X45Y94         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.573     4.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X45Y94         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.037     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X45Y94         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.717    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.093ns (14.374%)  route 0.554ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 4.798 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.554     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X45Y94         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.573     4.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X45Y94         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.037     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X45Y94         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.717    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.093ns (15.789%)  route 0.496ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 4.791 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.496     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X44Y91         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.566     4.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X44Y91         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.037     4.828    
                         clock uncertainty           -0.046     4.782    
    SLICE_X44Y91         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     4.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.710    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.093ns (15.789%)  route 0.496ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 4.791 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.496     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X44Y91         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.566     4.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X44Y91         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.037     4.828    
                         clock uncertainty           -0.046     4.782    
    SLICE_X44Y91         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     4.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.710    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.093ns (15.789%)  route 0.496ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 4.791 - 4.000 ) 
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.689ns (routing 0.002ns, distribution 0.687ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.689     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.039 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.496     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y91         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.566     4.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X44Y91         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.037     4.828    
                         clock uncertainty           -0.046     4.782    
    SLICE_X44Y91         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     4.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          4.710    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.001ns, distribution 0.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y92         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.525 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y92         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.388     0.555    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y92         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.023     0.532    
    SLICE_X44Y92         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X43Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.060     0.507    
    SLICE_X43Y93         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X43Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.060     0.507    
    SLICE_X43Y93         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X43Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.060     0.507    
    SLICE_X43Y93         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.531 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X43Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.060     0.507    
    SLICE_X43Y93         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.532 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X44Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.023     0.537    
    SLICE_X44Y93         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.532 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X44Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.023     0.537    
    SLICE_X44Y93         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.532 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X44Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.023     0.537    
    SLICE_X44Y93         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.532 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X44Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.023     0.537    
    SLICE_X44Y93         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.347ns (routing 0.001ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.347     0.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X43Y93         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.532 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X44Y93         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y93         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.023     0.537    
    SLICE_X44Y93         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.245ns (30.663%)  route 0.554ns (69.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.809ns = ( 4.809 - 4.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.002ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.001ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.683     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.226     1.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.411 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.328     1.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.584     4.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.099     4.908    
                         clock uncertainty           -0.046     4.862    
    SLICE_X45Y96         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072     4.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.245ns (30.663%)  route 0.554ns (69.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.809ns = ( 4.809 - 4.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.002ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.001ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.683     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.226     1.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.411 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.328     1.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.584     4.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.099     4.908    
                         clock uncertainty           -0.046     4.862    
    SLICE_X45Y96         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072     4.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.245ns (30.663%)  route 0.554ns (69.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.809ns = ( 4.809 - 4.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.002ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.001ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.683     0.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.226     1.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.411 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.328     1.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.584     4.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.099     4.908    
                         clock uncertainty           -0.046     4.862    
    SLICE_X45Y96         FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.072     4.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.093ns (13.043%)  route 0.620ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.800ns = ( 4.800 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.001ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.048 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.620     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y96         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.575     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.110     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X46Y96         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.093ns (13.043%)  route 0.620ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.800ns = ( 4.800 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.001ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.048 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.620     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y96         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.575     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.110     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X46Y96         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.093ns (13.043%)  route 0.620ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.800ns = ( 4.800 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.001ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.048 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.620     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X46Y96         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.575     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.110     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X46Y96         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.093ns (13.043%)  route 0.620ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.800ns = ( 4.800 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.001ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.048 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.620     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X46Y96         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.575     4.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X46Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.110     4.910    
                         clock uncertainty           -0.046     4.864    
    SLICE_X46Y96         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     4.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.097ns (14.946%)  route 0.552ns (85.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 4.806 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.001ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.052 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.552     1.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.581     4.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.099     4.905    
                         clock uncertainty           -0.046     4.859    
    SLICE_X45Y97         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     4.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.097ns (14.946%)  route 0.552ns (85.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 4.806 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.001ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.052 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.552     1.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X45Y97         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.581     4.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.099     4.905    
                         clock uncertainty           -0.046     4.859    
    SLICE_X45Y97         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072     4.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.097ns (14.946%)  route 0.552ns (85.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 4.806 - 4.000 ) 
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.002ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.001ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.698     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.052 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.552     1.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.581     4.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.099     4.905    
                         clock uncertainty           -0.046     4.859    
    SLICE_X45Y97         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     4.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.040ns (20.942%)  route 0.151ns (79.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.335ns (routing 0.001ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.001ns, distribution 0.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.335     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y95         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.521 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.151     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y94         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.390     0.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X46Y94         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.023     0.534    
    SLICE_X46Y94         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.038ns (18.447%)  route 0.168ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.038ns (18.447%)  route 0.168ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.038ns (18.447%)  route 0.168ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.038ns (18.447%)  route 0.168ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.396ns (routing 0.001ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X45Y97         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.396     0.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X45Y97         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.052     0.511    
    SLICE_X45Y97         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.062ns (26.271%)  route 0.174ns (73.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X46Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.520 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.051     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.593 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.123     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.052     0.515    
    SLICE_X45Y96         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.062ns (26.271%)  route 0.174ns (73.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X46Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.520 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.051     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.593 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.123     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.052     0.515    
    SLICE_X45Y96         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.062ns (26.271%)  route 0.174ns (73.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X46Y92         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.520 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.051     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y94         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.593 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.123     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.400     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.052     0.515    
    SLICE_X45Y96         FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.534 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     0.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X45Y96         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.399     0.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.058     0.508    
    SLICE_X45Y96         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     0.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.349     0.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y96         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.534 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     0.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X45Y96         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y6   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.399     0.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X45Y96         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.058     0.508    
    SLICE_X45Y96         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.099ns (8.784%)  route 1.028ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 4.762 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.008 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.028     2.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y115        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     4.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.038     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X50Y115        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.099ns (8.784%)  route 1.028ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 4.762 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.008 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.028     2.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y115        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     4.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism              0.038     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X50Y115        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     4.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.099ns (8.784%)  route 1.028ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 4.762 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.008 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.028     2.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y115        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     4.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.038     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X50Y115        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     4.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.099ns (8.784%)  route 1.028ns (91.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 4.762 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.008 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.028     2.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y115        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.537     4.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X50Y115        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.038     4.800    
                         clock uncertainty           -0.046     4.754    
    SLICE_X50Y115        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     4.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.198ns (19.721%)  route 0.806ns (80.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 4.775 - 4.000 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.681ns (routing 0.002ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.001ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.681     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.231     1.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X48Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.367 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575     1.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y117        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.550     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.038     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y117        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.198ns (19.721%)  route 0.806ns (80.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 4.775 - 4.000 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.681ns (routing 0.002ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.001ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.681     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.231     1.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X48Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.367 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575     1.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y117        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.550     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.038     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y117        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.198ns (19.721%)  route 0.806ns (80.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 4.775 - 4.000 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.681ns (routing 0.002ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.001ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.681     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.231     1.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X48Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.367 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575     1.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y117        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.550     4.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.038     4.813    
                         clock uncertainty           -0.046     4.767    
    SLICE_X49Y117        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.072     4.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.099ns (11.758%)  route 0.743ns (88.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.803ns = ( 4.803 - 4.000 ) 
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.002ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.578ns (routing 0.001ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.626     0.883    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X52Y114        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.982 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.743     1.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y117        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.578     4.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X48Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.038     4.841    
                         clock uncertainty           -0.046     4.795    
    SLICE_X48Y117        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     4.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.096ns (22.274%)  route 0.335ns (77.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.770ns = ( 4.770 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.001ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.005 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.335     1.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y114        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.545     4.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X49Y114        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.094     4.864    
                         clock uncertainty           -0.046     4.818    
    SLICE_X49Y114        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.096ns (22.274%)  route 0.335ns (77.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.770ns = ( 4.770 - 4.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.002ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.001ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.118     0.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.652     0.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.005 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.335     1.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y114        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.103     4.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     4.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.545     4.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X49Y114        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.094     4.864    
                         clock uncertainty           -0.046     4.818    
    SLICE_X49Y114        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  3.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.375     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.051     0.491    
    SLICE_X49Y116        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.375     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.051     0.491    
    SLICE_X49Y116        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.375     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.051     0.491    
    SLICE_X49Y116        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y116        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y116        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y116        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y116        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.512 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X49Y116        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X49Y116        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.051     0.487    
    SLICE_X49Y116        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.513 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.092     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y117        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.057     0.481    
    SLICE_X49Y117        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.513 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.092     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X49Y117        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=77, routed)          0.371     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X49Y117        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.057     0.481    
    SLICE_X49Y117        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.144    





