Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,852
design__instance__area,13203.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000022067966710892506
power__switching__total,0.000009851374670688529
power__leakage__total,0.0000010468658047102508
power__total,0.00003296620707260445
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2500562050422112
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25072911123646763
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1175675978736564
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.210499956756811
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117568
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25004390932186576
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2517768842455907
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6295145694016531
timing__setup__ws__corner:nom_slow_1p08V_125C,14.44975735519999
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.629515
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25004948819272227
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2511340095849997
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30193590149390503
timing__setup__ws__corner:nom_typ_1p20V_25C,14.92984089726451
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301936
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25004390932186576
clock__skew__worst_setup,0.25072911123646763
timing__hold__ws,0.1175675978736564
timing__setup__ws,14.44975735519999
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117568
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,852
design__instance__area__stdcell,13203.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.45621
design__instance__utilization__stdcell,0.45621
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,58
design__instance__area__class:inverter,322.963
design__instance__count__class:sequential_cell,147
design__instance__area__class:sequential_cell,6934.64
design__instance__count__class:multi_input_combinational_cell,567
design__instance__area__class:multi_input_combinational_cell,5122.05
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,73
design__instance__area__class:timing_repair_buffer,769.306
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14028.1
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1017
route__net__special,2
route__drc_errors__iter:0,348
route__wirelength__iter:0,15951
route__drc_errors__iter:1,167
route__wirelength__iter:1,15827
route__drc_errors__iter:2,173
route__wirelength__iter:2,15800
route__drc_errors__iter:3,74
route__wirelength__iter:3,15710
route__drc_errors__iter:4,32
route__wirelength__iter:4,15710
route__drc_errors__iter:5,15
route__wirelength__iter:5,15711
route__drc_errors__iter:6,6
route__wirelength__iter:6,15696
route__drc_errors__iter:7,0
route__wirelength__iter:7,15686
route__drc_errors,0
route__wirelength,15686
route__vias,4799
route__vias__singlecut,4799
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,173.84
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,160
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,160
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,160
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,160
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000349523
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000458434
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,3.37604E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000458434
design_powergrid__voltage__worst,0.00000458434
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000458434
design_powergrid__drop__worst__net:VPWR,0.00000349523
design_powergrid__voltage__worst__net:VGND,0.00000458434
design_powergrid__drop__worst__net:VGND,0.00000458434
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,3.68999999999999982243262079684154031156140263192355632781982421875E-7
ir__drop__worst,0.00000349999999999999994749750979738944778318909811787307262420654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
