# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_tx_startup_fsm.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_rx_startup_fsm.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_init.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_cpll_railing.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_gt.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_multi_gt.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_sync_block.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_block.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_sync_block.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_support.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_gt_common_wrapper.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_gtwizard_0_common.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_block.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_address_decoder.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_register_decode.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_axi_lite_ipif.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_counter_f.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_pselect_f.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_slave_attachment.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_reset_block.v"
verilog xil_defaultlib  "../../../testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/value_att_round.v"
verilog xil_defaultlib  "../../../dds_16chl.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/reshape/dac_data_reshape.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/reshape/design_1.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/reshape/dac_204b_cfg_module.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/iob_module.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/dds_for_7_series_iq.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/ad9172_inf.v"
verilog xil_defaultlib  "../../../../../rtl/ad9172/ad9172_top.v"
verilog xil_defaultlib  "../../../../../sim/tb/testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
