// Seed: 1973269582
module module_0 (
    input supply1 id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wire id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7
    , id_15,
    output logic id_8,
    output supply1 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wand id_12,
    output wand id_13
);
  assign id_10 = 1'h0;
  module_0(
      id_0, id_3
  );
  assign id_8 = 1;
  always @(1) begin
    id_8 <= id_7 >= 1;
    if (id_11 == 1) begin
      id_15 <= id_0 == ~id_4 | 1'b0;
      id_9 = 1'b0;
    end
  end
endmodule
