Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VLSI_DESIGN/Practical_1/and_gate/and_gate_test_bench_isim_beh.exe -prj /home/ise/VLSI_DESIGN/Practical_1/and_gate/and_gate_test_bench_beh.prj work.and_gate_test_bench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VLSI_DESIGN/Practical_1/and_gate/and_gate.vhd" into library work
Parsing VHDL file "/home/ise/VLSI_DESIGN/Practical_1/and_gate/and_gate_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95304 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate_arch [and_gate_arch_default]
Compiling architecture behavior of entity and_gate_test_bench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/VLSI_DESIGN/Practical_1/and_gate/and_gate_test_bench_isim_beh.exe
Fuse Memory Usage: 103920 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 960 ms
