
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.379 ; gain = 2.016 ; free physical = 19508 ; free virtual = 329372
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote" "*.svh"]] 
# }
# synth_design -top top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17575
WARNING: [Synth 8-1652] attribute target identifier hierarchy not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Remote.v:125]
WARNING: [Synth 8-1652] attribute target identifier ql_pack not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Remote.v:124]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 2309 ; free virtual = 298169
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Remote.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2cSlaveTop' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlaveTop.v:47]
	Parameter I2C_ADDRESS bound to: 7'b0101010 
	Parameter CLK_FREQ bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2cSlave' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlave.v:48]
	Parameter I2C_ADDRESS bound to: 7'b0101010 
	Parameter CLK_FREQ bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2cSlaveSerialInterface' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlaveSerialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0101010 
	Parameter NULL_DET bound to: 2'b00 
	Parameter START_DET bound to: 2'b01 
	Parameter STOP_DET bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'i2cSlaveSerialInterface' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlaveSerialInterface.v:58]
INFO: [Synth 8-6155] done synthesizing module 'i2cSlave' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlave.v:48]
INFO: [Synth 8-6155] done synthesizing module 'i2cSlaveTop' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/i2cSlaveTop.v:47]
INFO: [Synth 8-6157] synthesizing module 'IR_Emitter_Interface' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Interface.v:29]
	Parameter HOST_ADR_IN_BITS bound to: 8 - type: integer 
	Parameter HOST_DATA_IN_BITS bound to: 8 - type: integer 
	Parameter HOST_DATA_OUT_BITS bound to: 8 - type: integer 
	Parameter GPIO_PORT_BITS bound to: 8 - type: integer 
	Parameter GPIO_PORT_VALUE bound to: 8'b00000000 
	Parameter GPIO_DIR_VALUE bound to: 8'b11111111 
	Parameter DEVICE_ID_NUM_L bound to: 8'b00100001 
	Parameter DEVICE_ID_NUM_H bound to: 8'b01000011 
	Parameter DEVICE_REV_NUM_L bound to: 8'b00000001 
	Parameter DEVICE_REV_NUM_H bound to: 8'b00000000 
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Interface.v:233]
INFO: [Synth 8-6157] synthesizing module 'IR_Emitter_Carrier_Generator' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Carrier_Generator.v:32]
	Parameter CARRIER_CYCLE_BITS bound to: 16 - type: integer 
	Parameter CARRIER_DUTY_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IR_Emitter_Carrier_Generator' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Carrier_Generator.v:32]
INFO: [Synth 8-6157] synthesizing module 'IR_Emitter_Modulator' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Modulator.v:32]
	Parameter HOST_DATA_OUT_BITS bound to: 8 - type: integer 
	Parameter MEM_BLOCK_DATA_BITS bound to: 9 - type: integer 
	Parameter MEM_ADR_BUS_BITS bound to: 13 - type: integer 
	Parameter MEM_MAX_PHYS_SIZE bound to: 8191 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Modulator.v:277]
INFO: [Synth 8-6155] done synthesizing module 'IR_Emitter_Modulator' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Modulator.v:32]
INFO: [Synth 8-6157] synthesizing module 'IR_Emitter_Registers' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Registers.v:31]
	Parameter CARRIER_CYCLE_BITS bound to: 16 - type: integer 
	Parameter CARRIER_DUTY_BITS bound to: 16 - type: integer 
	Parameter HOST_ADR_IN_BITS bound to: 8 - type: integer 
	Parameter HOST_DATA_IN_BITS bound to: 8 - type: integer 
	Parameter HOST_DATA_OUT_BITS bound to: 8 - type: integer 
	Parameter MEM_BLOCK_ADR_BITS bound to: 10 - type: integer 
	Parameter MEM_ADR_BUS_BITS bound to: 13 - type: integer 
	Parameter GPIO_PORT_BITS bound to: 8 - type: integer 
	Parameter GPIO_PORT_VALUE bound to: 8'b00000000 
	Parameter GPIO_DIR_VALUE bound to: 8'b11111111 
	Parameter DEVICE_ID_NUM_L bound to: 8'b00100001 
	Parameter DEVICE_ID_NUM_H bound to: 8'b01000011 
	Parameter DEVICE_REV_NUM_L bound to: 8'b00000001 
	Parameter DEVICE_REV_NUM_H bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'IR_Emitter_Registers' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Registers.v:31]
INFO: [Synth 8-6157] synthesizing module 'r1024x9_1024x9' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/r1024x9_1024x9.v:17]
INFO: [Synth 8-6155] done synthesizing module 'r1024x9_1024x9' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/r1024x9_1024x9.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IR_Emitter_Interface' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Emitter_Interface.v:29]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/IR_Remote.v:29]
WARNING: [Synth 8-7129] Port WA[9] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[8] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[7] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[6] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[5] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[4] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[3] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[2] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[1] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WA[0] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RA[9] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RA[8] in module r1024x9_1024x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RA[7] in module r1024x9_1024x9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 18896 ; free virtual = 314802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 19764 ; free virtual = 315683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 19740 ; free virtual = 315660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'i2cSlaveSerialInterface'
INFO: [Synth 8-802] inferred FSM for state register 'IR_Emitter_Carrier_Duty_State_reg' in module 'IR_Emitter_Carrier_Generator'
INFO: [Synth 8-802] inferred FSM for state register 'IR_Emitter_Modulator_State_reg' in module 'IR_Emitter_Modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                 0000000000000001 |                             0000
               CHK_RD_WR |                 0000000000000010 |                             0001
            READ_RD_LOOP |                 0000000000000100 |                             0010
              READ_WT_HI |                 0000000000001000 |                             0011
       READ_CHK_LOOP_FIN |                 0000000000010000 |                             0100
              READ_WT_LO |                 0000000000100000 |                             0101
             READ_WT_ACK |                 0000000001000000 |                             0110
             WRITE_WT_HI |                 0000000010000000 |                             1000
             WRITE_WT_LO |                 0000000100000000 |                             0111
       WRITE_CLR_ST_STOP |                 0000001000000000 |                             1111
           WRITE_ST_LOOP |                 0000010000000000 |                             1011
        WRITE_LOOP_WT_LO |                 0000100000000000 |                             1010
      WRITE_CHK_LOOP_FIN |                 0001000000000000 |                             1001
            WRITE_CLR_WR |                 0010000000000000 |                             1110
            WRITE_WT_HI2 |                 0100000000000000 |                             1101
            WRITE_WT_LO2 |                 1000000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'one-hot' in module 'i2cSlaveSerialInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            DUTY_IDLE_ST |                               00 |                               00
           DUTY_COUNT_ST |                               01 |                               01
            DUTY_WAIT_ST |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IR_Emitter_Carrier_Duty_State_reg' using encoding 'sequential' in module 'IR_Emitter_Carrier_Generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    MODULATOR_STATE_IDLE |                              000 |                              000
MODULATOR_STATE_INIT_LOAD1 |                              001 |                              001
MODULATOR_STATE_INIT_LOAD2 |                              010 |                              010
MODULATOR_STATE_NEW_MOD_VALUE |                              011 |                              011
MODULATOR_STATE_WAIT_MOD_TERMC |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IR_Emitter_Modulator_State_reg' using encoding 'sequential' in module 'IR_Emitter_Modulator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 16560 ; free virtual = 312529
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 35    
+---Muxes : 
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 7     
	  16 Input    8 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 50    
	   4 Input    1 Bit        Muxes := 7     
	  16 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 12570 ; free virtual = 308842
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 12550 ; free virtual = 308824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 12930 ; free virtual = 309207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13039 ; free virtual = 309381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13030 ; free virtual = 309372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13050 ; free virtual = 309393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13049 ; free virtual = 309392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13041 ; free virtual = 309383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13031 ; free virtual = 309374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    18|
|4     |LUT2   |    49|
|5     |LUT3   |    56|
|6     |LUT4   |    78|
|7     |LUT5   |    73|
|8     |LUT6   |    93|
|9     |MUXF7  |     3|
|10    |FDCE   |   197|
|11    |FDPE   |     9|
|12    |FDRE   |   124|
|13    |FDSE   |    21|
|14    |IBUF   |     3|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   745|
|2     |  u_IR_Emitter_Interface           |IR_Emitter_Interface         |   560|
|3     |    u_IR_Emitter_Carrier_Generator |IR_Emitter_Carrier_Generator |   103|
|4     |    u_IR_Emitter_Modulator         |IR_Emitter_Modulator         |   183|
|5     |    u_IR_Emitter_Registers         |IR_Emitter_Registers         |   203|
|6     |    u_IR_Emitter_SRAM_0            |r1024x9_1024x9               |     8|
|7     |    u_IR_Emitter_SRAM_1            |r1024x9_1024x9_0             |     8|
|8     |    u_IR_Emitter_SRAM_2            |r1024x9_1024x9_1             |     8|
|9     |    u_IR_Emitter_SRAM_3            |r1024x9_1024x9_2             |     8|
|10    |    u_IR_Emitter_SRAM_4            |r1024x9_1024x9_3             |     8|
|11    |    u_IR_Emitter_SRAM_5            |r1024x9_1024x9_4             |     8|
|12    |    u_IR_Emitter_SRAM_6            |r1024x9_1024x9_5             |     8|
|13    |    u_IR_Emitter_SRAM_7            |r1024x9_1024x9_6             |     8|
|14    |  u_i2cSlaveTop                    |i2cSlaveTop                  |   170|
|15    |    u_i2cSlave                     |i2cSlave                     |   170|
|16    |      u_i2cSlaveSerialInterface    |i2cSlaveSerialInterface      |   143|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13030 ; free virtual = 309374
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13009 ; free virtual = 309353
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2861.391 ; gain = 7.863 ; free physical = 13001 ; free virtual = 309345
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.488 ; gain = 0.000 ; free physical = 13352 ; free virtual = 309705
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.488 ; gain = 0.000 ; free physical = 12368 ; free virtual = 308741
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 674f6bbe
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2882.488 ; gain = 29.109 ; free physical = 12369 ; free virtual = 308744
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/util_temp_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/timing_temp_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.156 ; gain = 87.668 ; free physical = 11236 ; free virtual = 307705
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/power_temp_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/IR_Remote/power_temp_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:00:57 2022...
real 80.95
user 77.88
sys 11.08
