#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x972ae0 .scope module, "adder" "adder" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
o0x7f6e84846018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x95ba40_0 .net "a", 31 0, o0x7f6e84846018;  0 drivers
o0x7f6e84846048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x989ae0_0 .net "b", 31 0, o0x7f6e84846048;  0 drivers
v0x989bc0_0 .net "out", 31 0, L_0x9a8bd0;  1 drivers
L_0x9a8bd0 .arith/sum 32, o0x7f6e84846018, o0x7f6e84846048;
S_0x975100 .scope module, "and1_2" "and1_2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
o0x7f6e84846138 .functor BUFZ 1, C4<z>; HiZ drive
v0x989d90_0 .net "a", 0 0, o0x7f6e84846138;  0 drivers
o0x7f6e84846168 .functor BUFZ 1, C4<z>; HiZ drive
v0x989e70_0 .net "b", 0 0, o0x7f6e84846168;  0 drivers
v0x989f30_0 .var "out", 0 0;
E_0x989d30 .event edge, v0x989d90_0, v0x989e70_0;
S_0x96de70 .scope module, "ex_test" "ex_test" 3 6;
 .timescale 0 0;
v0x98a2d0_0 .var "ALUControlD", 3 0;
v0x9a3e60_0 .net "ALUControlE", 3 0, v0x99c160_0;  1 drivers
v0x9a3fb0_0 .net "ALUOutE", 31 0, v0x99dd50_0;  1 drivers
v0x9a4050_0 .var "ALUOutM", 31 0;
v0x9a4110_0 .var "ALUSrcD", 0 0;
v0x9a4220_0 .net "ALUSrcE", 0 0, v0x99c330_0;  1 drivers
v0x9a4350_0 .var "FlushE", 0 0;
v0x9a43f0_0 .var "ForwardAE", 1 0;
v0x9a44b0_0 .var "ForwardBE", 1 0;
v0x9a4600_0 .var "MemWriteD", 0 0;
v0x9a46c0_0 .net "MemWriteE", 0 0, v0x99c590_0;  1 drivers
v0x9a4760_0 .var "MemtoRegD", 0 0;
v0x9a4820_0 .net "MemtoRegE", 0 0, v0x99c730_0;  1 drivers
v0x9a48c0_0 .var "RD1", 31 0;
v0x9a49a0_0 .net "RD1E", 31 0, v0x99c930_0;  1 drivers
v0x9a4af0_0 .var "RD2", 31 0;
v0x9a4bd0_0 .net "RD2E", 31 0, v0x99cac0_0;  1 drivers
v0x9a4e10_0 .var "RdD", 4 0;
v0x9a4eb0_0 .net "RdE", 4 0, v0x99cc30_0;  1 drivers
v0x9a4fe0_0 .var "RegDstD", 0 0;
v0x9a50a0_0 .net "RegDstE", 0 0, v0x99cdd0_0;  1 drivers
v0x9a51d0_0 .var "RegWriteD", 0 0;
v0x9a5290_0 .net "RegWriteE", 0 0, v0x99d020_0;  1 drivers
v0x9a5330_0 .var "ResultW", 31 0;
v0x9a53f0_0 .var "RsD", 4 0;
v0x9a54d0_0 .net "RsE", 4 0, v0x99d190_0;  1 drivers
v0x9a5590_0 .var "RtD", 4 0;
v0x9a5670_0 .net "RtE", 4 0, v0x99d330_0;  1 drivers
v0x9a57c0_0 .var "SignImmD", 31 0;
v0x9a58a0_0 .net "SignImmE", 31 0, v0x99d4f0_0;  1 drivers
v0x9a59f0_0 .net "WriteDataE", 31 0, L_0x9b9890;  1 drivers
v0x9a5ab0_0 .net "WriteRegE", 4 0, L_0x9a8ce0;  1 drivers
v0x9a5b70_0 .var "clk", 0 0;
E_0x98a080 .event edge, v0x99dd50_0;
S_0x98a0e0 .scope module, "EX_stage" "execute_stage" 3 69, 4 13 0, S_0x96de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 4 "ALUControlE"
    .port_info 18 /OUTPUT 1 "ALUSrcE"
    .port_info 19 /OUTPUT 1 "RegDstE"
    .port_info 20 /OUTPUT 32 "RD1E"
    .port_info 21 /OUTPUT 32 "RD2E"
    .port_info 22 /OUTPUT 5 "RsE"
    .port_info 23 /OUTPUT 5 "RtE"
    .port_info 24 /OUTPUT 5 "RdE"
    .port_info 25 /OUTPUT 32 "SignImmE"
    .port_info 26 /INPUT 32 "ResultW"
    .port_info 27 /INPUT 32 "ALUOutM"
    .port_info 28 /INPUT 2 "ForwardAE"
    .port_info 29 /INPUT 2 "ForwardBE"
    .port_info 30 /OUTPUT 5 "WriteRegE"
    .port_info 31 /OUTPUT 32 "WriteDataE"
    .port_info 32 /OUTPUT 32 "ALUOutE"
RS_0x7f6e848465b8 .resolv tri, L_0x9bbc40, v0x98a2d0_0;
v0x9a1940_0 .net8 "ALUControlD", 3 0, RS_0x7f6e848465b8;  2 drivers
v0x9a1a70_0 .net "ALUControlE", 3 0, v0x99c160_0;  alias, 1 drivers
v0x9a1b30_0 .net "ALUOutE", 31 0, v0x99dd50_0;  alias, 1 drivers
v0x9a1bd0_0 .net "ALUOutM", 31 0, v0x9a4050_0;  1 drivers
RS_0x7f6e848469d8 .resolv tri, L_0x9bb480, v0x9a4110_0;
v0x9a1cc0_0 .net8 "ALUSrcD", 0 0, RS_0x7f6e848469d8;  2 drivers
v0x9a1e00_0 .net "ALUSrcE", 0 0, v0x99c330_0;  alias, 1 drivers
v0x9a1ea0_0 .net "FlushE", 0 0, v0x9a4350_0;  1 drivers
v0x9a1f40_0 .net "ForwardAE", 1 0, v0x9a43f0_0;  1 drivers
v0x9a2000_0 .net "ForwardBE", 1 0, v0x9a44b0_0;  1 drivers
RS_0x7f6e84847218 .resolv tri, L_0x9bb0a0, v0x9a4600_0;
v0x9a2130_0 .net8 "MemWriteD", 0 0, RS_0x7f6e84847218;  2 drivers
v0x9a21d0_0 .net "MemWriteE", 0 0, v0x99c590_0;  alias, 1 drivers
RS_0x7f6e84846df8 .resolv tri, L_0x9bac80, v0x9a4760_0;
v0x9a22c0_0 .net8 "MemtoRegD", 0 0, RS_0x7f6e84846df8;  2 drivers
v0x9a23b0_0 .net "MemtoRegE", 0 0, v0x99c730_0;  alias, 1 drivers
RS_0x7f6e84847758 .resolv tri, v0x993110_0, v0x9a48c0_0;
v0x9a24a0_0 .net8 "RD1D", 31 0, RS_0x7f6e84847758;  2 drivers
v0x9a2540_0 .net "RD1E", 31 0, v0x99c930_0;  alias, 1 drivers
RS_0x7f6e848479f8 .resolv tri, v0x994140_0, v0x9a4af0_0;
v0x9a2600_0 .net8 "RD2D", 31 0, RS_0x7f6e848479f8;  2 drivers
v0x9a26c0_0 .net "RD2E", 31 0, v0x99cac0_0;  alias, 1 drivers
RS_0x7f6e84847638 .resolv tri, L_0x9bc940, v0x9a4e10_0;
v0x9a2870_0 .net8 "RdD", 4 0, RS_0x7f6e84847638;  2 drivers
v0x9a2910_0 .net "RdE", 4 0, v0x99cc30_0;  alias, 1 drivers
RS_0x7f6e84847f98 .resolv tri, L_0x9bb860, v0x9a4fe0_0;
v0x9a29d0_0 .net8 "RegDstD", 0 0, RS_0x7f6e84847f98;  2 drivers
v0x9a2ac0_0 .net "RegDstE", 0 0, v0x99cdd0_0;  alias, 1 drivers
RS_0x7f6e848483b8 .resolv tri, L_0x9ba7c0, v0x9a51d0_0;
v0x9a2b60_0 .net8 "RegWriteD", 0 0, RS_0x7f6e848483b8;  2 drivers
v0x9a2c50_0 .net "RegWriteE", 0 0, v0x99d020_0;  alias, 1 drivers
v0x9a2d40_0 .net "ResultW", 31 0, v0x9a5330_0;  1 drivers
RS_0x7f6e848487d8 .resolv tri, L_0x9ba9a0, v0x9a53f0_0;
v0x9a2e50_0 .net8 "RsD", 4 0, RS_0x7f6e848487d8;  2 drivers
v0x9a2f60_0 .net "RsE", 4 0, v0x99d190_0;  alias, 1 drivers
RS_0x7f6e84848bf8 .resolv tri, L_0x9bc560, v0x9a5590_0;
v0x9a3070_0 .net8 "RtD", 4 0, RS_0x7f6e84848bf8;  2 drivers
v0x9a3180_0 .net "RtE", 4 0, v0x99d330_0;  alias, 1 drivers
RS_0x7f6e84848d18 .resolv tri, v0x99b4f0_0, v0x9a57c0_0;
v0x9a3240_0 .net8 "SignImmD", 31 0, RS_0x7f6e84848d18;  2 drivers
v0x9a3300_0 .net "SignImmE", 31 0, v0x99d4f0_0;  alias, 1 drivers
v0x9a33c0_0 .net "SrcAE", 31 0, L_0x9ba3a0;  1 drivers
v0x9a34d0_0 .net "SrcBE", 31 0, L_0x9ba4e0;  1 drivers
v0x9a35e0_0 .net "WriteDataE", 31 0, L_0x9b9890;  alias, 1 drivers
v0x9a27d0_0 .net "WriteRegE", 4 0, L_0x9a8ce0;  alias, 1 drivers
v0x9a38b0_0 .net "clk", 0 0, v0x9a5b70_0;  1 drivers
S_0x98a700 .scope module, "EX_pipeline_reg" "execute_pipeline_reg" 4 146, 5 11 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 4 "ALUControlE"
    .port_info 18 /OUTPUT 1 "ALUSrcE"
    .port_info 19 /OUTPUT 1 "RegDstE"
    .port_info 20 /OUTPUT 32 "RD1E"
    .port_info 21 /OUTPUT 32 "RD2E"
    .port_info 22 /OUTPUT 5 "RsE"
    .port_info 23 /OUTPUT 5 "RtE"
    .port_info 24 /OUTPUT 5 "RdE"
    .port_info 25 /OUTPUT 32 "SignImmE"
v0x99c080_0 .net8 "ALUControlD", 3 0, RS_0x7f6e848465b8;  alias, 2 drivers
v0x99c160_0 .var "ALUControlE", 3 0;
v0x99c230_0 .net8 "ALUSrcD", 0 0, RS_0x7f6e848469d8;  alias, 2 drivers
v0x99c330_0 .var "ALUSrcE", 0 0;
v0x99c400_0 .net "FlushE", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x99c4f0_0 .net8 "MemWriteD", 0 0, RS_0x7f6e84847218;  alias, 2 drivers
v0x99c590_0 .var "MemWriteE", 0 0;
v0x99c660_0 .net8 "MemtoRegD", 0 0, RS_0x7f6e84846df8;  alias, 2 drivers
v0x99c730_0 .var "MemtoRegE", 0 0;
v0x99c890_0 .net8 "RD1D", 31 0, RS_0x7f6e84847758;  alias, 2 drivers
v0x99c930_0 .var "RD1E", 31 0;
v0x99c9d0_0 .net8 "RD2D", 31 0, RS_0x7f6e848479f8;  alias, 2 drivers
v0x99cac0_0 .var "RD2E", 31 0;
v0x99cb60_0 .net8 "RdD", 4 0, RS_0x7f6e84847638;  alias, 2 drivers
v0x99cc30_0 .var "RdE", 4 0;
v0x99cd00_0 .net8 "RegDstD", 0 0, RS_0x7f6e84847f98;  alias, 2 drivers
v0x99cdd0_0 .var "RegDstE", 0 0;
v0x99cf80_0 .net8 "RegWriteD", 0 0, RS_0x7f6e848483b8;  alias, 2 drivers
v0x99d020_0 .var "RegWriteE", 0 0;
v0x99d0c0_0 .net8 "RsD", 4 0, RS_0x7f6e848487d8;  alias, 2 drivers
v0x99d190_0 .var "RsE", 4 0;
v0x99d260_0 .net8 "RtD", 4 0, RS_0x7f6e84848bf8;  alias, 2 drivers
v0x99d330_0 .var "RtE", 4 0;
v0x99d400_0 .net8 "SignImmD", 31 0, RS_0x7f6e84848d18;  alias, 2 drivers
v0x99d4f0_0 .var "SignImmE", 31 0;
v0x99d590_0 .net "clk", 0 0, v0x9a5b70_0;  alias, 1 drivers
S_0x98ac50 .scope module, "alu_control" "pipeline_reg_4bit" 5 109, 6 72 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 4 "new_value"
    .port_info 3 /OUTPUT 4 "curr_value"
L_0x9bba40 .functor BUFZ 4, v0x99c160_0, C4<0000>, C4<0000>, C4<0000>;
v0x98bf20_0 .net *"_s3", 3 0, L_0x9bba40;  1 drivers
L_0x7f6e847fd840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98c020_0 .net/2s *"_s7", 27 0, L_0x7f6e847fd840;  1 drivers
v0x98c100_0 .net "adj_curr_value", 31 0, v0x98b560_0;  1 drivers
v0x98c1f0_0 .net "adj_new_value", 31 0, L_0x9bbab0;  1 drivers
v0x98c2b0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98c3a0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98c490_0 .net8 "curr_value", 3 0, RS_0x7f6e848465b8;  alias, 2 drivers
v0x98c530_0 .net "new_value", 3 0, v0x99c160_0;  alias, 1 drivers
L_0x9bbab0 .concat8 [ 4 28 0 0], L_0x9bba40, L_0x7f6e847fd840;
L_0x9bbc40 .part v0x98b560_0, 0, 4;
S_0x98aee0 .scope module, "value_reg" "pipeline_reg" 6 86, 6 7 0, S_0x98ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98b980_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd888;  1 drivers
v0x98ba80_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98bb40_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98bc10_0 .net "curr_value", 31 0, v0x98b560_0;  alias, 1 drivers
v0x98bce0_0 .net "gated_new_value", 31 0, L_0x9bbce0;  1 drivers
v0x98bdd0_0 .net "new_value", 31 0, L_0x9bbab0;  alias, 1 drivers
L_0x9bbce0 .functor MUXZ 32, L_0x9bbab0, L_0x7f6e847fd888, v0x9a4350_0, C4<>;
S_0x98b170 .scope module, "r" "register" 6 17, 7 11 0, S_0x98aee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x98b480_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98b560_0 .var "curr_value", 31 0;
v0x98b640_0 .var "is_init", 0 0;
v0x98b710_0 .net "new_value", 31 0, L_0x9bbce0;  alias, 1 drivers
L_0x7f6e847fd8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x98b7f0_0 .net "should_write", 0 0, L_0x7f6e847fd8d0;  1 drivers
E_0x98b400 .event posedge, v0x98b480_0;
S_0x98c690 .scope module, "alu_src" "pipeline_reg_1bit" 5 105, 6 21 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x9bb280 .functor BUFZ 1, v0x99c330_0, C4<0>, C4<0>, C4<0>;
v0x98d8a0_0 .net *"_s3", 0 0, L_0x9bb280;  1 drivers
L_0x7f6e847fd690 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98d9a0_0 .net/2s *"_s7", 30 0, L_0x7f6e847fd690;  1 drivers
v0x98da80_0 .net "adj_curr_value", 31 0, v0x98ceb0_0;  1 drivers
v0x98db70_0 .net "adj_new_value", 31 0, L_0x9bb2f0;  1 drivers
v0x98dc30_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98dd20_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98ddc0_0 .net8 "curr_value", 0 0, RS_0x7f6e848469d8;  alias, 2 drivers
v0x98de60_0 .net "new_value", 0 0, v0x99c330_0;  alias, 1 drivers
L_0x9bb2f0 .concat8 [ 1 31 0 0], L_0x9bb280, L_0x7f6e847fd690;
L_0x9bb480 .part v0x98ceb0_0, 0, 1;
S_0x98c8f0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x98c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98d2d0_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd6d8;  1 drivers
v0x98d3d0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98d4e0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98d610_0 .net "curr_value", 31 0, v0x98ceb0_0;  alias, 1 drivers
v0x98d6b0_0 .net "gated_new_value", 31 0, L_0x9bb520;  1 drivers
v0x98d750_0 .net "new_value", 31 0, L_0x9bb2f0;  alias, 1 drivers
L_0x9bb520 .functor MUXZ 32, L_0x9bb2f0, L_0x7f6e847fd6d8, v0x9a4350_0, C4<>;
S_0x98cb60 .scope module, "r" "register" 6 17, 7 11 0, S_0x98c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x98cdf0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98ceb0_0 .var "curr_value", 31 0;
v0x98cf90_0 .var "is_init", 0 0;
v0x98d060_0 .net "new_value", 31 0, L_0x9bb520;  alias, 1 drivers
L_0x7f6e847fd720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x98d140_0 .net "should_write", 0 0, L_0x7f6e847fd720;  1 drivers
S_0x98dfa0 .scope module, "mem_to_reg" "pipeline_reg_1bit" 5 103, 6 21 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x9b9ab0 .functor BUFZ 1, v0x99c730_0, C4<0>, C4<0>, C4<0>;
v0x98f1a0_0 .net *"_s3", 0 0, L_0x9b9ab0;  1 drivers
L_0x7f6e847fd4e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98f2a0_0 .net/2s *"_s7", 30 0, L_0x7f6e847fd4e0;  1 drivers
v0x98f380_0 .net "adj_curr_value", 31 0, v0x98e7d0_0;  1 drivers
v0x98f470_0 .net "adj_new_value", 31 0, L_0x9bab40;  1 drivers
v0x98f530_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98f620_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98f7d0_0 .net8 "curr_value", 0 0, RS_0x7f6e84846df8;  alias, 2 drivers
v0x98f870_0 .net "new_value", 0 0, v0x99c730_0;  alias, 1 drivers
L_0x9bab40 .concat8 [ 1 31 0 0], L_0x9b9ab0, L_0x7f6e847fd4e0;
L_0x9bac80 .part v0x98e7d0_0, 0, 1;
S_0x98e210 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x98dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98ebf0_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd528;  1 drivers
v0x98ecf0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x98ee40_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98eee0_0 .net "curr_value", 31 0, v0x98e7d0_0;  alias, 1 drivers
v0x98efb0_0 .net "gated_new_value", 31 0, L_0x9bad20;  1 drivers
v0x98f050_0 .net "new_value", 31 0, L_0x9bab40;  alias, 1 drivers
L_0x9bad20 .functor MUXZ 32, L_0x9bab40, L_0x7f6e847fd528, v0x9a4350_0, C4<>;
S_0x98e480 .scope module, "r" "register" 6 17, 7 11 0, S_0x98e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x98e710_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98e7d0_0 .var "curr_value", 31 0;
v0x98e8b0_0 .var "is_init", 0 0;
v0x98e980_0 .net "new_value", 31 0, L_0x9bad20;  alias, 1 drivers
L_0x7f6e847fd570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x98ea60_0 .net "should_write", 0 0, L_0x7f6e847fd570;  1 drivers
S_0x98f930 .scope module, "mem_write" "pipeline_reg_1bit" 5 104, 6 21 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x9bae60 .functor BUFZ 1, v0x99c590_0, C4<0>, C4<0>, C4<0>;
v0x990ae0_0 .net *"_s3", 0 0, L_0x9bae60;  1 drivers
L_0x7f6e847fd5b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x990be0_0 .net/2s *"_s7", 30 0, L_0x7f6e847fd5b8;  1 drivers
v0x990cc0_0 .net "adj_curr_value", 31 0, v0x990150_0;  1 drivers
v0x990db0_0 .net "adj_new_value", 31 0, L_0x9baf60;  1 drivers
v0x990e70_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x990f60_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x991000_0 .net8 "curr_value", 0 0, RS_0x7f6e84847218;  alias, 2 drivers
v0x9910a0_0 .net "new_value", 0 0, v0x99c590_0;  alias, 1 drivers
L_0x9baf60 .concat8 [ 1 31 0 0], L_0x9bae60, L_0x7f6e847fd5b8;
L_0x9bb0a0 .part v0x990150_0, 0, 1;
S_0x98fb70 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x98f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x990570_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd600;  1 drivers
v0x990670_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x990730_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x9907d0_0 .net "curr_value", 31 0, v0x990150_0;  alias, 1 drivers
v0x9908a0_0 .net "gated_new_value", 31 0, L_0x9bb140;  1 drivers
v0x990990_0 .net "new_value", 31 0, L_0x9baf60;  alias, 1 drivers
L_0x9bb140 .functor MUXZ 32, L_0x9baf60, L_0x7f6e847fd600, v0x9a4350_0, C4<>;
S_0x98fe00 .scope module, "r" "register" 6 17, 7 11 0, S_0x98fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x990090_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x990150_0 .var "curr_value", 31 0;
v0x990230_0 .var "is_init", 0 0;
v0x990300_0 .net "new_value", 31 0, L_0x9bb140;  alias, 1 drivers
L_0x7f6e847fd648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9903e0_0 .net "should_write", 0 0, L_0x7f6e847fd648;  1 drivers
S_0x9911e0 .scope module, "rd" "pipeline_reg_5bit" 5 114, 6 89 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x9bc740 .functor BUFZ 5, v0x99cc30_0, C4<00000>, C4<00000>, C4<00000>;
v0x992440_0 .net *"_s3", 4 0, L_0x9bc740;  1 drivers
L_0x7f6e847fdac8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x992540_0 .net/2s *"_s7", 26 0, L_0x7f6e847fdac8;  1 drivers
v0x992620_0 .net "adj_curr_value", 31 0, v0x991a20_0;  1 drivers
v0x992710_0 .net "adj_new_value", 31 0, L_0x9bc7b0;  1 drivers
v0x9927d0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9928c0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x992960_0 .net8 "curr_value", 4 0, RS_0x7f6e84847638;  alias, 2 drivers
v0x992a20_0 .net "new_value", 4 0, v0x99cc30_0;  alias, 1 drivers
L_0x9bc7b0 .concat8 [ 5 27 0 0], L_0x9bc740, L_0x7f6e847fdac8;
L_0x9bc940 .part v0x991a20_0, 0, 5;
S_0x991470 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x9911e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fdb10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x991e40_0 .net/2u *"_s0", 31 0, L_0x7f6e847fdb10;  1 drivers
v0x991f40_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x992110_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x9921b0_0 .net "curr_value", 31 0, v0x991a20_0;  alias, 1 drivers
v0x992250_0 .net "gated_new_value", 31 0, L_0x9bc9e0;  1 drivers
v0x9922f0_0 .net "new_value", 31 0, L_0x9bc7b0;  alias, 1 drivers
L_0x9bc9e0 .functor MUXZ 32, L_0x9bc7b0, L_0x7f6e847fdb10, v0x9a4350_0, C4<>;
S_0x9916d0 .scope module, "r" "register" 6 17, 7 11 0, S_0x991470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x991960_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x991a20_0 .var "curr_value", 31 0;
v0x991b00_0 .var "is_init", 0 0;
v0x991bd0_0 .net "new_value", 31 0, L_0x9bc9e0;  alias, 1 drivers
L_0x7f6e847fdb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x991cb0_0 .net "should_write", 0 0, L_0x7f6e847fdb58;  1 drivers
S_0x992b80 .scope module, "rd1" "pipeline_reg" 5 117, 6 7 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fdba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x993530_0 .net/2u *"_s0", 31 0, L_0x7f6e847fdba0;  1 drivers
v0x993630_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9936f0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x98f6c0_0 .net8 "curr_value", 31 0, RS_0x7f6e84847758;  alias, 2 drivers
v0x9939a0_0 .net "gated_new_value", 31 0, L_0x998ac0;  1 drivers
v0x993a90_0 .net "new_value", 31 0, v0x99c930_0;  alias, 1 drivers
L_0x998ac0 .functor MUXZ 32, v0x99c930_0, L_0x7f6e847fdba0, v0x9a4350_0, C4<>;
S_0x992dc0 .scope module, "r" "register" 6 17, 7 11 0, S_0x992b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x993050_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x993110_0 .var "curr_value", 31 0;
v0x9931f0_0 .var "is_init", 0 0;
v0x9932c0_0 .net "new_value", 31 0, L_0x998ac0;  alias, 1 drivers
L_0x7f6e847fdbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9933a0_0 .net "should_write", 0 0, L_0x7f6e847fdbe8;  1 drivers
S_0x993bb0 .scope module, "rd2" "pipeline_reg" 5 118, 6 7 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fdc30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x994560_0 .net/2u *"_s0", 31 0, L_0x7f6e847fdc30;  1 drivers
v0x994660_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x994720_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x9947c0_0 .net8 "curr_value", 31 0, RS_0x7f6e848479f8;  alias, 2 drivers
v0x994890_0 .net "gated_new_value", 31 0, L_0x9bcee0;  1 drivers
v0x994980_0 .net "new_value", 31 0, v0x99cac0_0;  alias, 1 drivers
L_0x9bcee0 .functor MUXZ 32, v0x99cac0_0, L_0x7f6e847fdc30, v0x9a4350_0, C4<>;
S_0x993df0 .scope module, "r" "register" 6 17, 7 11 0, S_0x993bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x994080_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x994140_0 .var "curr_value", 31 0;
v0x994220_0 .var "is_init", 0 0;
v0x9942f0_0 .net "new_value", 31 0, L_0x9bcee0;  alias, 1 drivers
L_0x7f6e847fdc78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9943d0_0 .net "should_write", 0 0, L_0x7f6e847fdc78;  1 drivers
S_0x994ad0 .scope module, "reg_dst" "pipeline_reg_1bit" 5 106, 6 21 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x9bb660 .functor BUFZ 1, v0x99cdd0_0, C4<0>, C4<0>, C4<0>;
v0x995c80_0 .net *"_s3", 0 0, L_0x9bb660;  1 drivers
L_0x7f6e847fd768 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x995d80_0 .net/2s *"_s7", 30 0, L_0x7f6e847fd768;  1 drivers
v0x995e60_0 .net "adj_curr_value", 31 0, v0x9952f0_0;  1 drivers
v0x995f50_0 .net "adj_new_value", 31 0, L_0x9bb6d0;  1 drivers
v0x996010_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x996100_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x9961a0_0 .net8 "curr_value", 0 0, RS_0x7f6e84847f98;  alias, 2 drivers
v0x996240_0 .net "new_value", 0 0, v0x99cdd0_0;  alias, 1 drivers
L_0x9bb6d0 .concat8 [ 1 31 0 0], L_0x9bb660, L_0x7f6e847fd768;
L_0x9bb860 .part v0x9952f0_0, 0, 1;
S_0x994d10 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x994ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x995710_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd7b0;  1 drivers
v0x995810_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9958d0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x995970_0 .net "curr_value", 31 0, v0x9952f0_0;  alias, 1 drivers
v0x995a40_0 .net "gated_new_value", 31 0, L_0x9bb900;  1 drivers
v0x995b30_0 .net "new_value", 31 0, L_0x9bb6d0;  alias, 1 drivers
L_0x9bb900 .functor MUXZ 32, L_0x9bb6d0, L_0x7f6e847fd7b0, v0x9a4350_0, C4<>;
S_0x994fa0 .scope module, "r" "register" 6 17, 7 11 0, S_0x994d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x995230_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x9952f0_0 .var "curr_value", 31 0;
v0x9953d0_0 .var "is_init", 0 0;
v0x9954a0_0 .net "new_value", 31 0, L_0x9bb900;  alias, 1 drivers
L_0x7f6e847fd7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x995580_0 .net "should_write", 0 0, L_0x7f6e847fd7f8;  1 drivers
S_0x996380 .scope module, "reg_write" "pipeline_reg_1bit" 5 102, 6 21 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x9ba580 .functor BUFZ 1, v0x99d020_0, C4<0>, C4<0>, C4<0>;
v0x997570_0 .net *"_s3", 0 0, L_0x9ba580;  1 drivers
L_0x7f6e847fd408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x997670_0 .net/2s *"_s7", 30 0, L_0x7f6e847fd408;  1 drivers
v0x997750_0 .net "adj_curr_value", 31 0, v0x996be0_0;  1 drivers
v0x997840_0 .net "adj_new_value", 31 0, L_0x9ba680;  1 drivers
v0x997900_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9979f0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x997a90_0 .net8 "curr_value", 0 0, RS_0x7f6e848483b8;  alias, 2 drivers
v0x997b30_0 .net "new_value", 0 0, v0x99d020_0;  alias, 1 drivers
L_0x9ba680 .concat8 [ 1 31 0 0], L_0x9ba580, L_0x7f6e847fd408;
L_0x9ba7c0 .part v0x996be0_0, 0, 1;
S_0x996650 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x996380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x997000_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd450;  1 drivers
v0x997100_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9971c0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x997260_0 .net "curr_value", 31 0, v0x996be0_0;  alias, 1 drivers
v0x997330_0 .net "gated_new_value", 31 0, L_0x9ba860;  1 drivers
v0x997420_0 .net "new_value", 31 0, L_0x9ba680;  alias, 1 drivers
L_0x9ba860 .functor MUXZ 32, L_0x9ba680, L_0x7f6e847fd450, v0x9a4350_0, C4<>;
S_0x996890 .scope module, "r" "register" 6 17, 7 11 0, S_0x996650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x996b20_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x996be0_0 .var "curr_value", 31 0;
v0x996cc0_0 .var "is_init", 0 0;
v0x996d90_0 .net "new_value", 31 0, L_0x9ba860;  alias, 1 drivers
L_0x7f6e847fd498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x996e70_0 .net "should_write", 0 0, L_0x7f6e847fd498;  1 drivers
S_0x997c70 .scope module, "rs" "pipeline_reg_5bit" 5 112, 6 89 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x9bbe20 .functor BUFZ 5, v0x99d190_0, C4<00000>, C4<00000>, C4<00000>;
v0x998f30_0 .net *"_s3", 4 0, L_0x9bbe20;  1 drivers
L_0x7f6e847fd918 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x999030_0 .net/2s *"_s7", 26 0, L_0x7f6e847fd918;  1 drivers
v0x999110_0 .net "adj_curr_value", 31 0, v0x998490_0;  1 drivers
v0x999200_0 .net "adj_new_value", 31 0, L_0x9bbf20;  1 drivers
v0x9992c0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x9993b0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x999450_0 .net8 "curr_value", 4 0, RS_0x7f6e848487d8;  alias, 2 drivers
v0x999510_0 .net "new_value", 4 0, v0x99d190_0;  alias, 1 drivers
L_0x9bbf20 .concat8 [ 5 27 0 0], L_0x9bbe20, L_0x7f6e847fd918;
L_0x9ba9a0 .part v0x998490_0, 0, 5;
S_0x997eb0 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x997c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fd960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9988b0_0 .net/2u *"_s0", 31 0, L_0x7f6e847fd960;  1 drivers
v0x9989b0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x992000_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x998c80_0 .net "curr_value", 31 0, v0x998490_0;  alias, 1 drivers
v0x998d20_0 .net "gated_new_value", 31 0, L_0x9bc270;  1 drivers
v0x998e10_0 .net "new_value", 31 0, L_0x9bbf20;  alias, 1 drivers
L_0x9bc270 .functor MUXZ 32, L_0x9bbf20, L_0x7f6e847fd960, v0x9a4350_0, C4<>;
S_0x998140 .scope module, "r" "register" 6 17, 7 11 0, S_0x997eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x9983d0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x998490_0 .var "curr_value", 31 0;
v0x998570_0 .var "is_init", 0 0;
v0x998640_0 .net "new_value", 31 0, L_0x9bc270;  alias, 1 drivers
L_0x7f6e847fd9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x998720_0 .net "should_write", 0 0, L_0x7f6e847fd9a8;  1 drivers
S_0x999670 .scope module, "rt" "pipeline_reg_5bit" 5 113, 6 89 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x9bc360 .functor BUFZ 5, v0x99d330_0, C4<00000>, C4<00000>, C4<00000>;
v0x99a820_0 .net *"_s3", 4 0, L_0x9bc360;  1 drivers
L_0x7f6e847fd9f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99a920_0 .net/2s *"_s7", 26 0, L_0x7f6e847fd9f0;  1 drivers
v0x99aa00_0 .net "adj_curr_value", 31 0, v0x999e90_0;  1 drivers
v0x99aaf0_0 .net "adj_new_value", 31 0, L_0x9bc3d0;  1 drivers
v0x99abb0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x99aca0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x99ad40_0 .net8 "curr_value", 4 0, RS_0x7f6e84848bf8;  alias, 2 drivers
v0x99ae00_0 .net "new_value", 4 0, v0x99d330_0;  alias, 1 drivers
L_0x9bc3d0 .concat8 [ 5 27 0 0], L_0x9bc360, L_0x7f6e847fd9f0;
L_0x9bc560 .part v0x999e90_0, 0, 5;
S_0x9998b0 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x999670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fda38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99a2b0_0 .net/2u *"_s0", 31 0, L_0x7f6e847fda38;  1 drivers
v0x99a3b0_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x99a470_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x99a510_0 .net "curr_value", 31 0, v0x999e90_0;  alias, 1 drivers
v0x99a5e0_0 .net "gated_new_value", 31 0, L_0x9bc600;  1 drivers
v0x99a6d0_0 .net "new_value", 31 0, L_0x9bc3d0;  alias, 1 drivers
L_0x9bc600 .functor MUXZ 32, L_0x9bc3d0, L_0x7f6e847fda38, v0x9a4350_0, C4<>;
S_0x999b40 .scope module, "r" "register" 6 17, 7 11 0, S_0x9998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x999dd0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x999e90_0 .var "curr_value", 31 0;
v0x999f70_0 .var "is_init", 0 0;
v0x99a040_0 .net "new_value", 31 0, L_0x9bc600;  alias, 1 drivers
L_0x7f6e847fda80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x99a120_0 .net "should_write", 0 0, L_0x7f6e847fda80;  1 drivers
S_0x99af60 .scope module, "sign_imm" "pipeline_reg" 5 119, 6 7 0, S_0x98a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fdcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99b910_0 .net/2u *"_s0", 31 0, L_0x7f6e847fdcc0;  1 drivers
v0x99ba10_0 .net "clear", 0 0, v0x9a4350_0;  alias, 1 drivers
v0x99bad0_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x993790_0 .net8 "curr_value", 31 0, RS_0x7f6e84848d18;  alias, 2 drivers
v0x993860_0 .net "gated_new_value", 31 0, L_0x9bcfd0;  1 drivers
v0x99bf80_0 .net "new_value", 31 0, v0x99d4f0_0;  alias, 1 drivers
L_0x9bcfd0 .functor MUXZ 32, v0x99d4f0_0, L_0x7f6e847fdcc0, v0x9a4350_0, C4<>;
S_0x99b1a0 .scope module, "r" "register" 6 17, 7 11 0, S_0x99af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x99b430_0 .net "clock", 0 0, v0x9a5b70_0;  alias, 1 drivers
v0x99b4f0_0 .var "curr_value", 31 0;
v0x99b5d0_0 .var "is_init", 0 0;
v0x99b6a0_0 .net "new_value", 31 0, L_0x9bcfd0;  alias, 1 drivers
L_0x7f6e847fdd08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x99b780_0 .net "should_write", 0 0, L_0x7f6e847fdd08;  1 drivers
S_0x99d930 .scope module, "myALU" "alu" 4 144, 8 9 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lvalue"
    .port_info 1 /INPUT 32 "rvalue"
    .port_info 2 /INPUT 4 "aluOP"
    .port_info 3 /OUTPUT 32 "result"
v0x99db40_0 .net "aluOP", 3 0, v0x99c160_0;  alias, 1 drivers
v0x99dc70_0 .net "lvalue", 31 0, L_0x9ba3a0;  alias, 1 drivers
v0x99dd50_0 .var "result", 31 0;
v0x99de10_0 .net "rvalue", 31 0, L_0x9ba4e0;  alias, 1 drivers
v0x99def0_0 .var "truevall", 31 0;
v0x99e020_0 .var "truevalr", 31 0;
E_0x98a990 .event edge, v0x99de10_0, v0x99dc70_0;
S_0x99e180 .scope module, "srcA_mux" "mux32_3" 4 141, 2 44 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x99e400_0 .net *"_s0", 31 0, L_0x9b99c0;  1 drivers
L_0x7f6e847fd2a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99e4e0_0 .net *"_s11", 29 0, L_0x7f6e847fd2a0;  1 drivers
L_0x7f6e847fd2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x99e5c0_0 .net/2u *"_s12", 31 0, L_0x7f6e847fd2e8;  1 drivers
v0x99e6b0_0 .net *"_s14", 0 0, L_0x9b9d60;  1 drivers
v0x99e770_0 .net *"_s16", 31 0, L_0x9b9ea0;  1 drivers
L_0x7f6e847fd330 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99e8a0_0 .net *"_s19", 29 0, L_0x7f6e847fd330;  1 drivers
L_0x7f6e847fd378 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x99e980_0 .net/2u *"_s20", 31 0, L_0x7f6e847fd378;  1 drivers
v0x99ea60_0 .net *"_s22", 0 0, L_0x9b9f90;  1 drivers
L_0x7f6e847fd3c0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x99eb20_0 .net *"_s24", 31 0, L_0x7f6e847fd3c0;  1 drivers
v0x99ec90_0 .net *"_s26", 31 0, L_0x9ba0d0;  1 drivers
v0x99ed70_0 .net *"_s28", 31 0, L_0x9ba210;  1 drivers
L_0x7f6e847fd210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99ee50_0 .net *"_s3", 29 0, L_0x7f6e847fd210;  1 drivers
L_0x7f6e847fd258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x99ef30_0 .net/2u *"_s4", 31 0, L_0x7f6e847fd258;  1 drivers
v0x99f010_0 .net *"_s6", 0 0, L_0x9b9b40;  1 drivers
v0x99f0d0_0 .net *"_s8", 31 0, L_0x9b9c30;  1 drivers
v0x99f1b0_0 .net "a", 31 0, v0x99c930_0;  alias, 1 drivers
v0x99f270_0 .net "b", 31 0, v0x9a5330_0;  alias, 1 drivers
v0x99f420_0 .net "c", 31 0, v0x9a4050_0;  alias, 1 drivers
v0x99f4c0_0 .net "control", 1 0, v0x9a43f0_0;  alias, 1 drivers
v0x99f5a0_0 .net "out", 31 0, L_0x9ba3a0;  alias, 1 drivers
L_0x9b99c0 .concat [ 2 30 0 0], v0x9a43f0_0, L_0x7f6e847fd210;
L_0x9b9b40 .cmp/eq 32, L_0x9b99c0, L_0x7f6e847fd258;
L_0x9b9c30 .concat [ 2 30 0 0], v0x9a43f0_0, L_0x7f6e847fd2a0;
L_0x9b9d60 .cmp/eq 32, L_0x9b9c30, L_0x7f6e847fd2e8;
L_0x9b9ea0 .concat [ 2 30 0 0], v0x9a43f0_0, L_0x7f6e847fd330;
L_0x9b9f90 .cmp/eq 32, L_0x9b9ea0, L_0x7f6e847fd378;
L_0x9ba0d0 .functor MUXZ 32, L_0x7f6e847fd3c0, v0x9a4050_0, L_0x9b9f90, C4<>;
L_0x9ba210 .functor MUXZ 32, L_0x9ba0d0, v0x9a5330_0, L_0x9b9d60, C4<>;
L_0x9ba3a0 .functor MUXZ 32, L_0x9ba210, v0x99c930_0, L_0x9b9b40, C4<>;
S_0x99f6e0 .scope module, "srcB_mux" "mux32_2" 4 142, 2 29 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 32 "out"
v0x99f920_0 .net "a", 31 0, L_0x9b9890;  alias, 1 drivers
v0x99fa20_0 .net "b", 31 0, v0x99d4f0_0;  alias, 1 drivers
v0x99fb30_0 .net "high_a", 0 0, v0x99c330_0;  alias, 1 drivers
v0x99fc20_0 .net "out", 31 0, L_0x9ba4e0;  alias, 1 drivers
L_0x9ba4e0 .functor MUXZ 32, v0x99d4f0_0, L_0x9b9890, v0x99c330_0, C4<>;
S_0x99fd50 .scope module, "write_data_mux" "mux32_3" 4 140, 2 44 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x99fff0_0 .net *"_s0", 31 0, L_0x9a8d80;  1 drivers
L_0x7f6e847fd0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a00f0_0 .net *"_s11", 29 0, L_0x7f6e847fd0a8;  1 drivers
L_0x7f6e847fd0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x9a01d0_0 .net/2u *"_s12", 31 0, L_0x7f6e847fd0f0;  1 drivers
v0x9a0290_0 .net *"_s14", 0 0, L_0x9b90c0;  1 drivers
v0x9a0350_0 .net *"_s16", 31 0, L_0x9b9200;  1 drivers
L_0x7f6e847fd138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a0480_0 .net *"_s19", 29 0, L_0x7f6e847fd138;  1 drivers
L_0x7f6e847fd180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x9a0560_0 .net/2u *"_s20", 31 0, L_0x7f6e847fd180;  1 drivers
v0x9a0640_0 .net *"_s22", 0 0, L_0x9b9370;  1 drivers
L_0x7f6e847fd1c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x9a0700_0 .net *"_s24", 31 0, L_0x7f6e847fd1c8;  1 drivers
v0x9a0870_0 .net *"_s26", 31 0, L_0x9b94f0;  1 drivers
v0x9a0950_0 .net *"_s28", 31 0, L_0x9b96c0;  1 drivers
L_0x7f6e847fd018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a0a30_0 .net *"_s3", 29 0, L_0x7f6e847fd018;  1 drivers
L_0x7f6e847fd060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a0b10_0 .net/2u *"_s4", 31 0, L_0x7f6e847fd060;  1 drivers
v0x9a0bf0_0 .net *"_s6", 0 0, L_0x9b8e50;  1 drivers
v0x9a0cb0_0 .net *"_s8", 31 0, L_0x9b8f90;  1 drivers
v0x9a0d90_0 .net "a", 31 0, v0x99cac0_0;  alias, 1 drivers
v0x9a0e50_0 .net "b", 31 0, v0x9a5330_0;  alias, 1 drivers
v0x9a1000_0 .net "c", 31 0, v0x9a4050_0;  alias, 1 drivers
v0x9a10a0_0 .net "control", 1 0, v0x9a44b0_0;  alias, 1 drivers
v0x9a1140_0 .net "out", 31 0, L_0x9b9890;  alias, 1 drivers
L_0x9a8d80 .concat [ 2 30 0 0], v0x9a44b0_0, L_0x7f6e847fd018;
L_0x9b8e50 .cmp/eq 32, L_0x9a8d80, L_0x7f6e847fd060;
L_0x9b8f90 .concat [ 2 30 0 0], v0x9a44b0_0, L_0x7f6e847fd0a8;
L_0x9b90c0 .cmp/eq 32, L_0x9b8f90, L_0x7f6e847fd0f0;
L_0x9b9200 .concat [ 2 30 0 0], v0x9a44b0_0, L_0x7f6e847fd138;
L_0x9b9370 .cmp/eq 32, L_0x9b9200, L_0x7f6e847fd180;
L_0x9b94f0 .functor MUXZ 32, L_0x7f6e847fd1c8, v0x9a4050_0, L_0x9b9370, C4<>;
L_0x9b96c0 .functor MUXZ 32, L_0x9b94f0, v0x9a5330_0, L_0x9b90c0, C4<>;
L_0x9b9890 .functor MUXZ 32, L_0x9b96c0, v0x99cac0_0, L_0x9b8e50, C4<>;
S_0x9a1290 .scope module, "write_reg_mux" "mux5_2" 4 139, 2 36 0, S_0x98a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a"
    .port_info 1 /INPUT 5 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 5 "out"
v0x9a14d0_0 .net "a", 4 0, v0x99d330_0;  alias, 1 drivers
v0x9a1600_0 .net "b", 4 0, v0x99cc30_0;  alias, 1 drivers
v0x9a1710_0 .net "high_a", 0 0, v0x99cdd0_0;  alias, 1 drivers
v0x9a1800_0 .net "out", 4 0, L_0x9a8ce0;  alias, 1 drivers
L_0x9a8ce0 .functor MUXZ 5, v0x99cc30_0, v0x99d330_0, v0x99cdd0_0, C4<>;
S_0x96db10 .scope module, "inverter" "inverter" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "control"
    .port_info 2 /OUTPUT 1 "out"
o0x7f6e8484a8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a5e20_0 .net "control", 0 0, o0x7f6e8484a8d8;  0 drivers
o0x7f6e8484a908 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a5ec0_0 .net "in", 0 0, o0x7f6e8484a908;  0 drivers
v0x9a5f60_0 .var "out", 0 0;
E_0x9a4c70 .event edge, v0x9a5e20_0, v0x9a5ec0_0;
S_0x96d7b0 .scope module, "pipeline_reg_2bit" "pipeline_reg_2bit" 6 38;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 2 "new_value"
    .port_info 3 /OUTPUT 2 "curr_value"
o0x7f6e8484ad88 .functor BUFZ 2, C4<zz>; HiZ drive
L_0x9bdde0 .functor BUFZ 2, o0x7f6e8484ad88, C4<00>, C4<00>, C4<00>;
v0x9a6e20_0 .net *"_s3", 1 0, L_0x9bdde0;  1 drivers
L_0x7f6e847fdd50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a6f20_0 .net/2s *"_s7", 29 0, L_0x7f6e847fdd50;  1 drivers
v0x9a7000_0 .net "adj_curr_value", 31 0, v0x9a65c0_0;  1 drivers
v0x9a70a0_0 .net "adj_new_value", 31 0, L_0x9bde50;  1 drivers
o0x7f6e8484abd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a7160_0 .net "clear", 0 0, o0x7f6e8484abd8;  0 drivers
o0x7f6e8484a9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a7250_0 .net "clock", 0 0, o0x7f6e8484a9f8;  0 drivers
v0x9a7340_0 .net "curr_value", 1 0, L_0x9bdef0;  1 drivers
v0x9a73e0_0 .net "new_value", 1 0, o0x7f6e8484ad88;  0 drivers
L_0x9bde50 .concat8 [ 2 30 0 0], L_0x9bdde0, L_0x7f6e847fdd50;
L_0x9bdef0 .part v0x9a65c0_0, 0, 2;
S_0x9a6060 .scope module, "value_reg" "pipeline_reg" 6 52, 6 7 0, S_0x96d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fdd98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a6960_0 .net/2u *"_s0", 31 0, L_0x7f6e847fdd98;  1 drivers
v0x9a6a60_0 .net "clear", 0 0, o0x7f6e8484abd8;  alias, 0 drivers
v0x9a6b20_0 .net "clock", 0 0, o0x7f6e8484a9f8;  alias, 0 drivers
v0x9a6bc0_0 .net "curr_value", 31 0, v0x9a65c0_0;  alias, 1 drivers
v0x9a6c60_0 .net "gated_new_value", 31 0, L_0x9bdf90;  1 drivers
v0x9a6d00_0 .net "new_value", 31 0, L_0x9bde50;  alias, 1 drivers
L_0x9bdf90 .functor MUXZ 32, L_0x9bde50, L_0x7f6e847fdd98, o0x7f6e8484abd8, C4<>;
S_0x9a6250 .scope module, "r" "register" 6 17, 7 11 0, S_0x9a6060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x9a64e0_0 .net "clock", 0 0, o0x7f6e8484a9f8;  alias, 0 drivers
v0x9a65c0_0 .var "curr_value", 31 0;
v0x9a66a0_0 .var "is_init", 0 0;
v0x9a6740_0 .net "new_value", 31 0, L_0x9bdf90;  alias, 1 drivers
L_0x7f6e847fdde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9a6820_0 .net "should_write", 0 0, L_0x7f6e847fdde0;  1 drivers
E_0x9a6460 .event posedge, v0x9a64e0_0;
S_0x96f650 .scope module, "pipeline_reg_3bit" "pipeline_reg_3bit" 6 55;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 3 "new_value"
    .port_info 3 /OUTPUT 3 "curr_value"
o0x7f6e8484b208 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0x9be030 .functor BUFZ 3, o0x7f6e8484b208, C4<000>, C4<000>, C4<000>;
v0x9a8460_0 .net *"_s3", 2 0, L_0x9be030;  1 drivers
L_0x7f6e847fde28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a8560_0 .net/2s *"_s7", 28 0, L_0x7f6e847fde28;  1 drivers
v0x9a8640_0 .net "adj_curr_value", 31 0, v0x9a7b60_0;  1 drivers
v0x9a8730_0 .net "adj_new_value", 31 0, L_0x9be0a0;  1 drivers
o0x7f6e8484b058 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a87f0_0 .net "clear", 0 0, o0x7f6e8484b058;  0 drivers
o0x7f6e8484ae78 .functor BUFZ 1, C4<z>; HiZ drive
v0x9a88e0_0 .net "clock", 0 0, o0x7f6e8484ae78;  0 drivers
v0x9a89d0_0 .net "curr_value", 2 0, L_0x9be140;  1 drivers
v0x9a8a70_0 .net "new_value", 2 0, o0x7f6e8484b208;  0 drivers
L_0x9be0a0 .concat8 [ 3 29 0 0], L_0x9be030, L_0x7f6e847fde28;
L_0x9be140 .part v0x9a7b60_0, 0, 3;
S_0x9a7540 .scope module, "value_reg" "pipeline_reg" 6 69, 6 7 0, S_0x96f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f6e847fde70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9a7f50_0 .net/2u *"_s0", 31 0, L_0x7f6e847fde70;  1 drivers
v0x9a8050_0 .net "clear", 0 0, o0x7f6e8484b058;  alias, 0 drivers
v0x9a8110_0 .net "clock", 0 0, o0x7f6e8484ae78;  alias, 0 drivers
v0x9a81b0_0 .net "curr_value", 31 0, v0x9a7b60_0;  alias, 1 drivers
v0x9a8250_0 .net "gated_new_value", 31 0, L_0x9be1e0;  1 drivers
v0x9a8340_0 .net "new_value", 31 0, L_0x9be0a0;  alias, 1 drivers
L_0x9be1e0 .functor MUXZ 32, L_0x9be0a0, L_0x7f6e847fde70, o0x7f6e8484b058, C4<>;
S_0x9a77a0 .scope module, "r" "register" 6 17, 7 11 0, S_0x9a7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x9a7a80_0 .net "clock", 0 0, o0x7f6e8484ae78;  alias, 0 drivers
v0x9a7b60_0 .var "curr_value", 31 0;
v0x9a7c40_0 .var "is_init", 0 0;
v0x9a7ce0_0 .net "new_value", 31 0, L_0x9be1e0;  alias, 1 drivers
L_0x7f6e847fdeb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9a7dc0_0 .net "should_write", 0 0, L_0x7f6e847fdeb8;  1 drivers
E_0x9a7a00 .event posedge, v0x9a7a80_0;
    .scope S_0x975100;
T_0 ;
    %wait E_0x989d30;
    %load/vec4 v0x989d90_0;
    %load/vec4 v0x989e70_0;
    %and;
    %store/vec4 v0x989f30_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x99d930;
T_1 ;
    %wait E_0x98a990;
    %load/vec4 v0x99dc70_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99def0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x99dc70_0;
    %store/vec4 v0x99def0_0, 0, 32;
T_1.1 ;
    %load/vec4 v0x99de10_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99e020_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x99de10_0;
    %store/vec4 v0x99e020_0, 0, 32;
T_1.3 ;
    %load/vec4 v0x99db40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v0x99def0_0;
    %load/vec4 v0x99e020_0;
    %add;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x99def0_0;
    %load/vec4 v0x99e020_0;
    %sub;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x99def0_0;
    %load/vec4 v0x99e020_0;
    %or;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x99def0_0;
    %load/vec4 v0x99e020_0;
    %and;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x99def0_0;
    %load/vec4 v0x99e020_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x99dd50_0, 0, 32;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x996890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x996cc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x996be0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x996890;
T_3 ;
    %wait E_0x98b400;
    %load/vec4 v0x996cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x996e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x996d90_0;
    %assign/vec4 v0x996be0_0, 0;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x996cc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x98e480;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98e7d0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x98e480;
T_5 ;
    %wait E_0x98b400;
    %load/vec4 v0x98e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x98ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x98e980_0;
    %assign/vec4 v0x98e7d0_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98e8b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x98fe00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x990150_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x98fe00;
T_7 ;
    %wait E_0x98b400;
    %load/vec4 v0x990230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x9903e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x990300_0;
    %assign/vec4 v0x990150_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x990230_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x98cb60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cf90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98ceb0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x98cb60;
T_9 ;
    %wait E_0x98b400;
    %load/vec4 v0x98cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x98d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x98d060_0;
    %assign/vec4 v0x98ceb0_0, 0;
T_9.2 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98cf90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x994fa0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9953d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9952f0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x994fa0;
T_11 ;
    %wait E_0x98b400;
    %load/vec4 v0x9953d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x995580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x9954a0_0;
    %assign/vec4 v0x9952f0_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9953d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x98b170;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98b640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98b560_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x98b170;
T_13 ;
    %wait E_0x98b400;
    %load/vec4 v0x98b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x98b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x98b710_0;
    %assign/vec4 v0x98b560_0, 0;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98b640_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x998140;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x998570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x998490_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x998140;
T_15 ;
    %wait E_0x98b400;
    %load/vec4 v0x998570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x998720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x998640_0;
    %assign/vec4 v0x998490_0, 0;
T_15.2 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x998570_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x999b40;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x999f70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x999e90_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x999b40;
T_17 ;
    %wait E_0x98b400;
    %load/vec4 v0x999f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x99a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x99a040_0;
    %assign/vec4 v0x999e90_0, 0;
T_17.2 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x999f70_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x9916d0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x991b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x991a20_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x9916d0;
T_19 ;
    %wait E_0x98b400;
    %load/vec4 v0x991b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x991cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x991bd0_0;
    %assign/vec4 v0x991a20_0, 0;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x991b00_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x992dc0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9931f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x993110_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x992dc0;
T_21 ;
    %wait E_0x98b400;
    %load/vec4 v0x9931f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x9933a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x9932c0_0;
    %assign/vec4 v0x993110_0, 0;
T_21.2 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9931f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x993df0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x994220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x994140_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x993df0;
T_23 ;
    %wait E_0x98b400;
    %load/vec4 v0x994220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x9943d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x9942f0_0;
    %assign/vec4 v0x994140_0, 0;
T_23.2 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x994220_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x99b1a0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99b5d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99b4f0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x99b1a0;
T_25 ;
    %wait E_0x98b400;
    %load/vec4 v0x99b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x99b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x99b6a0_0;
    %assign/vec4 v0x99b4f0_0, 0;
T_25.2 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x99b5d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x96de70;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a51d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4600_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x98a2d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4fe0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9a48c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9a4af0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x9a53f0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x9a5590_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x9a4e10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9a57c0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x9a5330_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9a4050_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9a43f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9a44b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a5b70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a5b70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a51d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x9a48c0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x96de70;
T_27 ;
    %wait E_0x98a080;
    %vpi_call 3 78 "$display", "display ALUOutE: %h", v0x9a3fb0_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x96db10;
T_28 ;
    %wait E_0x9a4c70;
    %load/vec4 v0x9a5e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x9a5ec0_0;
    %inv;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x9a5ec0_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x9a5f60_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x9a6250;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a66a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9a65c0_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x9a6250;
T_30 ;
    %wait E_0x9a6460;
    %load/vec4 v0x9a66a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x9a6820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x9a6740_0;
    %assign/vec4 v0x9a65c0_0, 0;
T_30.2 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a66a0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x9a77a0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a7c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9a7b60_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x9a77a0;
T_32 ;
    %wait E_0x9a7a00;
    %load/vec4 v0x9a7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x9a7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x9a7ce0_0;
    %assign/vec4 v0x9a7b60_0, 0;
T_32.2 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9a7c40_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./util.v";
    "ex_test.v";
    "./execute/execute_stage.v";
    "./execute/execute_pipeline_reg.v";
    "./register/pipeline_reg.v";
    "./register/register.v";
    "./execute/alu.v";
