

================================================================
== Vitis HLS Report for 'cnn_accel_top_Pipeline_Load_Biases'
================================================================
* Date:           Tue Feb 17 18:57:06 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cnn_accel_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.336 ns|     1.33 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        8|      131|  53.360 ns|  0.874 us|    6|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Load_Biases  |        6|      129|         3|          1|          1|  5 ~ 128|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|      79|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln644_fu_112_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln644_fu_106_p2       |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          18|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |gmem_bias_blk_n_R        |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem_bias_addr_read_reg_154                |  16|   0|   16|          0|
    |i_1_reg_145                                |   8|   0|    8|          0|
    |i_1_reg_145_pp0_iter1_reg                  |   8|   0|    8|          0|
    |i_fu_60                                    |   8|   0|    8|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  46|   0|   46|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  cnn_accel_top_Pipeline_Load_Biases|  return value|
|m_axi_gmem_bias_0_AWVALID   |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWREADY   |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWADDR    |  out|   64|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWID      |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWLEN     |  out|   32|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWSIZE    |  out|    3|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWBURST   |  out|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWLOCK    |  out|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWCACHE   |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWPROT    |  out|    3|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWQOS     |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWREGION  |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_AWUSER    |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WVALID    |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WREADY    |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WDATA     |  out|   16|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WSTRB     |  out|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WLAST     |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WID       |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_WUSER     |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARVALID   |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARREADY   |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARADDR    |  out|   64|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARID      |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARLEN     |  out|   32|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARSIZE    |  out|    3|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARBURST   |  out|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARLOCK    |  out|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARCACHE   |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARPROT    |  out|    3|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARQOS     |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARREGION  |  out|    4|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_ARUSER    |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RVALID    |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RREADY    |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RDATA     |   in|   16|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RLAST     |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RID       |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RFIFONUM  |   in|    9|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RUSER     |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_RRESP     |   in|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_BVALID    |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_BREADY    |  out|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_BRESP     |   in|    2|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_BID       |   in|    1|       m_axi|                           gmem_bias|       pointer|
|m_axi_gmem_bias_0_BUSER     |   in|    1|       m_axi|                           gmem_bias|       pointer|
|select_ln644                |   in|    8|     ap_none|                        select_ln644|        scalar|
|sext_ln644                  |   in|   63|     ap_none|                          sext_ln644|        scalar|
|bias_cache_address0         |  out|    7|   ap_memory|                          bias_cache|         array|
|bias_cache_ce0              |  out|    1|   ap_memory|                          bias_cache|         array|
|bias_cache_we0              |  out|    1|   ap_memory|                          bias_cache|         array|
|bias_cache_d0               |  out|   16|   ap_memory|                          bias_cache|         array|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

