Mar 11 22:09:10.167 VTTY: Console port: waiting connection on tcp port 5009 for protocol IPv4 (FD 11)
Mar 11 22:09:10.251 slot0: C/H/S settings = 0/4/32
Mar 11 22:09:10.252 slot1: C/H/S settings = 0/4/32
Mar 11 22:09:10.652 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 11 22:09:10.653 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 11 22:09:10.771 ROM: Microcode has started.
Mar 11 22:09:10.783 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:09:10.928 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 11 22:09:10.929 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:09:11.420 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:09:11.437 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 11 22:09:11.437 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 11 22:09:11.437 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:09:11.437 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:09:11.438 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 11 22:09:11.438 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 11 22:09:11.438 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 11 22:09:11.438 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 11 22:09:11.438 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 11 22:09:11.440 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 11 22:09:11.441 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:09:12.275 ROM: trying to read bootvar 'BOOT'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'BOOTLDR'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'RSHELF'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'DSHELF'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'DSHELFINFO'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'CHRG_ID'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'SLOTCACHE'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'OVERTEMP'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'DIAG'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 11 22:09:12.275 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:09:12.399 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 11 22:09:12.399 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 11 22:09:12.399 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 11 22:09:12.399 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 11 22:09:12.399 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 11 22:09:12.399 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 11 22:09:12.399 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 11 22:09:12.399 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 11 22:09:12.399 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 11 22:09:12.452 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.505 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.566 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.620 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.736 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.812 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 11 22:09:12.813 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 11 22:09:12.906 CPU0: JIT: partial JIT flush (count=767)
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 11 22:09:13.222 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 11 22:09:13.222 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x14
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x14
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 11 22:09:13.222 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 11 22:09:13.222 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 11 22:09:13.222 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:09:13.222 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:09:13.222 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 11 22:09:13.222 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:09:13.226 NM-4T(1): channel 0 disabled
Mar 11 22:09:13.227 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:09:13.227 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:09:13.227 NM-4T(1): channel 0 enabled
Mar 11 22:09:13.227 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:13.227 NM-4T(1): channel 0 enabled
Mar 11 22:09:13.229 NM-4T(1): channel 1 disabled
Mar 11 22:09:13.229 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:09:13.229 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:09:13.229 NM-4T(1): channel 1 enabled
Mar 11 22:09:13.229 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:13.229 NM-4T(1): channel 1 enabled
Mar 11 22:09:13.230 NM-4T(1): channel 2 disabled
Mar 11 22:09:13.231 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:09:13.231 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:09:13.231 NM-4T(1): channel 2 enabled
Mar 11 22:09:13.231 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:13.231 NM-4T(1): channel 2 enabled
Mar 11 22:09:13.232 NM-4T(1): channel 3 disabled
Mar 11 22:09:13.232 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 11 22:09:13.232 NM-4T(1): channel 3: clock rate set to 2016000
Mar 11 22:09:13.232 NM-4T(1): channel 3 enabled
Mar 11 22:09:13.232 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:13.232 NM-4T(1): channel 3 enabled
Mar 11 22:09:13.232 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.232 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.233 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.233 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x14
Mar 11 22:09:13.233 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x14
Mar 11 22:09:13.233 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x04
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x04
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:09:13.233 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.233 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:09:13.233 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:09:13.240 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.240 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.240 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:13.256 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 11 22:09:13.260 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.260 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.260 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:13.381 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.381 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.381 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:13.416 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.416 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.416 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:13.424 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.424 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.424 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:13.425 CPU0: JIT: flushing data structures (compiled pages=896)
Mar 11 22:09:13.517 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:13.517 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:13.517 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:14.006 CPU0: JIT: partial JIT flush (count=743)
Mar 11 22:09:14.292 CPU0: JIT: flushing data structures (compiled pages=937)
Mar 11 22:09:14.744 CPU0: JIT: partial JIT flush (count=695)
Mar 11 22:09:15.053 ROM: trying to read bootvar 'PMDEBUG'
Mar 11 22:09:15.061 ROM: trying to read bootvar 'MONDEBUG'
Mar 11 22:09:15.551 CPU0: JIT: flushing data structures (compiled pages=987)
Mar 11 22:09:15.764 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 11 22:09:15.764 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 11 22:09:15.916 CPU0: JIT: partial JIT flush (count=775)
Mar 11 22:09:16.275 CPU0: JIT: flushing data structures (compiled pages=1030)
Mar 11 22:09:16.400 NM-4T(1): channel 3 disabled
Mar 11 22:09:16.423 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:09:16.423 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:09:16.423 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:09:16.574 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 11 22:09:16.574 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 11 22:09:16.764 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 11 22:09:16.835 CPU0: JIT: partial JIT flush (count=736)
Mar 11 22:09:17.160 NM-4T(1): channel 0 disabled
Mar 11 22:09:17.169 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:09:17.169 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:09:17.169 NM-4T(1): channel 0 enabled
Mar 11 22:09:17.169 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:17.169 NM-4T(1): channel 0 enabled
Mar 11 22:09:17.169 NM-4T(1): channel 1 disabled
Mar 11 22:09:17.170 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:09:17.170 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:09:17.170 NM-4T(1): channel 1 enabled
Mar 11 22:09:17.170 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:17.170 NM-4T(1): channel 1 enabled
Mar 11 22:09:17.170 NM-4T(1): channel 2 disabled
Mar 11 22:09:17.170 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:09:17.170 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:09:17.171 NM-4T(1): channel 2 enabled
Mar 11 22:09:17.171 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:17.171 NM-4T(1): channel 2 enabled
Mar 11 22:09:17.201 ROM: trying to set bootvar 'BSI=0'
Mar 11 22:09:17.207 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 11 22:09:17.207 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 11 22:09:17.286 CPU0: JIT: flushing data structures (compiled pages=1072)
Mar 11 22:09:17.331 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:09:31.726 VTTY: Console port is now connected (accept_fd=11,conn_fd=19)
Mar 11 22:09:40.861 CPU0: JIT: partial JIT flush (count=696)
Mar 11 22:09:50.695 NM-4T(1): channel 0 disabled
Mar 11 22:09:50.736 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:09:50.737 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:09:50.737 NM-4T(1): channel 0 enabled
Mar 11 22:09:50.737 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:50.738 NM-4T(1): channel 0 enabled
Mar 11 22:09:50.743 NM-4T(1): channel 2 disabled
Mar 11 22:09:50.744 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:09:50.744 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:09:50.744 NM-4T(1): channel 2 enabled
Mar 11 22:09:50.744 NM-4T(1): unknown command 0x3000c
Mar 11 22:09:50.744 NM-4T(1): channel 2 enabled
Mar 11 22:10:31.216 CPU0: JIT: flushing data structures (compiled pages=1142)
Mar 11 22:10:50.351 ROM: trying to set bootvar 'RANDOM_NUM=1277070745'
Mar 11 22:13:12.261 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:13:12.261 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Mar 11 22:13:12.319 CPU0: JIT: partial JIT flush (count=608)
Mar 11 22:13:13.248 CPU0: JIT: flushing data structures (compiled pages=1182)
Mar 11 22:13:13.634 CPU0: JIT: partial JIT flush (count=720)
Mar 11 22:14:10.706 CPU0: JIT: flushing data structures (compiled pages=1194)
Mar 11 22:15:51.050 C3725_STOP: stopping simulation.
Mar 11 22:15:51.050 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 11 22:15:51.160 VM: shutdown procedure engaged.
Mar 11 22:15:51.160 VM_OBJECT: Shutdown of object "ns16552"
Mar 11 22:15:51.160 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 11 22:15:51.160 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 11 22:15:51.160 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 11 22:15:51.160 VM_OBJECT: Shutdown of object "rom"
Mar 11 22:15:51.160 DEVICE: Removal of device rom, fd=14, host_addr=0xfe910000, flags=1
Mar 11 22:15:51.160 MMAP: unmapping of device 'rom', fd=14, host_addr=0xfe910000, len=0x200000
Mar 11 22:15:51.161 VM_OBJECT: Shutdown of object "ram"
Mar 11 22:15:51.161 DEVICE: Removal of device ram, fd=13, host_addr=0xebc00000, flags=2
Mar 11 22:15:51.161 MMAP: unmapping of device 'ram', fd=13, host_addr=0xebc00000, len=0x8000000
Mar 11 22:15:51.255 VM_OBJECT: Shutdown of object "gt96100"
Mar 11 22:15:51.255 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 11 22:15:51.255 VM_OBJECT: Shutdown of object "io_fpga"
Mar 11 22:15:51.255 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 11 22:15:51.255 VM_OBJECT: Shutdown of object "ssa"
Mar 11 22:15:51.255 DEVICE: Removal of device ssa, fd=12, host_addr=0xfeb10000, flags=2
Mar 11 22:15:51.255 MMAP: unmapping of device 'ssa', fd=12, host_addr=0xfeb10000, len=0x7000
Mar 11 22:15:51.256 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 11 22:15:51.256 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 11 22:15:51.256 VM: removing PCI busses.
Mar 11 22:15:51.256 VM: deleting VTTY.
Mar 11 22:15:51.256 VTTY: Console port: closing FD 11
Mar 11 22:15:51.256 VM: deleting system CPUs.
Mar 11 22:15:51.256 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 11 22:15:51.287 VM: shutdown procedure completed.
Mar 11 22:15:51.298 VTTY: Console port: waiting connection on tcp port 5009 for protocol IPv4 (FD 11)
Mar 11 22:15:51.339 slot0: C/H/S settings = 0/4/32
Mar 11 22:15:51.348 slot1: C/H/S settings = 0/4/32
Mar 11 22:15:51.828 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 11 22:15:51.828 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 11 22:15:51.905 ROM: Microcode has started.
Mar 11 22:15:51.922 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:15:52.082 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 11 22:15:52.082 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:15:52.440 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:15:52.464 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 11 22:15:52.464 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 11 22:15:52.464 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:15:52.464 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:15:52.465 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:15:52.465 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 11 22:15:52.465 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 11 22:15:52.465 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 11 22:15:52.465 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 11 22:15:52.466 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 11 22:15:52.469 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 11 22:15:52.469 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:15:53.312 ROM: trying to read bootvar 'BOOT'
Mar 11 22:15:53.312 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 11 22:15:53.312 ROM: trying to read bootvar 'BOOTLDR'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'RSHELF'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'DSHELF'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'DSHELFINFO'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'CHRG_ID'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'SLOTCACHE'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'OVERTEMP'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'DIAG'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 11 22:15:53.313 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:15:53.449 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 11 22:15:53.449 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 11 22:15:53.449 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 11 22:15:53.449 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 11 22:15:53.449 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 11 22:15:53.449 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 11 22:15:53.449 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 11 22:15:53.449 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 11 22:15:53.449 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 11 22:15:53.526 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.593 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.655 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.711 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.767 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 11 22:15:53.821 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 11 22:15:53.822 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 11 22:15:53.901 CPU0: JIT: partial JIT flush (count=767)
Mar 11 22:15:54.298 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:15:54.298 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:15:54.298 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:15:54.298 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 11 22:15:54.298 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 11 22:15:54.298 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x14
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x14
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:15:54.298 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 11 22:15:54.299 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 11 22:15:54.299 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 11 22:15:54.299 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 11 22:15:54.299 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 11 22:15:54.299 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:15:54.299 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:15:54.299 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:15:54.299 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 11 22:15:54.299 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:15:54.305 NM-4T(1): channel 0 disabled
Mar 11 22:15:54.306 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:15:54.306 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:15:54.306 NM-4T(1): channel 0 enabled
Mar 11 22:15:54.306 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:54.306 NM-4T(1): channel 0 enabled
Mar 11 22:15:54.308 NM-4T(1): channel 1 disabled
Mar 11 22:15:54.309 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:15:54.309 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:15:54.309 NM-4T(1): channel 1 enabled
Mar 11 22:15:54.309 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:54.309 NM-4T(1): channel 1 enabled
Mar 11 22:15:54.312 NM-4T(1): channel 2 disabled
Mar 11 22:15:54.312 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:15:54.312 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:15:54.312 NM-4T(1): channel 2 enabled
Mar 11 22:15:54.312 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:54.312 NM-4T(1): channel 2 enabled
Mar 11 22:15:54.314 NM-4T(1): channel 3 disabled
Mar 11 22:15:54.314 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 11 22:15:54.314 NM-4T(1): channel 3: clock rate set to 2016000
Mar 11 22:15:54.314 NM-4T(1): channel 3 enabled
Mar 11 22:15:54.314 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:54.314 NM-4T(1): channel 3 enabled
Mar 11 22:15:54.314 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.314 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.315 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.315 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x14
Mar 11 22:15:54.315 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x14
Mar 11 22:15:54.315 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x04
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x04
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:15:54.315 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.315 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:15:54.315 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:15:54.323 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.323 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.323 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:54.345 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 11 22:15:54.349 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.349 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.349 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:54.474 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.474 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.474 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:54.508 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.508 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.508 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:54.517 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.517 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.517 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:54.518 CPU0: JIT: flushing data structures (compiled pages=896)
Mar 11 22:15:54.603 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:54.603 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:54.603 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:55.080 VTTY: Console port is now connected (accept_fd=11,conn_fd=21)
Mar 11 22:15:55.191 CPU0: JIT: partial JIT flush (count=745)
Mar 11 22:15:55.473 CPU0: JIT: flushing data structures (compiled pages=936)
Mar 11 22:15:55.955 CPU0: JIT: partial JIT flush (count=694)
Mar 11 22:15:56.257 ROM: trying to read bootvar 'PMDEBUG'
Mar 11 22:15:56.264 ROM: trying to read bootvar 'MONDEBUG'
Mar 11 22:15:56.717 CPU0: JIT: flushing data structures (compiled pages=986)
Mar 11 22:15:56.922 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 11 22:15:56.922 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 11 22:15:57.092 CPU0: JIT: partial JIT flush (count=776)
Mar 11 22:15:57.442 CPU0: JIT: flushing data structures (compiled pages=1030)
Mar 11 22:15:57.568 NM-4T(1): channel 3 disabled
Mar 11 22:15:57.592 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:15:57.592 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:15:57.592 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:15:57.733 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 11 22:15:57.733 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 11 22:15:57.758 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 11 22:15:57.771 CPU0: JIT: partial JIT flush (count=745)
Mar 11 22:15:58.101 NM-4T(1): channel 0 disabled
Mar 11 22:15:58.111 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:15:58.111 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:15:58.111 NM-4T(1): channel 0 enabled
Mar 11 22:15:58.111 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:58.111 NM-4T(1): channel 0 enabled
Mar 11 22:15:58.112 NM-4T(1): channel 1 disabled
Mar 11 22:15:58.112 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:15:58.112 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:15:58.113 NM-4T(1): channel 1 enabled
Mar 11 22:15:58.113 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:58.113 NM-4T(1): channel 1 enabled
Mar 11 22:15:58.113 NM-4T(1): channel 2 disabled
Mar 11 22:15:58.113 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:15:58.113 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:15:58.113 NM-4T(1): channel 2 enabled
Mar 11 22:15:58.113 NM-4T(1): unknown command 0x3000c
Mar 11 22:15:58.113 NM-4T(1): channel 2 enabled
Mar 11 22:15:58.167 ROM: trying to set bootvar 'BSI=0'
Mar 11 22:15:58.169 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 11 22:15:58.169 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 11 22:15:58.186 CPU0: JIT: flushing data structures (compiled pages=1084)
Mar 11 22:15:58.311 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:16:15.963 CPU0: JIT: partial JIT flush (count=686)
Mar 11 22:16:24.309 NM-4T(1): channel 0 disabled
Mar 11 22:16:24.341 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:16:24.342 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:16:24.343 NM-4T(1): channel 0 enabled
Mar 11 22:16:24.343 NM-4T(1): unknown command 0x3000c
Mar 11 22:16:24.343 NM-4T(1): channel 0 enabled
Mar 11 22:16:24.349 NM-4T(1): channel 2 disabled
Mar 11 22:16:24.350 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:16:24.350 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:16:24.351 NM-4T(1): channel 2 enabled
Mar 11 22:16:24.351 NM-4T(1): unknown command 0x3000c
Mar 11 22:16:24.351 NM-4T(1): channel 2 enabled
Mar 11 22:16:28.321 ROM: trying to set bootvar 'RANDOM_NUM=1776518674'
Mar 11 22:16:43.704 CPU0: JIT: flushing data structures (compiled pages=1155)
Mar 11 22:20:00.922 C3725_STOP: stopping simulation.
Mar 11 22:20:00.922 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 11 22:20:01.028 VM: shutdown procedure engaged.
Mar 11 22:20:01.028 VM_OBJECT: Shutdown of object "slot1"
Mar 11 22:20:01.028 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Mar 11 22:20:01.028 VM_OBJECT: Shutdown of object "slot0"
Mar 11 22:20:01.028 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Mar 11 22:20:01.029 VM_OBJECT: Shutdown of object "ns16552"
Mar 11 22:20:01.029 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 11 22:20:01.029 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 11 22:20:01.029 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 11 22:20:01.029 VM_OBJECT: Shutdown of object "rom"
Mar 11 22:20:01.029 DEVICE: Removal of device rom, fd=14, host_addr=0xfe9b0000, flags=1
Mar 11 22:20:01.029 MMAP: unmapping of device 'rom', fd=14, host_addr=0xfe9b0000, len=0x200000
Mar 11 22:20:01.030 VM_OBJECT: Shutdown of object "ram"
Mar 11 22:20:01.030 DEVICE: Removal of device ram, fd=13, host_addr=0xebc00000, flags=2
Mar 11 22:20:01.030 MMAP: unmapping of device 'ram', fd=13, host_addr=0xebc00000, len=0x8000000
Mar 11 22:20:01.113 VM_OBJECT: Shutdown of object "gt96100"
Mar 11 22:20:01.113 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 11 22:20:01.113 VM_OBJECT: Shutdown of object "io_fpga"
Mar 11 22:20:01.113 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 11 22:20:01.113 VM_OBJECT: Shutdown of object "ssa"
Mar 11 22:20:01.113 DEVICE: Removal of device ssa, fd=12, host_addr=0xfebb0000, flags=2
Mar 11 22:20:01.113 MMAP: unmapping of device 'ssa', fd=12, host_addr=0xfebb0000, len=0x7000
Mar 11 22:20:01.113 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 11 22:20:01.113 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 11 22:20:01.113 VM: removing PCI busses.
Mar 11 22:20:01.113 VM: deleting VTTY.
Mar 11 22:20:01.113 VTTY: Console port: closing FD 11
Mar 11 22:20:01.114 VM: deleting system CPUs.
Mar 11 22:20:01.115 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 11 22:20:01.160 VM: shutdown procedure completed.
Mar 11 22:20:05.313 VTTY: Console port: waiting connection on tcp port 5009 for protocol IPv4 (FD 11)
Mar 11 22:20:05.370 slot0: C/H/S settings = 0/4/32
Mar 11 22:20:05.372 slot1: C/H/S settings = 0/4/32
Mar 11 22:20:05.880 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 11 22:20:05.880 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 11 22:20:05.918 ROM: Microcode has started.
Mar 11 22:20:05.922 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:20:05.997 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 11 22:20:05.997 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:20:06.319 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:20:06.336 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 11 22:20:06.336 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 11 22:20:06.336 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:20:06.336 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 11 22:20:06.336 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 11 22:20:06.337 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 11 22:20:06.337 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 11 22:20:06.337 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 11 22:20:06.337 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 11 22:20:06.339 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 11 22:20:06.339 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 11 22:20:07.163 ROM: trying to read bootvar 'BOOT'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'BOOTLDR'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'RSHELF'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'DSHELF'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'DSHELFINFO'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'CHRG_ID'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'SLOTCACHE'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'OVERTEMP'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'DIAG'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 11 22:20:07.163 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 22:20:07.290 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 11 22:20:07.290 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 11 22:20:07.290 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 11 22:20:07.290 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 11 22:20:07.290 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 11 22:20:07.290 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 11 22:20:07.291 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 11 22:20:07.291 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 11 22:20:07.291 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 11 22:20:07.348 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.403 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.457 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.512 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.567 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 11 22:20:07.621 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 11 22:20:07.622 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 11 22:20:07.697 CPU0: JIT: partial JIT flush (count=767)
Mar 11 22:20:08.178 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:20:08.178 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:20:08.178 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 11 22:20:08.178 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 11 22:20:08.179 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 11 22:20:08.179 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x14
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x14
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 11 22:20:08.179 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 11 22:20:08.179 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 11 22:20:08.179 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 11 22:20:08.179 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:20:08.179 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 11 22:20:08.179 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 11 22:20:08.179 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:20:08.187 NM-4T(1): channel 0 disabled
Mar 11 22:20:08.188 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:20:08.188 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:20:08.189 NM-4T(1): channel 0 enabled
Mar 11 22:20:08.189 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:08.189 NM-4T(1): channel 0 enabled
Mar 11 22:20:08.191 NM-4T(1): channel 1 disabled
Mar 11 22:20:08.192 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:20:08.192 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:20:08.193 NM-4T(1): channel 1 enabled
Mar 11 22:20:08.194 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:08.194 NM-4T(1): channel 1 enabled
Mar 11 22:20:08.197 NM-4T(1): channel 2 disabled
Mar 11 22:20:08.198 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:20:08.198 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:20:08.198 NM-4T(1): channel 2 enabled
Mar 11 22:20:08.198 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:08.198 NM-4T(1): channel 2 enabled
Mar 11 22:20:08.201 NM-4T(1): channel 3 disabled
Mar 11 22:20:08.202 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 11 22:20:08.202 NM-4T(1): channel 3: clock rate set to 2016000
Mar 11 22:20:08.202 NM-4T(1): channel 3 enabled
Mar 11 22:20:08.202 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:08.202 NM-4T(1): channel 3 enabled
Mar 11 22:20:08.202 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.202 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x14
Mar 11 22:20:08.203 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x14
Mar 11 22:20:08.203 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x04
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x04
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:20:08.203 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:20:08.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 11 22:20:08.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:20:08.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 11 22:20:08.218 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.218 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.218 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:08.251 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 11 22:20:08.254 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.254 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.254 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:08.408 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.408 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.409 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:08.452 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.452 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.452 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:08.464 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.464 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.464 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:08.465 CPU0: JIT: flushing data structures (compiled pages=896)
Mar 11 22:20:08.647 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:08.647 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:08.647 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:09.182 CPU0: JIT: partial JIT flush (count=745)
Mar 11 22:20:09.491 CPU0: JIT: flushing data structures (compiled pages=936)
Mar 11 22:20:10.308 CPU0: JIT: partial JIT flush (count=694)
Mar 11 22:20:10.766 ROM: trying to read bootvar 'PMDEBUG'
Mar 11 22:20:10.775 ROM: trying to read bootvar 'MONDEBUG'
Mar 11 22:20:11.425 CPU0: JIT: flushing data structures (compiled pages=986)
Mar 11 22:20:11.570 VTTY: Console port is now connected (accept_fd=11,conn_fd=23)
Mar 11 22:20:11.817 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 11 22:20:11.817 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 11 22:20:12.063 CPU0: JIT: partial JIT flush (count=773)
Mar 11 22:20:12.654 CPU0: JIT: flushing data structures (compiled pages=1036)
Mar 11 22:20:12.802 NM-4T(1): channel 3 disabled
Mar 11 22:20:12.832 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 11 22:20:12.832 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 11 22:20:12.832 NM-1FE-TX(2): CSR0 = 0x0101
Mar 11 22:20:13.099 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 11 22:20:13.099 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 11 22:20:13.147 CPU0: JIT: partial JIT flush (count=746)
Mar 11 22:20:13.207 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 11 22:20:13.689 NM-4T(1): channel 0 disabled
Mar 11 22:20:13.702 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:20:13.702 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:20:13.702 NM-4T(1): channel 0 enabled
Mar 11 22:20:13.702 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:13.702 NM-4T(1): channel 0 enabled
Mar 11 22:20:13.704 NM-4T(1): channel 1 disabled
Mar 11 22:20:13.704 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:20:13.704 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:20:13.704 NM-4T(1): channel 1 enabled
Mar 11 22:20:13.704 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:13.705 NM-4T(1): channel 1 enabled
Mar 11 22:20:13.705 NM-4T(1): channel 2 disabled
Mar 11 22:20:13.705 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:20:13.706 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:20:13.706 NM-4T(1): channel 2 enabled
Mar 11 22:20:13.706 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:13.706 NM-4T(1): channel 2 enabled
Mar 11 22:20:13.798 ROM: trying to set bootvar 'BSI=0'
Mar 11 22:20:13.802 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 11 22:20:13.802 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 11 22:20:13.824 CPU0: JIT: flushing data structures (compiled pages=1088)
Mar 11 22:20:13.916 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 22:20:32.801 CPU0: JIT: partial JIT flush (count=688)
Mar 11 22:20:38.104 NM-4T(1): channel 0 disabled
Mar 11 22:20:38.136 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 22:20:38.137 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 22:20:38.137 NM-4T(1): channel 0 enabled
Mar 11 22:20:38.137 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:38.137 NM-4T(1): channel 0 enabled
Mar 11 22:20:38.153 NM-4T(1): channel 1 disabled
Mar 11 22:20:38.155 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 22:20:38.155 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 22:20:38.155 NM-4T(1): channel 1 enabled
Mar 11 22:20:38.155 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:38.155 NM-4T(1): channel 1 enabled
Mar 11 22:20:38.195 NM-4T(1): channel 2 disabled
Mar 11 22:20:38.196 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 22:20:38.196 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 22:20:38.196 NM-4T(1): channel 2 enabled
Mar 11 22:20:38.196 NM-4T(1): unknown command 0x3000c
Mar 11 22:20:38.196 NM-4T(1): channel 2 enabled
Mar 11 22:20:43.919 ROM: trying to set bootvar 'RANDOM_NUM=1555491955'
Mar 11 22:22:49.248 CPU0: JIT: flushing data structures (compiled pages=1154)
Mar 11 22:26:53.428 C3725_STOP: stopping simulation.
Mar 11 22:26:53.428 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 11 22:26:53.563 VM: shutdown procedure engaged.
Mar 11 22:26:53.563 VM_OBJECT: Shutdown of object "slot1"
Mar 11 22:26:53.563 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Mar 11 22:26:53.563 VM_OBJECT: Shutdown of object "slot0"
Mar 11 22:26:53.563 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Mar 11 22:26:53.563 VM_OBJECT: Shutdown of object "ns16552"
Mar 11 22:26:53.563 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 11 22:26:53.563 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 11 22:26:53.563 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 11 22:26:53.563 VM_OBJECT: Shutdown of object "rom"
Mar 11 22:26:53.563 DEVICE: Removal of device rom, fd=14, host_addr=0xfe9b0000, flags=1
Mar 11 22:26:53.564 MMAP: unmapping of device 'rom', fd=14, host_addr=0xfe9b0000, len=0x200000
Mar 11 22:26:53.564 VM_OBJECT: Shutdown of object "ram"
Mar 11 22:26:53.564 DEVICE: Removal of device ram, fd=13, host_addr=0xe5ef0000, flags=2
Mar 11 22:26:53.564 MMAP: unmapping of device 'ram', fd=13, host_addr=0xe5ef0000, len=0x8000000
Mar 11 22:26:53.668 VM_OBJECT: Shutdown of object "gt96100"
Mar 11 22:26:53.668 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 11 22:26:53.668 VM_OBJECT: Shutdown of object "io_fpga"
Mar 11 22:26:53.669 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 11 22:26:53.669 VM_OBJECT: Shutdown of object "ssa"
Mar 11 22:26:53.669 DEVICE: Removal of device ssa, fd=12, host_addr=0xfebb0000, flags=2
Mar 11 22:26:53.670 MMAP: unmapping of device 'ssa', fd=12, host_addr=0xfebb0000, len=0x7000
Mar 11 22:26:53.671 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 11 22:26:53.672 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 11 22:26:53.672 VM: removing PCI busses.
Mar 11 22:26:53.672 VM: deleting VTTY.
Mar 11 22:26:53.673 VTTY: Console port: closing FD 11
Mar 11 22:26:53.674 VM: deleting system CPUs.
Mar 11 22:26:53.675 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 11 22:26:53.787 VM: shutdown procedure completed.
