// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_ab_e
//
// Generated
//  by:  wig
//  on:  Wed Aug 18 12:44:01 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_ab_e.v,v 1.4 2005/10/06 11:16:04 wig Exp $
// $Date: 2005/10/06 11:16:04 $
// $Log: inst_ab_e.v,v $
// Revision 1.4  2005/10/06 11:16:04  wig
// Got testcoverage up, fixed generic problem, prepared report
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_ab_e
//

	// No `defines in this module

module inst_ab_e
	//
	// Generated module inst_ab
	//
		(
		bus20040728_altop_o1,
		bus20040728_o1,
		bus20040728_o2,
		bus20040728_top_o1,
		bus20050930,
		bus20050930_2,
		bus20050930_3,
		bus20050930_p7,
		const_04,
		const_08_p,
		const_09_p,
		const_10_2,
		inst_duo_2
		);
		// Generated Module Inputs:
		input	[3:0]	const_04;
		input	[4:0]	const_08_p;
		input	[2:0]	const_09_p;
		input	[3:0]	const_10_2;
		input	[7:0]	inst_duo_2;
		// Generated Module Outputs:
		output	[3:0]	bus20040728_altop_o1;
		output	[1:0]	bus20040728_o1;
		output		bus20040728_o2;
		output	[3:0]	bus20040728_top_o1;
		output	[4:0]	bus20050930;
		output	[4:0]	bus20050930_3;
		output	[5:0]	bus20050930_2;
		output		bus20050930_p7;
		// Generated Wires:
		wire	[3:0]	bus20040728_altop_o1;
		wire	[1:0]	bus20040728_o1;
		wire		bus20040728_o2;
		wire	[3:0]	bus20040728_top_o1;
		wire	[4:0]	bus20050930;
		wire	[4:0]	bus20050930_3;
		wire	[5:0]	bus20050930_2;
		wire		bus20050930_p7;
		wire	[3:0]	const_04;
		wire	[4:0]	const_08_p;
		wire	[2:0]	const_09_p;
		wire	[3:0]	const_10_2;
		wire	[7:0]	inst_duo_2;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_ab_e
//
//
//!End of Module/s
// --------------------------------------------------------------
