// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _classify_HH_
#define _classify_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_exp.h"
#include "classify_sitodp_3bkb.h"
#include "classify_mul_mul_cud.h"
#include "classify_svs_V.h"
#include "classify_alphas_V.h"

namespace ap_rtl {

struct classify : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > x_V_address0;
    sc_out< sc_logic > x_V_ce0;
    sc_in< sc_lv<8> > x_V_q0;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    classify(sc_module_name name);
    SC_HAS_PROCESS(classify);

    ~classify();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    classify_svs_V* svs_V_U;
    classify_alphas_V* alphas_V_U;
    compute_exp* grp_compute_exp_fu_184;
    classify_sitodp_3bkb<1,6,32,64>* classify_sitodp_3bkb_U2;
    classify_mul_mul_cud<1,1,8,22,30>* classify_mul_mul_cud_U3;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > svs_V_address0;
    sc_signal< sc_logic > svs_V_ce0;
    sc_signal< sc_lv<8> > svs_V_q0;
    sc_signal< sc_lv<8> > alphas_V_address0;
    sc_signal< sc_logic > alphas_V_ce0;
    sc_signal< sc_lv<8> > alphas_V_q0;
    sc_signal< sc_lv<17> > next_mul_fu_192_p2;
    sc_signal< sc_lv<17> > next_mul_reg_407;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > i_1_fu_204_p2;
    sc_signal< sc_lv<8> > i_1_reg_415;
    sc_signal< sc_lv<30> > tmp_s_fu_210_p2;
    sc_signal< sc_lv<30> > tmp_s_reg_420;
    sc_signal< sc_lv<1> > exitcond1_fu_198_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_216_p2;
    sc_signal< sc_lv<1> > tmp_37_reg_425;
    sc_signal< sc_lv<10> > j_1_fu_232_p2;
    sc_signal< sc_lv<10> > j_1_reg_433;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_226_p2;
    sc_signal< sc_lv<16> > this_assign_6_reg_448;
    sc_signal< sc_lv<8> > p_Val2_5_fu_292_p2;
    sc_signal< sc_lv<8> > p_Val2_5_reg_453;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<31> > l2Squared_fixed_V_fu_319_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<22> > grp_compute_exp_fu_184_ap_return;
    sc_signal< sc_lv<22> > p_Val2_7_reg_468;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_compute_exp_fu_184_ap_idle;
    sc_signal< sc_logic > grp_compute_exp_fu_184_ap_ready;
    sc_signal< sc_logic > grp_compute_exp_fu_184_ap_done;
    sc_signal< sc_lv<8> > alphas_V_load_reg_473;
    sc_signal< sc_lv<22> > tmp_58_reg_478;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<30> > sum_V_fu_348_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > grp_fu_189_p1;
    sc_signal< sc_lv<64> > dp_1_reg_493;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_compute_exp_fu_184_ap_start;
    sc_signal< sc_lv<30> > p_Val2_s_reg_125;
    sc_signal< sc_lv<8> > i_reg_137;
    sc_signal< sc_lv<17> > phi_mul_reg_149;
    sc_signal< sc_lv<31> > p_Val2_12_reg_161;
    sc_signal< sc_lv<10> > j_reg_173;
    sc_signal< sc_logic > grp_compute_exp_fu_184_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_42_fu_244_p1;
    sc_signal< sc_lv<64> > tmp_43_fu_249_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_325_p1;
    sc_signal< sc_lv<32> > grp_fu_189_p0;
    sc_signal< sc_lv<17> > j_cast2_fu_222_p1;
    sc_signal< sc_lv<17> > tmp_41_fu_238_p2;
    sc_signal< sc_lv<22> > tmp_84_fu_258_p1;
    sc_signal< sc_lv<24> > p_shl_fu_262_p3;
    sc_signal< sc_lv<24> > p_neg_fu_270_p2;
    sc_signal< sc_lv<24> > tmp_fu_254_p1;
    sc_signal< sc_lv<24> > p_Val2_1_fu_276_p2;
    sc_signal< sc_lv<8> > p_Val2_8_fu_301_p0;
    sc_signal< sc_lv<16> > OP1_V_2_fu_298_p1;
    sc_signal< sc_lv<8> > p_Val2_8_fu_301_p1;
    sc_signal< sc_lv<16> > p_Val2_8_fu_301_p2;
    sc_signal< sc_lv<22> > p_Val2_9_fu_307_p3;
    sc_signal< sc_lv<31> > tmp_45_cast_fu_315_p1;
    sc_signal< sc_lv<30> > p_Val2_2_fu_400_p2;
    sc_signal< sc_lv<30> > p_Val2_3_cast_fu_345_p1;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > res_V_1_fu_358_p1;
    sc_signal< sc_lv<11> > exp_V_fu_361_p4;
    sc_signal< sc_lv<11> > exp_V_2_fu_371_p2;
    sc_signal< sc_lv<64> > p_Result_s_fu_377_p5;
    sc_signal< sc_lv<64> > dp_fu_389_p1;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<17> ap_const_lv17_310;
    static const sc_lv<8> ap_const_lv8_A5;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<30> ap_const_lv30_3FFFD200;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7F0;
    static const sc_lv<64> ap_const_lv64_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_2_fu_298_p1();
    void thread_alphas_V_address0();
    void thread_alphas_V_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_dp_fu_389_p1();
    void thread_exitcond1_fu_198_p2();
    void thread_exitcond_fu_226_p2();
    void thread_exp_V_2_fu_371_p2();
    void thread_exp_V_fu_361_p4();
    void thread_grp_compute_exp_fu_184_ap_start();
    void thread_grp_fu_189_p0();
    void thread_i_1_fu_204_p2();
    void thread_j_1_fu_232_p2();
    void thread_j_cast2_fu_222_p1();
    void thread_l2Squared_fixed_V_fu_319_p2();
    void thread_next_mul_fu_192_p2();
    void thread_p_Result_s_fu_377_p5();
    void thread_p_Val2_1_fu_276_p2();
    void thread_p_Val2_3_cast_fu_345_p1();
    void thread_p_Val2_5_fu_292_p2();
    void thread_p_Val2_8_fu_301_p0();
    void thread_p_Val2_8_fu_301_p1();
    void thread_p_Val2_8_fu_301_p2();
    void thread_p_Val2_9_fu_307_p3();
    void thread_p_neg_fu_270_p2();
    void thread_p_shl_fu_262_p3();
    void thread_res_V_1_fu_358_p1();
    void thread_sum_V_fu_348_p2();
    void thread_svs_V_address0();
    void thread_svs_V_ce0();
    void thread_tmp_37_fu_216_p2();
    void thread_tmp_40_fu_325_p1();
    void thread_tmp_41_fu_238_p2();
    void thread_tmp_42_fu_244_p1();
    void thread_tmp_43_fu_249_p1();
    void thread_tmp_45_cast_fu_315_p1();
    void thread_tmp_84_fu_258_p1();
    void thread_tmp_fu_254_p1();
    void thread_tmp_s_fu_210_p2();
    void thread_x_V_address0();
    void thread_x_V_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
