Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 24 10:29:34 2023
| Host         : LaMatrix running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: divball/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.874        0.000                      0                   89        0.222        0.000                      0                   89        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.874        0.000                      0                   89        0.222        0.000                      0                   89        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 bar_v_fin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 2.132ns (41.539%)  route 3.001ns (58.461%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.138    clkFPGA_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  bar_v_fin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  bar_v_fin_reg[2]/Q
                         net (fo=10, routed)          1.293     6.887    bar_v_fin_reg_n_0_[2]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.011 r  FSM_sequential_estado_bar[1]_i_29/O
                         net (fo=1, routed)           0.000     7.011    FSM_sequential_estado_bar[1]_i_29_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.543 r  FSM_sequential_estado_bar_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.543    FSM_sequential_estado_bar_reg[1]_i_12_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.814 r  FSM_sequential_estado_bar_reg[1]_i_8/CO[0]
                         net (fo=1, routed)           1.024     8.838    tec/FSM_sequential_estado_bar_reg[0][0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.401     9.239 f  tec/FSM_sequential_estado_bar[1]_i_4/O
                         net (fo=2, routed)           0.684     9.923    tec/FSM_sequential_estado_bar[1]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.348    10.271 r  tec/FSM_sequential_estado_bar[0]_i_1/O
                         net (fo=1, routed)           0.000    10.271    tec_n_1
    SLICE_X2Y24          FDCE                                         r  FSM_sequential_estado_bar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502    14.843    clkFPGA_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.077    15.145    FSM_sequential_estado_bar_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 bar_v_fin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.158ns (41.834%)  route 3.001ns (58.166%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.138    clkFPGA_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  bar_v_fin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  bar_v_fin_reg[2]/Q
                         net (fo=10, routed)          1.293     6.887    bar_v_fin_reg_n_0_[2]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.011 r  FSM_sequential_estado_bar[1]_i_29/O
                         net (fo=1, routed)           0.000     7.011    FSM_sequential_estado_bar[1]_i_29_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.543 r  FSM_sequential_estado_bar_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.543    FSM_sequential_estado_bar_reg[1]_i_12_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.814 f  FSM_sequential_estado_bar_reg[1]_i_8/CO[0]
                         net (fo=1, routed)           1.024     8.838    tec/FSM_sequential_estado_bar_reg[0][0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.401     9.239 r  tec/FSM_sequential_estado_bar[1]_i_4/O
                         net (fo=2, routed)           0.684     9.923    tec/FSM_sequential_estado_bar[1]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.374    10.297 r  tec/FSM_sequential_estado_bar[1]_i_1/O
                         net (fo=1, routed)           0.000    10.297    tec_n_0
    SLICE_X2Y24          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502    14.843    clkFPGA_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_D)        0.118    15.186    FSM_sequential_estado_bar_reg[1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.388ns (48.663%)  route 2.519ns (51.337%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divball/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.954     6.495    divball/cuenta_reg[6]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  divball/enciende_i_6/O
                         net (fo=1, routed)           0.666     7.285    divball/enciende_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.428     7.838    divball/enciende_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.471     8.432    divball/enciende_i_2_n_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.556    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.088 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  divball/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    divball/cuenta_reg[20]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.992 r  divball/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.992    divball/cuenta_reg[24]_i_1_n_6
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.367ns (48.442%)  route 2.519ns (51.558%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divball/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.954     6.495    divball/cuenta_reg[6]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  divball/enciende_i_6/O
                         net (fo=1, routed)           0.666     7.285    divball/enciende_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.428     7.838    divball/enciende_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.471     8.432    divball/enciende_i_2_n_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.556    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.088 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  divball/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    divball/cuenta_reg[20]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.971 r  divball/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.971    divball/cuenta_reg[24]_i_1_n_4
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.500ns (51.340%)  route 2.370ns (48.660%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    clkFPGA_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  hcnt_reg[2]/Q
                         net (fo=21, routed)          1.321     6.931    hcnt_reg[2]
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  hcnt[0]_i_18/O
                         net (fo=1, routed)           0.000     7.055    hcnt[0]_i_18_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.605    hcnt_reg[0]_i_7_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          1.049     8.811    ltOp
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329     9.140 r  hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000     9.140    hcnt[4]_i_4_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.690    hcnt_reg[4]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.024 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.024    hcnt_reg[8]_i_1_n_6
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.516    14.857    clkFPGA_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.062    15.157    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 2.479ns (51.129%)  route 2.370ns (48.871%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    clkFPGA_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  hcnt_reg[2]/Q
                         net (fo=21, routed)          1.321     6.931    hcnt_reg[2]
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  hcnt[0]_i_18/O
                         net (fo=1, routed)           0.000     7.055    hcnt[0]_i_18_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.605    hcnt_reg[0]_i_7_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          1.049     8.811    ltOp
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329     9.140 r  hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000     9.140    hcnt[4]_i_4_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.690    hcnt_reg[4]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.003 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.003    hcnt_reg[8]_i_1_n_4
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.516    14.857    clkFPGA_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.062    15.157    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 2.293ns (47.650%)  route 2.519ns (52.350%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divball/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.954     6.495    divball/cuenta_reg[6]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  divball/enciende_i_6/O
                         net (fo=1, routed)           0.666     7.285    divball/enciende_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.428     7.838    divball/enciende_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.471     8.432    divball/enciende_i_2_n_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.556    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.088 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  divball/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    divball/cuenta_reg[20]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.897 r  divball/cuenta_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.897    divball/cuenta_reg[24]_i_1_n_5
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.277ns (47.475%)  route 2.519ns (52.525%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divball/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.954     6.495    divball/cuenta_reg[6]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  divball/enciende_i_6/O
                         net (fo=1, routed)           0.666     7.285    divball/enciende_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.428     7.838    divball/enciende_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.471     8.432    divball/enciende_i_2_n_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.556    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.088 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  divball/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    divball/cuenta_reg[20]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.881 r  divball/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.881    divball/cuenta_reg[24]_i_1_n_7
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.274ns (47.442%)  route 2.519ns (52.558%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divball/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.954     6.495    divball/cuenta_reg[6]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.619 r  divball/enciende_i_6/O
                         net (fo=1, routed)           0.666     7.285    divball/enciende_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.428     7.838    divball/enciende_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.471     8.432    divball/enciende_i_2_n_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.556 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.556    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.088 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.878 r  divball/cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.878    divball/cuenta_reg[20]_i_1_n_6
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.405ns (50.371%)  route 2.370ns (49.629%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    clkFPGA_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  hcnt_reg[2]/Q
                         net (fo=21, routed)          1.321     6.931    hcnt_reg[2]
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.124     7.055 r  hcnt[0]_i_18/O
                         net (fo=1, routed)           0.000     7.055    hcnt[0]_i_18_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.605    hcnt_reg[0]_i_7_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          1.049     8.811    ltOp
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329     9.140 r  hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000     9.140    hcnt[4]_i_4_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.690    hcnt_reg[4]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.929 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.929    hcnt_reg[8]_i_1_n_5
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.516    14.857    clkFPGA_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.062    15.157    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  5.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/enciende_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.066%)  route 0.171ns (47.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[16]/Q
                         net (fo=4, routed)           0.171     1.758    divball/cuenta_reg[16]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  divball/enciende_i_1/O
                         net (fo=1, routed)           0.000     1.803    divball/enciende_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.581    divball/enciende_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.079     1.665    divball/cuenta_reg[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  divball/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.789    divball/cuenta_reg[0]_i_1_n_6
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    divball/cuenta_reg[11]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  divball/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    divball/cuenta_reg[8]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.118     1.705    divball/cuenta_reg[23]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  divball/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    divball/cuenta_reg[20]_i_1_n_4
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[27]/Q
                         net (fo=2, routed)           0.118     1.705    divball/cuenta_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  divball/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    divball/cuenta_reg[24]_i_1_n_4
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    divball/CLK
    SLICE_X35Y49         FDCE                                         r  divball/cuenta_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    divball/cuenta_reg[15]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[12]_i_1_n_4
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    divball/cuenta_reg[19]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  divball/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    divball/cuenta_reg[16]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    divball/CLK
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.120     1.706    divball/cuenta_reg[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[0]_i_1_n_4
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    divball/cuenta_reg[7]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[4]_i_1_n_4
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.114     1.700    divball/cuenta_reg[12]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  divball/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    divball/cuenta_reg[12]_i_1_n_7
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    FSM_sequential_estado_bar_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    FSM_sequential_estado_bar_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    bar_v_fin_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    bar_v_fin_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    bar_v_ini_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    bar_v_ini_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    bar_v_ini_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    bar_v_ini_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    bar_v_ini_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    FSM_sequential_estado_bar_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    FSM_sequential_estado_bar_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    bar_v_fin_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    bar_v_fin_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    bar_v_ini_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    bar_v_ini_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    bar_v_ini_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bar_v_ini_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    bar_v_ini_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    bar_v_ini_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    FSM_sequential_estado_bar_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    FSM_sequential_estado_bar_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    bar_v_fin_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    bar_v_fin_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    bar_v_ini_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    bar_v_ini_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    bar_v_ini_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    bar_v_ini_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    bar_v_ini_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    bar_v_fin_reg[1]/C



