onechip
reconfigurable
instructions
instruction
configuration
configurations
simulator
rfu instructions
rfu instruction
order issue
reconfigurable unit
speedup obtained
onechip architecture
reconfigurable processors
destination block
fir filter
memory consistency
dynamic scheduling
performance improvement
memory consistency scheme
reconfigurable functional unit
speedup obtained by
blt instruction stalls
rfu in onechip
reconfigurable unit to
prevent rfu writes
onechip s pipeline
