#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jul  5 15:15:30 2023
# Process ID: 25483
# Current directory: /home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/Vivado_work/ARM/project_3/project_3.runs/synth_1
# Command line: vivado -log ArmDataPath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArmDataPath.tcl
# Log file: /home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/Vivado_work/ARM/project_3/project_3.runs/synth_1/ArmDataPath.vds
# Journal file: /home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/Vivado_work/ARM/project_3/project_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ArmDataPath.tcl -notrace
Command: synth_design -top ArmDataPath -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.867 ; gain = 72.000 ; free physical = 26947 ; free virtual = 50489
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ArmDataPath' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:149]
INFO: [Synth 8-3491] module 'ArmInstructionAddressRegister' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmInstructionAddressRegister.vhd:16' bound to instance 'ArmInstructionAddressRegister_Instance' of component 'ArmInstructionAddressRegister' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:375]
INFO: [Synth 8-638] synthesizing module 'ArmInstructionAddressRegister' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmInstructionAddressRegister.vhd:38]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ArmRamBuffer' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRamBuffer.vhd:13' bound to instance 'IAR_HISTORY_BUFFER' of component 'ArmRamBuffer' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmInstructionAddressRegister.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ArmRamBuffer' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRamBuffer.vhd:27]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmRamBuffer' (1#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRamBuffer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ArmInstructionAddressRegister' (2#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmInstructionAddressRegister.vhd:38]
INFO: [Synth 8-3491] module 'ArmRegfile' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRegfile.vhd:18' bound to instance 'Regfile_Instance' of component 'ArmRegfile' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:405]
INFO: [Synth 8-638] synthesizing module 'ArmRegfile' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRegfile.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_RAM32M' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/RAM32M.vhd:29]
WARNING: [Synth 8-614] signal 'WED' is read in the process but is not in the sensitivity list [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/RAM32M.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_RAM32M' (3#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/RAM32M.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ArmRegfile' (4#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmRegfile.vhd:42]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmProgramStatusRegister_Instance' of component 'ArmProgramStatusRegister' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:428]
INFO: [Synth 8-3491] module 'ArmALU' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmALU.vhd:13' bound to instance 'ArmALU_Instance' of component 'ArmALU' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:512]
INFO: [Synth 8-638] synthesizing module 'ArmALU' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmALU.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ArmALU' (5#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmALU.vhd:23]
INFO: [Synth 8-3491] module 'ArmMultiplier' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmMultiplier.vhd:16' bound to instance 'ArmMultiplier_Instance' of component 'ArmMultiplier' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:522]
INFO: [Synth 8-638] synthesizing module 'ArmMultiplier' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmMultiplier.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ArmMultiplier' (6#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmMultiplier.vhd:24]
INFO: [Synth 8-3491] module 'ArmShifter' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmShifter.vhd:14' bound to instance 'ArmShifter_Instance' of component 'ArmShifter' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:529]
INFO: [Synth 8-638] synthesizing module 'ArmShifter' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmShifter.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ArmBarrelShifter' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmBarrelShifter.vhd:32]
	Parameter OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter SHIFTER_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmBarrelShifter' (7#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmBarrelShifter.vhd:32]
INFO: [Synth 8-226] default block is never used [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmShifter.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ArmShifter' (8#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmShifter.vhd:26]
INFO: [Synth 8-3491] module 'ArmDataReplication' declared at '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataReplication.vhd:21' bound to instance 'ArmDataReplication_Instance' of component 'ArmDataReplication' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:627]
INFO: [Synth 8-638] synthesizing module 'ArmDataReplication' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataReplication.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataReplication.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ArmDataReplication' (9#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataReplication.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmWordManipulation_Instance' of component 'ArmWordManipulation' [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:694]
INFO: [Synth 8-256] done synthesizing module 'ArmDataPath' (10#1) [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:149]
WARNING: [Synth 8-3331] design ArmRegfile has unconnected port REF_RST
WARNING: [Synth 8-3331] design ArmDataPath has unconnected port DPA_WB_FBRANCH_MUX_CTRL
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.398 ; gain = 122.531 ; free physical = 26945 ; free virtual = 50488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.398 ; gain = 122.531 ; free physical = 26948 ; free virtual = 50491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.402 ; gain = 130.535 ; free physical = 26949 ; free virtual = 50492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "last_access_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_access_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ALU_CC_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mux_ctrl_signal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "arith_shift_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "is_32" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.426 ; gain = 147.559 ; free physical = 26913 ; free virtual = 50456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 94    
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 32    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     30 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 238   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ArmDataPath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module ArmInstructionAddressRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ArmRegfile 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 65    
Module ArmDataReplication 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ArmALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   8 Input     33 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ArmMultiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ArmBarrelShifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 93    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 158   
Module ArmShifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element IAR_REG_OUT_reg was removed.  [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmInstructionAddressRegister.vhd:88]
INFO: [Synth 8-5545] ROM "ALU_CC_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mux_ctrl_signal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmMultiplier.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element MEM_ADDR_REG_reg was removed.  [/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/HWPTI/ArmDataPath.vhd:642]
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned, operation Mode is: A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned, operation Mode is: A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_RES_unsigned is absorbed into DSP computation.ArmMultiplier_Instance/MUL_RES_unsigned.
WARNING: [Synth 8-3331] design ArmRegfile has unconnected port REF_RST
WARNING: [Synth 8-3331] design ArmDataPath has unconnected port DPA_WB_FBRANCH_MUX_CTRL
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[26][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[25][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[24][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Regfile_Instance/REGFILE_VERSION.last_access_reg[0][1] )
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[0][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[1][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[2][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[3][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[4][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[5][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[6][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[7][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[8][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[9][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[10][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[11][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[12][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[13][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[14][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[16][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[17][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[18][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[19][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[20][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[21][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[22][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[23][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[24][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[25][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[26][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[27][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[28][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[29][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[30][1]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/REGFILE_VERSION.last_access_reg[31][1]) is unused and will be removed from module ArmDataPath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26746 ; free virtual = 50289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+
|ArmDataPath | ArmInstructionAddressRegister_Instance/IAR_HISTORY_BUFFER/ARB_RAM_reg | Implied   | 8 x 30               | RAM16X1S x 30   | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ArmDataPath | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:08 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26747 ; free virtual = 50289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+
|ArmDataPath | ArmInstructionAddressRegister_Instance/IAR_HISTORY_BUFFER/ARB_RAM_reg | Implied   | 8 x 30               | RAM16X1S x 30   | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set3[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set2[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[0].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[1].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[2].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[3].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[4].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[5].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[6].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[7].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[8].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[9].RAM/RAM_reg         | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[10].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[11].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[12].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[13].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[14].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
|ArmDataPath | Regfile_Instance/REGFILE_VERSION.register_set1[15].RAM/RAM_reg        | Implied   | 32 x 2               | RAM32X1D x 6    | 
+------------+-----------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26742 ; free virtual = 50285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ArmProgramStatusRegister |         1|
|2     |ArmWordManipulation      |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ArmProgramStatusRegister_bbox_0 |     1|
|2     |ArmWordManipulation_bbox_1      |     1|
|3     |BUFG                            |     2|
|4     |CARRY4                          |    37|
|5     |DSP48E1                         |     3|
|6     |LUT2                            |    57|
|7     |LUT3                            |   163|
|8     |LUT4                            |    45|
|9     |LUT5                            |   323|
|10    |LUT6                            |   528|
|11    |MUXF7                           |    43|
|12    |RAM16X1S                        |    30|
|13    |RAM32X1D                        |   285|
|14    |FDRE                            |   367|
|15    |IBUF                            |   168|
|16    |OBUF                            |   126|
+------+--------------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------+------------------------------+------+
|      |Instance                                    |Module                        |Cells |
+------+--------------------------------------------+------------------------------+------+
|1     |top                                         |                              |  2273|
|2     |  ArmInstructionAddressRegister_Instance    |ArmInstructionAddressRegister |   139|
|3     |    IAR_HISTORY_BUFFER                      |ArmRamBuffer                  |    61|
|4     |  Regfile_Instance                          |ArmRegfile                    |   582|
|5     |    \REGFILE_VERSION.register_set1[0].RAM   |xil_defaultlib_RAM32M         |    10|
|6     |    \REGFILE_VERSION.register_set1[10].RAM  |xil_defaultlib_RAM32M_0       |    10|
|7     |    \REGFILE_VERSION.register_set1[11].RAM  |xil_defaultlib_RAM32M_1       |    10|
|8     |    \REGFILE_VERSION.register_set1[12].RAM  |xil_defaultlib_RAM32M_2       |    10|
|9     |    \REGFILE_VERSION.register_set1[13].RAM  |xil_defaultlib_RAM32M_3       |    10|
|10    |    \REGFILE_VERSION.register_set1[14].RAM  |xil_defaultlib_RAM32M_4       |    10|
|11    |    \REGFILE_VERSION.register_set1[15].RAM  |xil_defaultlib_RAM32M_5       |    10|
|12    |    \REGFILE_VERSION.register_set1[1].RAM   |xil_defaultlib_RAM32M_6       |    10|
|13    |    \REGFILE_VERSION.register_set1[2].RAM   |xil_defaultlib_RAM32M_7       |    10|
|14    |    \REGFILE_VERSION.register_set1[3].RAM   |xil_defaultlib_RAM32M_8       |    10|
|15    |    \REGFILE_VERSION.register_set1[4].RAM   |xil_defaultlib_RAM32M_9       |    10|
|16    |    \REGFILE_VERSION.register_set1[5].RAM   |xil_defaultlib_RAM32M_10      |    10|
|17    |    \REGFILE_VERSION.register_set1[6].RAM   |xil_defaultlib_RAM32M_11      |    10|
|18    |    \REGFILE_VERSION.register_set1[7].RAM   |xil_defaultlib_RAM32M_12      |    10|
|19    |    \REGFILE_VERSION.register_set1[8].RAM   |xil_defaultlib_RAM32M_13      |    10|
|20    |    \REGFILE_VERSION.register_set1[9].RAM   |xil_defaultlib_RAM32M_14      |    10|
|21    |    \REGFILE_VERSION.register_set2[0].RAM   |xil_defaultlib_RAM32M_15      |    12|
|22    |    \REGFILE_VERSION.register_set2[10].RAM  |xil_defaultlib_RAM32M_16      |    10|
|23    |    \REGFILE_VERSION.register_set2[11].RAM  |xil_defaultlib_RAM32M_17      |    10|
|24    |    \REGFILE_VERSION.register_set2[12].RAM  |xil_defaultlib_RAM32M_18      |    10|
|25    |    \REGFILE_VERSION.register_set2[13].RAM  |xil_defaultlib_RAM32M_19      |    10|
|26    |    \REGFILE_VERSION.register_set2[14].RAM  |xil_defaultlib_RAM32M_20      |    10|
|27    |    \REGFILE_VERSION.register_set2[15].RAM  |xil_defaultlib_RAM32M_21      |    10|
|28    |    \REGFILE_VERSION.register_set2[1].RAM   |xil_defaultlib_RAM32M_22      |    12|
|29    |    \REGFILE_VERSION.register_set2[2].RAM   |xil_defaultlib_RAM32M_23      |    12|
|30    |    \REGFILE_VERSION.register_set2[3].RAM   |xil_defaultlib_RAM32M_24      |    12|
|31    |    \REGFILE_VERSION.register_set2[4].RAM   |xil_defaultlib_RAM32M_25      |    10|
|32    |    \REGFILE_VERSION.register_set2[5].RAM   |xil_defaultlib_RAM32M_26      |    10|
|33    |    \REGFILE_VERSION.register_set2[6].RAM   |xil_defaultlib_RAM32M_27      |    10|
|34    |    \REGFILE_VERSION.register_set2[7].RAM   |xil_defaultlib_RAM32M_28      |    10|
|35    |    \REGFILE_VERSION.register_set2[8].RAM   |xil_defaultlib_RAM32M_29      |    10|
|36    |    \REGFILE_VERSION.register_set2[9].RAM   |xil_defaultlib_RAM32M_30      |    10|
|37    |    \REGFILE_VERSION.register_set3[0].RAM   |xil_defaultlib_RAM32M_31      |     3|
|38    |    \REGFILE_VERSION.register_set3[10].RAM  |xil_defaultlib_RAM32M_32      |     6|
|39    |    \REGFILE_VERSION.register_set3[11].RAM  |xil_defaultlib_RAM32M_33      |     6|
|40    |    \REGFILE_VERSION.register_set3[12].RAM  |xil_defaultlib_RAM32M_34      |     6|
|41    |    \REGFILE_VERSION.register_set3[13].RAM  |xil_defaultlib_RAM32M_35      |     6|
|42    |    \REGFILE_VERSION.register_set3[14].RAM  |xil_defaultlib_RAM32M_36      |     6|
|43    |    \REGFILE_VERSION.register_set3[15].RAM  |xil_defaultlib_RAM32M_37      |     6|
|44    |    \REGFILE_VERSION.register_set3[1].RAM   |xil_defaultlib_RAM32M_38      |     6|
|45    |    \REGFILE_VERSION.register_set3[2].RAM   |xil_defaultlib_RAM32M_39      |     6|
|46    |    \REGFILE_VERSION.register_set3[3].RAM   |xil_defaultlib_RAM32M_40      |     6|
|47    |    \REGFILE_VERSION.register_set3[4].RAM   |xil_defaultlib_RAM32M_41      |     6|
|48    |    \REGFILE_VERSION.register_set3[5].RAM   |xil_defaultlib_RAM32M_42      |     6|
|49    |    \REGFILE_VERSION.register_set3[6].RAM   |xil_defaultlib_RAM32M_43      |     6|
|50    |    \REGFILE_VERSION.register_set3[7].RAM   |xil_defaultlib_RAM32M_44      |     6|
|51    |    \REGFILE_VERSION.register_set3[8].RAM   |xil_defaultlib_RAM32M_45      |     6|
|52    |    \REGFILE_VERSION.register_set3[9].RAM   |xil_defaultlib_RAM32M_46      |     6|
|53    |  \computation.ArmALU_Instance              |ArmALU                        |   253|
|54    |  \computation.ArmMultiplier_Instance       |ArmMultiplier                 |   125|
|55    |  \computation.ArmShifter_Instance          |ArmShifter                    |   393|
|56    |    BARREL_SHIFTER                          |ArmBarrelShifter              |   393|
+------+--------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26743 ; free virtual = 50286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.684 ; gain = 358.816 ; free physical = 26744 ; free virtual = 50287
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1506.691 ; gain = 358.816 ; free physical = 26749 ; free virtual = 50292
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 315 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 30 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 285 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 1568.918 ; gain = 434.422 ; free physical = 26735 ; free virtual = 50278
INFO: [Common 17-1381] The checkpoint '/home/tu-berlin.de/abdalla_eltayeb/irb-ubuntu/Vivado_work/ARM/project_3/project_3.runs/synth_1/ArmDataPath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArmDataPath_utilization_synth.rpt -pb ArmDataPath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1592.930 ; gain = 0.000 ; free physical = 26735 ; free virtual = 50278
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 15:17:12 2023...
