#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 27 12:50:33 2023
# Process ID: 19828
# Current directory: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.000 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1502.324 ; gain = 124.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_led_blinka_0_0' [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_led_blinka_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_led_blinka_0_0' (2#1) [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_led_blinka_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (3#1) [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/.Xil/Vivado-19828-AronLaptop/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 4 connections declared, but only 2 given [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/synth/design_1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (4#1) [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (5#1) [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.582 ; gain = 173.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.582 ; gain = 173.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.582 ; gain = 173.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_led_blinka_0_0/design_1_led_blinka_0_0/design_1_led_blinka_0_0_in_context.xdc] for cell 'design_1_i/led_blinka_0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.gen/sources_1/bd/design_1/ip/design_1_led_blinka_0_0/design_1_led_blinka_0_0/design_1_led_blinka_0_0_in_context.xdc] for cell 'design_1_i/led_blinka_0'
Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw_in'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc:50]
Finished Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/kria-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1593.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1593.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.410 ; gain = 215.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.410 ; gain = 215.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/led_blinka_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.410 ; gain = 215.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.410 ; gain = 215.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1593.410 ; gain = 215.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.348 ; gain = 824.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.348 ; gain = 824.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2221.441 ; gain = 843.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_clk_wiz_0_0         |         1|
|2     |design_1_led_blinka_0_0      |         1|
|3     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_clk_wiz_0         |     1|
|2     |design_1_led_blinka_0      |     1|
|3     |design_1_zynq_ultra_ps_e_0 |     1|
|4     |OBUF                       |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2227.230 ; gain = 807.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2227.230 ; gain = 849.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c6c1f767
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2270.895 ; gain = 1116.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/COMP3601-LED/COMP3601-LED.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 12:51:17 2023...
