// Seed: 2844396124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_3 : 1] \id_4 ;
  logic [1 'b0 : -1] id_5 = 1'h0;
  logic id_6;
  logic id_7;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      \id_4 ,
      id_2,
      id_1
  );
endmodule
