// Seed: 2849890338
module module_0 #(
    parameter id_1 = 32'd32
);
  wire _id_1;
  logic [7:0] id_2[!  id_1 : id_1] = id_2[-1];
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    output uwire id_3,
    output wand id_4,
    output logic id_5,
    output supply1 id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply1 id_11
);
  wire id_13;
  ;
  parameter id_14 = 1;
  module_0 modCall_1 ();
  wire id_15;
  initial begin : LABEL_0
    id_5 <= 1;
  end
endmodule
