#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb  9 19:00:22 2025
# Process ID: 19288
# Current directory: D:/FPGA_Learning_Journey/Pro/HDMI____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9008 D:\FPGA_Learning_Journey\Pro\HDMI____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/HDMI____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/HDMI____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.xpr
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.PRIMARY_PORT {sys_clk} CONFIG.CLK_OUT1_PORT {c0_1x} CONFIG.CLK_OUT2_PORT {c1_5x} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.USE_POWER_DOWN {false} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {35} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {364.259} CONFIG.CLKOUT1_PHASE_ERROR {254.101} CONFIG.CLKOUT2_JITTER {238.699} CONFIG.CLKOUT2_PHASE_ERROR {254.101}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source encode_tb.tcl
run 50 ms
run 50 ms
relaunch_sim
relaunch_sim
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source encode_tb.tcl
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v
close_sim
launch_simulation
source encode_tb.tcl
relaunch_sim
run 50 ms
relaunch_sim
close_sim
launch_simulation
source encode_tb.tcl
run 50 ms
relaunch_sim
run 50 ms
run 50 ms
run 50 ms
run all
run all
run all
run all
run 50 ms
relaunch_sim
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
close_sim
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/par2ser.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top par2ser [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hdmi_ctrl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v.v
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_timing_ctrl.v D:/FPGA_Learning_Journey/Pro/HDMI____/src/clk_gen.v D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_image_gen.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hdmi_colorbar [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hdmi_colorbar_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source hdmi_colorbar_tb.tcl
run 50 ms
relaunch_sim
run 50 ms
run 50 ms
relaunch_sim
run 50 ms
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/sys_clk}} {{/hdmi_colorbar_tb/sys_rst_n}} {{/hdmi_colorbar_tb/ddc_scl}} {{/hdmi_colorbar_tb/ddc_sda}} {{/hdmi_colorbar_tb/hdmi_clk_p}} {{/hdmi_colorbar_tb/hdmi_clk_n}} {{/hdmi_colorbar_tb/hdmi_r_p}} {{/hdmi_colorbar_tb/hdmi_r_n}} {{/hdmi_colorbar_tb/hdmi_g_p}} {{/hdmi_colorbar_tb/hdmi_g_n}} {{/hdmi_colorbar_tb/hdmi_b_p}} {{/hdmi_colorbar_tb/hdmi_b_n}} 
run all
restart
run 50 ms
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/encode_inst1}} 
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/par2ser_inst2}} 
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/encode_inst1}} 
restart
run 50 ms
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst}} 
relaunch_sim
run all
run all
run all
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/vga_image_gen_inst}} 
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst}} 
restart
run all
relaunch_sim
run 50 ms
close_sim
launch_simulation
source hdmi_colorbar_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst}} 
run all
current_wave_config {Untitled 6}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst/clk_wiz_0_inst/inst}} 
current_wave_config {Untitled 6}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst/clk_wiz_0_inst}} 
relaunch_sim
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source hdmi_colorbar_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst}} 
run all
run 50 ms
relaunch_sim
run all
restart
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst}} 
run all
set_property -dict [list CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true}] [get_ips clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {154.207} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/clk_gen_inst}} 
relaunch_sim
run all
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {35} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {364.259} CONFIG.CLKOUT1_PHASE_ERROR {254.101} CONFIG.CLKOUT2_JITTER {238.699} CONFIG.CLKOUT2_PHASE_ERROR {254.101}] [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
update_compile_order -fileset sources_1
restart
run all
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst}} 
restart
run all
restart
run all
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/encode_inst1}} 
restart
run all
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/par2ser_inst2}} 
restart
run 50 ms
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/par2ser_inst1}} 
current_wave_config {Untitled 7}
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/par2ser_inst4}} 
restart
run all
close_sim
