Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:34:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq/post_route_timing.rpt
| Design       : corr_seq
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[15]/D          4.723         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[15]/D          4.817         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[14]/D          4.820         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[14]/D          4.831         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[12]/D          4.835         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[13]/D          4.863         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[13]/D          4.884         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[11]/D          4.906         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[12]/D          4.971         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[10]/D          4.998         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[9]/D           5.044         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[11]/D          5.054         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[10]/D          5.146         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[9]/D           5.192         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[8]/D           5.643         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[8]/D           5.726         
in_l_re_reg_reg[6]/C           lrexrre_reg_reg[7]/D           5.842         
in_r_im_reg_reg[3]/C           limxrim_reg_reg[7]/D           5.852         
in_l_im_reg_reg[1]/C           limxrim_reg_reg[6]/D           6.403         
in_l_im_reg_reg[1]/C           limxrim_reg_reg[5]/D           6.448         
in_l_re_reg_reg[3]/C           lrexrre_reg_reg[6]/D           6.673         
in_l_im_reg_reg[1]/C           limxrim_reg_reg[4]/D           6.711         
in_l_re_reg_reg[3]/C           lrexrre_reg_reg[5]/D           6.718         
in_l_re_reg_reg[3]/C           lrexrre_reg_reg[4]/D           6.981         
in_r_im_reg_reg[0]/C           limxrim_reg_reg[3]/D           7.148         
in_l_re_reg_reg[3]/C           lrexrre_reg_reg[3]/D           7.209         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[15]/D         7.937         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[13]/D         7.941         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[14]/D         7.990         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[12]/D         8.012         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[11]/D         8.026         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[9]/D          8.030         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[10]/D         8.079         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[8]/D          8.101         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[7]/D          8.115         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[5]/D          8.119         
in_l_im_reg_reg[0]/C           limxrim_reg_reg[2]/D           8.134         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[6]/D          8.168         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[4]/D          8.190         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[3]/D          8.284         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[2]/D          8.329         
in_r_re_reg_reg[1]/C           lrexrre_reg_reg[2]/D           8.386         
in_l_im_reg_reg[0]/C           limxrim_reg_reg[1]/D           8.397         
limxrim_reg_reg[1]/C           corr_out_tmp_reg[1]/D          8.592         
in_r_re_reg_reg[1]/C           lrexrre_reg_reg[1]/D           8.647         
in_l_im_reg_reg[0]/C           limxrim_reg_reg[0]/D           8.761         
limxrim_reg_reg[0]/C           corr_out_tmp_reg[0]/D          8.765         
in_r_re_reg_reg[0]/C           lrexrre_reg_reg[0]/D           8.792         
corr_out_tmp_reg[2]/C          corr_out_reg[2]/D              8.821         
corr_out_tmp_reg[10]/C         corr_out_reg[10]/D             8.995         
corr_out_tmp_reg[4]/C          corr_out_reg[4]/D              9.056         
corr_out_tmp_reg[15]/C         corr_out_reg[15]/D             9.153         
corr_out_tmp_reg[13]/C         corr_out_reg[13]/D             9.160         
corr_out_tmp_reg[8]/C          corr_out_reg[8]/D              9.190         
corr_out_tmp_reg[9]/C          corr_out_reg[9]/D              9.205         
corr_out_tmp_reg[0]/C          corr_out_reg[0]/D              9.215         
corr_out_tmp_reg[14]/C         corr_out_reg[14]/D             9.221         
corr_out_tmp_reg[3]/C          corr_out_reg[3]/D              9.225         
corr_out_tmp_reg[11]/C         corr_out_reg[11]/D             9.226         
corr_out_tmp_reg[12]/C         corr_out_reg[12]/D             9.237         
corr_out_tmp_reg[1]/C          corr_out_reg[1]/D              9.345         
corr_out_tmp_reg[5]/C          corr_out_reg[5]/D              9.345         
corr_out_tmp_reg[6]/C          corr_out_reg[6]/D              9.359         
corr_out_tmp_reg[7]/C          corr_out_reg[7]/D              9.359         



