Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Torng, C., Wang, M., Sudheendra, B., Murali, N., Jayasuriya, S., Srinath, S., Pritchard, T., Ying, R., Batten, C.","Experiences using a novel Python-based hardware modeling framework for computer architecture test chips.",2017,"2016 IEEE Hot Chips 28 Symposium, HCS 2016",,, 7936233,"","",,,10.1109/HOTCHIPS.2016.7936233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025805486&doi=10.1109%2fHOTCHIPS.2016.7936233&partnerID=40&md5=c22afc3ce4c3b4fd5f590b6fcd640414",Conference Paper,Scopus,2-s2.0-85025805486
"Dai, S., Zhao, R., Liu, G., Srinath, S., Gupta, U., Batten, C., Zhang, Z.","Dynamic hazard resolution for pipelining irregular loops in high-level synthesis",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"189","194",,,10.1145/3020078.3021754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016057389&doi=10.1145%2f3020078.3021754&partnerID=40&md5=c13722b944bea51f5acf690571133f91",Conference Paper,Scopus,2-s2.0-85016057389
"Torng, C., Wang, M., Batten, C.","Asymmetry-Aware Work-Stealing Runtimes",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551381,"40","52",,1,10.1109/ISCA.2016.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988353519&doi=10.1109%2fISCA.2016.14&partnerID=40&md5=29da6e82992eed52b0e2e4455ed7969d",Conference Paper,Scopus,2-s2.0-84988353519
"Zhao, R., Liu, G., Srinath, S., Batten, C., Zhang, Z.","Improving high-level synthesis with decoupled data structure optimization",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a137,"","",,1,10.1145/2897937.2898030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977136914&doi=10.1145%2f2897937.2898030&partnerID=40&md5=403f8e892766ea14719d031aad44daf6",Conference Paper,Scopus,2-s2.0-84977136914
"Ilbeyi, B., Batten, C.","JIT-assisted fast-forward embedding and instrumentation to enable fast, accurate, and agile simulation",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482103,"284","295",,,10.1109/ISPASS.2016.7482103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978670333&doi=10.1109%2fISPASS.2016.7482103&partnerID=40&md5=9dd3c12ea66638ed0c40db909682b941",Conference Paper,Scopus,2-s2.0-84978670333
"Lee, Y., Aviźienis, R., Bishara, A., Xia, R., Lockhart, D., Batten, C., Asanović, K.","The Maven vector-thread architecture",2016,"2011 IEEE Hot Chips 23 Symposium, HCS 2011",,, 7477519,"","",,,10.1109/HOTCHIPS.2011.7477519,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84980371893&doi=10.1109%2fHOTCHIPS.2011.7477519&partnerID=40&md5=db1d10d6f6183c6ea66f805030f0ad1e",Conference Paper,Scopus,2-s2.0-84980371893
"Kim, J.Y., Batten, C.","Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011379,"75","87",,9,10.1109/MICRO.2014.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937699112&doi=10.1109%2fMICRO.2014.24&partnerID=40&md5=1f1638ce54ff5de5b99fff326461bada",Conference Paper,Scopus,2-s2.0-84937699112
"Lockhart, D., Ilbeyi, B., Batten, C.","Pydgin: Generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095811,"256","267",,2,10.1109/ISPASS.2015.7095811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937468619&doi=10.1109%2fISPASS.2015.7095811&partnerID=40&md5=d2aa59ba787fc5348011aecf2a4b8327",Conference Paper,Scopus,2-s2.0-84937468619
"Lockhart, D., Zibrat, G., Batten, C.","PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011395,"280","292",,3,10.1109/MICRO.2014.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937683865&doi=10.1109%2fMICRO.2014.50&partnerID=40&md5=da197ee6cf83d5e25e0d6e3fb3215c92",Conference Paper,Scopus,2-s2.0-84937683865
"Godycki, W., Torng, C., Bukreyev, I., Apsel, A., Batten, C.","Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011403,"381","393",,13,10.1109/MICRO.2014.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937676270&doi=10.1109%2fMICRO.2014.52&partnerID=40&md5=50b257d9fe02edd0a03417743f737fc6",Conference Paper,Scopus,2-s2.0-84937676270
"Srinath, S., Ilbeyi, B., Tan, M., Liu, G., Zhang, Z., Batten, C.","Architectural Specialization for Inter-Iteration Loop Dependence Patterns",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011419,"583","595",,3,10.1109/MICRO.2014.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937687140&doi=10.1109%2fMICRO.2014.31&partnerID=40&md5=e4c53bfc8f8d4cbcae31d187808a9287",Conference Paper,Scopus,2-s2.0-84937687140
"Kim, J., Torng, C., Srinath, S., Lockhart, D., Batten, C.","Microarchitectural mechanisms to exploit value structure in SIMT architectures",2013,"Proceedings - International Symposium on Computer Architecture",,,,"130","141",,9,10.1145/2485922.2485934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881151591&doi=10.1145%2f2485922.2485934&partnerID=40&md5=ca487db27dab434a7e692f10395dffab",Conference Paper,Scopus,2-s2.0-84881151591
"Lee, Y., Avizienis, R., Bishara, A., Xia, R., Lockhart, D., Batten, C., Asanovíc, K.","Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators",2013,"ACM Transactions on Computer Systems","31","3", 6,"","",,9,10.1145/2491464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883579996&doi=10.1145%2f2491464&partnerID=40&md5=de41ee1aeeab9e8341ec6fcc7da13802",Article,Scopus,2-s2.0-84883579996
"Batten, C., Joshi, A., Stojanovic, V., Asanovic, K.","Designing chip-level nanophotonic interconnection networks",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6211450,"137","153",,38,10.1109/JETCAS.2012.2193932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862307662&doi=10.1109%2fJETCAS.2012.2193932&partnerID=40&md5=4e79e473b8c04e8527f09892d185efac",Article,Scopus,2-s2.0-84862307662
"Lee, Y., Avizienis, R., Bishara, A., Xia, R., Lockhart, D., Batten, C., Asanović, K.","Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators",2011,"Proceedings - International Symposium on Computer Architecture",,,,"129","140",,55,10.1145/2000064.2000080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052543989&doi=10.1145%2f2000064.2000080&partnerID=40&md5=80036497e7e3782e2f632f2239f0e96e",Conference Paper,Scopus,2-s2.0-80052543989
"Michael, N., Nikolov, M., Tang, A., Suh, G.E., Batten, C.","Analysis of application-aware on-chip routing under traffic uncertainty",2011,"NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip",,,,"9","16",,6,10.1145/1999946.1999949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960311885&doi=10.1145%2f1999946.1999949&partnerID=40&md5=984ca57bd99b93fc9ec1d05df1d89c77",Conference Paper,Scopus,2-s2.0-79960311885
"Stojanovic, V., Joshi, A., Batten, C., Kwon, Y.-J., Beamer, S., Chen, S., Asanovic, K.","Design-space exploration for CMOS photonic processor networks",2010,"Optics InfoBase Conference Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896823499&partnerID=40&md5=6e4a13047a7cb23ac189d66ac13a32d4",Conference Paper,Scopus,2-s2.0-84896823499
"Beamer, S., Sun, C., Kwon, Y.-J., Joshi, A., Batten, C., Stojanović, V., Asanović, K.","Re-architecting DRAM memory systems with monolithically integrated silicon photonics",2010,"Proceedings - International Symposium on Computer Architecture",,,,"129","140",,55,10.1145/1815961.1815978,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954961702&doi=10.1145%2f1815961.1815978&partnerID=40&md5=14f607713ac0f677c8328abe04bac029",Conference Paper,Scopus,2-s2.0-77954961702
"Stojanović, V., Joshi, A., Batten, C., Kwon, Y.-J., Beamer, S., Chen, S., Asanović, K.","Design-space exploration for CMOS photonic processor networks",2010,"2010 Conference on Optical Fiber Communication, Collocated National Fiber Optic Engineers Conference, OFC/NFOEC 2010",,, 5465639,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953952691&partnerID=40&md5=eacf59c78e2e55b56a9942be74f47768",Conference Paper,Scopus,2-s2.0-77953952691
"Stojanović, V., Joshi, A., Batten, C., Kwon, Y.-J., Beamer, S., Chen, S., Asanović, K.","CMOS photonic processor-memory networks",2010,"2010 IEEE Photonics Society Winter Topicals Meeting Series, WTM 2010",,, 5421931,"118","119",,1,10.1109/PHOTWTM.2010.5421931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951224775&doi=10.1109%2fPHOTWTM.2010.5421931&partnerID=40&md5=544f4042cddfaa72222373a27f36b4ba",Conference Paper,Scopus,2-s2.0-77951224775
"Densmore, D., Hsiau, T.H.-C., Kittleson, J.T., DeLoache, W., Batten, C., Anderson, J.C.","Algorithms for automated DNA assembly",2010,"Nucleic Acids Research","38","8", gkq165,"2607","2616",,34,10.1093/nar/gkq165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952521393&doi=10.1093%2fnar%2fgkq165&partnerID=40&md5=307f86ddb8a43f87db8715470a6bc615",Article,Scopus,2-s2.0-77952521393
"Joshi, A., Batten, C., Kwon, Y.-J., Beamer, S., Shamim, I., Asanović, K., Stojanović, V.","Designing manycore processor networks using silicon photonics",2009,"Conference Proceedings - Lasers and Electro-Optics Society Annual Meeting-LEOS",,, 5343493,"16","17",,,10.1109/LEOS.2009.5343493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72549115229&doi=10.1109%2fLEOS.2009.5343493&partnerID=40&md5=aed110a96cc12d3b760c60bdb8208014",Conference Paper,Scopus,2-s2.0-72549115229
"Stojanović, V., Joshi, A., Batten, C., Kwon, Y.-J., Asanović, K.","Manycore processor networks with monolithic integrated CMOS photonics",2009,"Optics InfoBase Conference Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894064866&partnerID=40&md5=a4ac6d336c46b03c0364e3f0d5d4229d",Conference Paper,Scopus,2-s2.0-84894064866
"Beamer, S., Asanović, K., Batten, C., Joshi, A., Stojanović, V.","Designing multi-socket systems using silicon photonics",2009,"Proceedings of the International Conference on Supercomputing",,, 1542360,"521","522",,8,10.1145/1542275.1542360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449728145&doi=10.1145%2f1542275.1542360&partnerID=40&md5=a8af7b532be7c665fbdc77cfe66a4b51",Conference Paper,Scopus,2-s2.0-70449728145
"Stojanović, V., Joshi, A., Batten, C., Kwon, Y.-J., Asanović, K.","Manycore processor networks with monolithic integrated CMOS photonics",2009,"2009 Conference on Lasers and Electro-Optics and 2009 Conference on Quantum Electronics and Laser Science Conference, CLEO/QELS 2009",,, 5225183,"","",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71049164236&partnerID=40&md5=80bd4430f834ac349e8a6890ad9f1a75",Conference Paper,Scopus,2-s2.0-71049164236
"Joshi, A., Batten, C., Kwon, Y.-J., Beamer, S., Shamim, I., Asanović, K., Stojanović, V.","Silicon-photonic clos networks for global on-chip communication",2009,"Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009",,, 5071460,"124","133",,189,10.1109/NOCS.2009.5071460,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349792919&doi=10.1109%2fNOCS.2009.5071460&partnerID=40&md5=ebedb0677fa7f77515f8740ad9c7d461",Conference Paper,Scopus,2-s2.0-70349792919
"Batten, C., Joshi, A., Orcutt, J., Khilo, A., Moss, B., Holzwarth, C.W., Popovic, M.A., Li, H., Smith, H.L., Hoyt, J.L., Kartner, F.X., Ram, R.J., Stojanović, V., Asanović, K.","Building many-core processor-to-DRAM networks with monolithic CMOS silicon photonics",2009,"IEEE Micro","29","4",,"8","21",,128,10.1109/MM.2009.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70049084752&doi=10.1109%2fMM.2009.60&partnerID=40&md5=8a789d3c80fa168a930fa0ae585a42d5",Article,Scopus,2-s2.0-70049084752
"Krashinsky, R., Batten, C., Asanović, K.","Implementing the scale vector-thread processor",2008,"ACM Transactions on Design Automation of Electronic Systems","13","3",,"","",,1,10.1145/1367045.1367050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849117734&doi=10.1145%2f1367045.1367050&partnerID=40&md5=ffb2d1427a0196a025a7cfefc2d1c499",Conference Paper,Scopus,2-s2.0-48849117734
"Batten, C., Krashinsky, R., Gerding, S., Asanović, K.","Cache refill/access decoupling for vector machines",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"331","342",,13,10.1109/MICRO.2004.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044356791&doi=10.1109%2fMICRO.2004.9&partnerID=40&md5=5c9fc6abf059f74109315b1cb9d634d8",Conference Paper,Scopus,2-s2.0-15044356791
"Krashinsky, R., Batten, C., Hampton, M., Gerding, S., Pharris, B., Casper, J., Asanović, K.","The vector-thread architecture",2004,"IEEE Micro","24","6",,"84","90",,19,10.1109/MM.2004.90,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044343841&doi=10.1109%2fMM.2004.90&partnerID=40&md5=c1f877e43a3c736c3696a1b238593daf",Article,Scopus,2-s2.0-15044343841
"Krashinsky, R., Batten, C., Hampton, M., Gerding, S., Pharris, B., Casper, J., Asanović, K.","The vector-thread architecture",2004,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA","31",,,"52","63",,67,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644337990&partnerID=40&md5=e21668155321fd813caa1ab5472675b1",Conference Paper,Scopus,2-s2.0-4644337990
"Childers, B.A., Froggatt, M.E., Allison, S.G., Moore, T.C., Hare, D.A., Batten, C.F., Jegley, D.C.","Use of 3000 Bragg grating strain sensors distributed on four eight-meter optical fibers during static load tests of a composite structure",2001,"Proceedings of SPIE - The International Society for Optical Engineering","4332",,,"133","142",,138,10.1117/12.429650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034839318&doi=10.1117%2f12.429650&partnerID=40&md5=59e477fb324e762392709bb8a8a3364a",Article,Scopus,2-s2.0-0034839318
