{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:46:42 2020 " "Info: Processing started: Tue Dec 22 16:46:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pcpu -c pcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pcpu -c pcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[0\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[0\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[1\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[1\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[2\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[2\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[3\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[3\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[4\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[4\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[5\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[5\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[6\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[6\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_xuanzeqi:inst\|OUT1\[7\] " "Warning: Node \"zjw_xuanzeqi:inst\|OUT1\[7\]\" is a latch" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[1\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[1\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[0\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[3\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[3\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[2\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[2\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[4\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[4\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[5\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[5\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[6\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[6\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_ALU_yiweiluoji:inst20\|ZZ\[7\] " "Warning: Node \"zjw_ALU_yiweiluoji:inst20\|ZZ\[7\]\" is a latch" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_kongzhiqi:inst1\|MADD\[1\] " "Warning: Node \"zjw_kongzhiqi:inst1\|MADD\[1\]\" is a latch" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zjw_kongzhiqi:inst1\|MADD\[0\] " "Warning: Node \"zjw_kongzhiqi:inst1\|MADD\[0\]\" is a latch" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "zjw_kongzhiqi:inst1\|MADD\[0\] " "Info: Detected ripple clock \"zjw_kongzhiqi:inst1\|MADD\[0\]\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|MADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_kongzhiqi:inst1\|MADD\[1\] " "Info: Detected ripple clock \"zjw_kongzhiqi:inst1\|MADD\[1\]\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 23 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|MADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_xuanzeqi:inst\|OUT1\[7\]~17 " "Info: Detected gated clock \"zjw_xuanzeqi:inst\|OUT1\[7\]~17\" as buffer" {  } { { "../zjw_xuanzeqi/zjw_xuanzeqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_xuanzeqi:inst\|OUT1\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[7\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[7\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[4\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[4\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[5\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[5\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_IR:inst14\|Q\[6\] " "Info: Detected ripple clock \"zjw_IR:inst14\|Q\[6\]\" as buffer" {  } { { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_IR:inst14\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85 " "Info: Detected gated clock \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85\" as buffer" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_kongzhiqi:inst1\|M~6 " "Info: Detected gated clock \"zjw_kongzhiqi:inst1\|M~6\" as buffer" {  } { { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_kongzhiqi:inst1\|M~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 " "Info: Detected gated clock \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86\" as buffer" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_SM:inst11\|Q1 " "Info: Detected ripple clock \"zjw_SM:inst11\|Q1\" as buffer" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_SM:inst11\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_fenpingqi:inst6\|sec " "Info: Detected ripple clock \"zjw_fenpingqi:inst6\|sec\" as buffer" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_fenpingqi:inst6\|sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zjw_SM:inst8\|Q1 " "Info: Detected ripple clock \"zjw_SM:inst8\|Q1\" as buffer" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "zjw_SM:inst8\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 memory lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 30.17 MHz 33.148 ns Internal " "Info: Clock \"clock\" has Internal fmax of 30.17 MHz between source register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" and destination memory \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5\" (period= 33.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.554 ns + Longest register memory " "Info: + Longest register to memory delay is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LC_X16_Y7_N8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.292 ns) 1.475 ns lpm_ram_io:inst3\|datatri\[2\]~16 2 COMB LC_X19_Y7_N7 5 " "Info: 2: + IC(1.183 ns) + CELL(0.292 ns) = 1.475 ns; Loc. = LC_X19_Y7_N7; Fanout = 5; COMB Node = 'lpm_ram_io:inst3\|datatri\[2\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.356 ns) 3.554 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(1.723 ns) + CELL(0.356 ns) = 3.554 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.648 ns ( 18.23 % ) " "Info: Total cell delay = 0.648 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.906 ns ( 81.77 % ) " "Info: Total interconnect delay = 2.906 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[2]~16 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.183ns 1.723ns } { 0.000ns 0.292ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.927 ns - Smallest " "Info: - Smallest clock skew is -12.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.455 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 8.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.779 ns) + CELL(0.722 ns) 8.455 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(4.779 ns) + CELL(0.722 ns) = 8.455 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_pb91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 36.97 % ) " "Info: Total cell delay = 3.126 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.329 ns ( 63.03 % ) " "Info: Total interconnect delay = 5.329 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 21.382 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 21.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.292 ns) 21.382 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG LC_X16_Y7_N8 15 " "Info: 7: + IC(4.937 ns) + CELL(0.292 ns) = 21.382 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.09 % ) " "Info: Total cell delay = 5.150 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.232 ns ( 75.91 % ) " "Info: Total interconnect delay = 16.232 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } } { "db/altsyncram_pb91.tdf" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/db/altsyncram_pb91.tdf" 183 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[2]~16 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[2]~16 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.183ns 1.723ns } { 0.000ns 0.292ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { clock zjw_fenpingqi:inst6|sec lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_pb91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.550ns 4.779ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "zjw_SM:inst11\|Q1 zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] clock 5.71 ns " "Info: Found hold time violation between source  pin or register \"zjw_SM:inst11\|Q1\" and destination pin or register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]\" for clock \"clock\" (Hold time is 5.71 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.169 ns + Largest " "Info: + Largest clock skew is 8.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 21.323 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 21.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.878 ns) + CELL(0.292 ns) 21.323 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] 7 REG LC_X16_Y9_N4 1 " "Info: 7: + IC(4.878 ns) + CELL(0.292 ns) = 21.323 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.15 % ) " "Info: Total cell delay = 5.150 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.173 ns ( 75.85 % ) " "Info: Total interconnect delay = 16.173 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 13.154 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 13.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.711 ns) 13.154 ns zjw_SM:inst11\|Q1 4 REG LC_X15_Y8_N7 45 " "Info: 4: + IC(3.826 ns) + CELL(0.711 ns) = 13.154 ns; Loc. = LC_X15_Y8_N7; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.79 % ) " "Info: Total cell delay = 4.050 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.104 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.235 ns - Shortest register register " "Info: - Shortest register to register delay is 2.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_SM:inst11\|Q1 1 REG LC_X15_Y8_N7 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N7; Fanout = 45; REG Node = 'zjw_SM:inst11\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_SM:inst11|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.292 ns) 1.683 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~122 2 COMB LC_X16_Y9_N5 1 " "Info: 2: + IC(1.391 ns) + CELL(0.292 ns) = 1.683 ns; Loc. = LC_X16_Y9_N5; Fanout = 1; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 2.235 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\] 3 REG LC_X16_Y9_N4 1 " "Info: 3: + IC(0.438 ns) + CELL(0.114 ns) = 2.235 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.406 ns ( 18.17 % ) " "Info: Total cell delay = 0.406 ns ( 18.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 81.83 % ) " "Info: Total interconnect delay = 1.829 ns ( 81.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.235 ns" { zjw_SM:inst11|Q1 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 1.391ns 0.438ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.323 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.323 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.878ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_SM:inst11|Q1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_SM:inst11|Q1 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { zjw_SM:inst11|Q1 zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 zjw_ALU_yiweiluoji:inst20|ZZ[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.235 ns" { zjw_SM:inst11|Q1 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~122 {} zjw_ALU_yiweiluoji:inst20|ZZ[8] {} } { 0.000ns 1.391ns 0.438ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "zjw_fenpingqi:inst6\|sec reset clock 6.468 ns register " "Info: tsu for register \"zjw_fenpingqi:inst6\|sec\" (data pin = \"reset\", clock pin = \"clock\") is 6.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.161 ns + Longest pin register " "Info: + Longest pin to register delay is 9.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns reset 1 PIN PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_55; Fanout = 67; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -152 -200 -32 -136 "reset" "" } { 176 88 136 192 "reset" "" } { 480 120 144 496 "reset" "" } { -32 1216 1264 -16 "reset" "" } { 112 1400 1456 128 "reset" "" } { 344 912 1032 360 "reset" "" } { -160 -32 72 -144 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.825 ns) + CELL(0.867 ns) 9.161 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(6.825 ns) + CELL(0.867 ns) = 9.161 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 25.50 % ) " "Info: Total cell delay = 2.336 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.825 ns ( 74.50 % ) " "Info: Total interconnect delay = 6.825 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { reset {} reset~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 6.825ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.730 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.161 ns" { reset zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.161 ns" { reset {} reset~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 6.825ns } { 0.000ns 1.469ns 0.867ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RAM_OUT\[3\] zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 29.799 ns register " "Info: tco from clock \"clock\" to destination pin \"RAM_OUT\[3\]\" through register \"zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230\" is 29.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 21.382 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 21.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.935 ns) 13.376 ns zjw_IR:inst14\|Q\[6\] 4 REG LC_X17_Y7_N9 12 " "Info: 4: + IC(3.824 ns) + CELL(0.935 ns) = 13.376 ns; Loc. = LC_X17_Y7_N9; Fanout = 12; REG Node = 'zjw_IR:inst14\|Q\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] } "NODE_NAME" } } { "../zjw_IR/zjw_IR.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_IR/zjw_IR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.292 ns) 15.424 ns zjw_kongzhiqi:inst1\|M~6 5 COMB LC_X15_Y6_N9 6 " "Info: 5: + IC(1.756 ns) + CELL(0.292 ns) = 15.424 ns; Loc. = LC_X15_Y6_N9; Fanout = 6; COMB Node = 'zjw_kongzhiqi:inst1\|M~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 } "NODE_NAME" } } { "../zjw_kongzhiqi/zjw_kongzhiqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_kongzhiqi/zjw_kongzhiqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.153 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86 6 COMB LC_X15_Y6_N3 10 " "Info: 6: + IC(0.437 ns) + CELL(0.292 ns) = 16.153 ns; Loc. = LC_X15_Y6_N3; Fanout = 10; COMB Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[8\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.292 ns) 21.382 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 7 REG LC_X16_Y7_N8 15 " "Info: 7: + IC(4.937 ns) + CELL(0.292 ns) = 21.382 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 24.09 % ) " "Info: Total cell delay = 5.150 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.232 ns ( 75.91 % ) " "Info: Total interconnect delay = 16.232 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.417 ns + Longest register pin " "Info: + Longest register to pin delay is 8.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230 1 REG LC_X16_Y7_N8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N8; Fanout = 15; REG Node = 'zjw_ALU_yiweiluoji:inst20\|ZZ\[0\]_230'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "../zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_ALU_yiweiluoji/zjw_ALU_yiweiluoji.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.292 ns) 2.311 ns lpm_ram_io:inst3\|datatri\[7\]~19 2 COMB LC_X17_Y7_N7 8 " "Info: 2: + IC(2.019 ns) + CELL(0.292 ns) = 2.311 ns; Loc. = LC_X17_Y7_N7; Fanout = 8; COMB Node = 'lpm_ram_io:inst3\|datatri\[7\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.027 ns) + CELL(2.079 ns) 8.417 ns RAM_OUT\[3\] 3 PIN PIN_99 0 " "Info: 3: + IC(4.027 ns) + CELL(2.079 ns) = 8.417 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'RAM_OUT\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.106 ns" { lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 152 1016 1208 168 "RAM_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.371 ns ( 28.17 % ) " "Info: Total cell delay = 2.371 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.046 ns ( 71.83 % ) " "Info: Total interconnect delay = 6.046 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[7]~19 {} RAM_OUT[3] {} } { 0.000ns 2.019ns 4.027ns } { 0.000ns 0.292ns 2.079ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.382 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_IR:inst14|Q[6] zjw_kongzhiqi:inst1|M~6 zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.382 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_IR:inst14|Q[6] {} zjw_kongzhiqi:inst1|M~6 {} zjw_ALU_yiweiluoji:inst20|ZZ[8]~86 {} zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.824ns 1.756ns 0.437ns 4.937ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.292ns 0.292ns 0.292ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 lpm_ram_io:inst3|datatri[7]~19 RAM_OUT[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.417 ns" { zjw_ALU_yiweiluoji:inst20|ZZ[0]_230 {} lpm_ram_io:inst3|datatri[7]~19 {} RAM_OUT[3] {} } { 0.000ns 2.019ns 4.027ns } { 0.000ns 0.292ns 2.079ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "zjw_jicunqizu:inst13\|A\[3\] ocin\[3\] clock 5.397 ns register " "Info: th for register \"zjw_jicunqizu:inst13\|A\[3\]\" (data pin = \"ocin\[3\]\", clock pin = \"clock\") is 5.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 13.154 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 13.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 25; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { -168 -208 -40 -152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns zjw_fenpingqi:inst6\|sec 2 REG LC_X10_Y1_N6 26 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y1_N6; Fanout = 26; REG Node = 'zjw_fenpingqi:inst6\|sec'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock zjw_fenpingqi:inst6|sec } "NODE_NAME" } } { "../zjw_fenpingqi/zjw_fenpingqi.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_fenpingqi/zjw_fenpingqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.728 ns) + CELL(0.935 ns) 8.617 ns zjw_SM:inst8\|Q1 3 REG LC_X8_Y6_N0 44 " "Info: 3: + IC(4.728 ns) + CELL(0.935 ns) = 8.617 ns; Loc. = LC_X8_Y6_N0; Fanout = 44; REG Node = 'zjw_SM:inst8\|Q1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 } "NODE_NAME" } } { "../zjw_SM/zjw_SM.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_SM/zjw_SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.711 ns) 13.154 ns zjw_jicunqizu:inst13\|A\[3\] 4 REG LC_X19_Y8_N0 3 " "Info: 4: + IC(3.826 ns) + CELL(0.711 ns) = 13.154 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; REG Node = 'zjw_jicunqizu:inst13\|A\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.79 % ) " "Info: Total cell delay = 4.050 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.104 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ocin\[3\] 1 PIN PIN_65 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_65; Fanout = 2; PIN Node = 'ocin\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocin[3] } "NODE_NAME" } } { "pcpu.bdf" "" { Schematic "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/ZJW_CPU/pcpu.bdf" { { 680 520 688 696 "ocin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.607 ns) 7.772 ns zjw_jicunqizu:inst13\|A\[3\] 2 REG LC_X19_Y8_N0 3 " "Info: 2: + IC(5.696 ns) + CELL(0.607 ns) = 7.772 ns; Loc. = LC_X19_Y8_N0; Fanout = 3; REG Node = 'zjw_jicunqizu:inst13\|A\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "../zjw_jicunqizu/zjw_jicunqizu.vhd" "" { Text "J:/3-大二上学期/数字电路/CPU/张继伟+201808010829/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 26.71 % ) " "Info: Total cell delay = 2.076 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 73.29 % ) " "Info: Total interconnect delay = 5.696 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { ocin[3] {} ocin[3]~out0 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.154 ns" { clock zjw_fenpingqi:inst6|sec zjw_SM:inst8|Q1 zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.154 ns" { clock {} clock~out0 {} zjw_fenpingqi:inst6|sec {} zjw_SM:inst8|Q1 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 0.550ns 4.728ns 3.826ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { ocin[3] zjw_jicunqizu:inst13|A[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { ocin[3] {} ocin[3]~out0 {} zjw_jicunqizu:inst13|A[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:46:43 2020 " "Info: Processing ended: Tue Dec 22 16:46:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
