ARM GAS  /tmp/ccIJSuOm.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"lr11xx_regmem.c"
  12              		.text
  13              		.section	.text.lr11xx_regmem_write_regmem32,"ax",%progbits
  14              		.align	1
  15              		.global	lr11xx_regmem_write_regmem32
  16              		.syntax unified
  17              		.code	16
  18              		.thumb_func
  20              	lr11xx_regmem_write_regmem32:
  21              		@ args = 0, pretend = 0, frame = 264
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23 0000 70B5     		push	{r4, r5, r6, lr}
  24 0002 0C00     		movs	r4, r1
  25 0004 0C4D     		ldr	r5, .L4
  26 0006 C4B0     		sub	sp, sp, #272
  27 0008 02A9     		add	r1, sp, #8
  28 000a 0D80     		strh	r5, [r1]
  29 000c 250E     		lsrs	r5, r4, #24
  30 000e 8D70     		strb	r5, [r1, #2]
  31 0010 250C     		lsrs	r5, r4, #16
  32 0012 64BA     		rev16	r4, r4
  33 0014 8C80     		strh	r4, [r1, #4]
  34 0016 0024     		movs	r4, #0
  35 0018 CD70     		strb	r5, [r1, #3]
  36 001a 9D00     		lsls	r5, r3, #2
  37 001c 04AB     		add	r3, sp, #16
  38              	.L2:
  39 001e A542     		cmp	r5, r4
  40 0020 05D1     		bne	.L3
  41 0022 0622     		movs	r2, #6
  42 0024 0095     		str	r5, [sp]
  43 0026 FFF7FEFF 		bl	lr11xx_hal_write
  44 002a 44B0     		add	sp, sp, #272
  45              		@ sp needed
  46 002c 70BD     		pop	{r4, r5, r6, pc}
  47              	.L3:
  48 002e 1659     		ldr	r6, [r2, r4]
  49 0030 36BA     		rev	r6, r6
  50 0032 1E51     		str	r6, [r3, r4]
  51 0034 0434     		adds	r4, r4, #4
  52 0036 F2E7     		b	.L2
  53              	.L5:
  54              		.align	2
  55              	.L4:
  56 0038 01050000 		.word	1281
  58              		.section	.text.lr11xx_regmem_read_regmem32,"ax",%progbits
  59              		.align	1
ARM GAS  /tmp/ccIJSuOm.s 			page 2


  60              		.global	lr11xx_regmem_read_regmem32
  61              		.syntax unified
  62              		.code	16
  63              		.thumb_func
  65              	lr11xx_regmem_read_regmem32:
  66              		@ args = 0, pretend = 0, frame = 8
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68 0000 30B5     		push	{r4, r5, lr}
  69 0002 0C00     		movs	r4, r1
  70 0004 1500     		movs	r5, r2
  71 0006 85B0     		sub	sp, sp, #20
  72 0008 114A     		ldr	r2, .L11
  73 000a 02A9     		add	r1, sp, #8
  74 000c 0A80     		strh	r2, [r1]
  75 000e 220E     		lsrs	r2, r4, #24
  76 0010 8A70     		strb	r2, [r1, #2]
  77 0012 220C     		lsrs	r2, r4, #16
  78 0014 64BA     		rev16	r4, r4
  79 0016 8C80     		strh	r4, [r1, #4]
  80 0018 9C00     		lsls	r4, r3, #2
  81 001a CA70     		strb	r2, [r1, #3]
  82 001c 8B71     		strb	r3, [r1, #6]
  83 001e 0722     		movs	r2, #7
  84 0020 0094     		str	r4, [sp]
  85 0022 2B00     		movs	r3, r5
  86 0024 FFF7FEFF 		bl	lr11xx_hal_read
  87 0028 2C19     		adds	r4, r5, r4
  88 002a 0028     		cmp	r0, #0
  89 002c 0DD0     		beq	.L8
  90              	.L10:
  91 002e 05B0     		add	sp, sp, #20
  92              		@ sp needed
  93 0030 30BD     		pop	{r4, r5, pc}
  94              	.L9:
  95 0032 6A78     		ldrb	r2, [r5, #1]
  96 0034 2978     		ldrb	r1, [r5]
  97 0036 1202     		lsls	r2, r2, #8
  98 0038 0A43     		orrs	r2, r1
  99 003a A978     		ldrb	r1, [r5, #2]
 100 003c 0904     		lsls	r1, r1, #16
 101 003e 1143     		orrs	r1, r2
 102 0040 EA78     		ldrb	r2, [r5, #3]
 103 0042 1206     		lsls	r2, r2, #24
 104 0044 0A43     		orrs	r2, r1
 105 0046 12BA     		rev	r2, r2
 106 0048 04C5     		stmia	r5!, {r2}
 107              	.L8:
 108 004a A542     		cmp	r5, r4
 109 004c F1D1     		bne	.L9
 110 004e EEE7     		b	.L10
 111              	.L12:
 112              		.align	2
 113              	.L11:
 114 0050 01060000 		.word	1537
 116              		.section	.text.lr11xx_regmem_write_mem8,"ax",%progbits
 117              		.align	1
 118              		.global	lr11xx_regmem_write_mem8
ARM GAS  /tmp/ccIJSuOm.s 			page 3


 119              		.syntax unified
 120              		.code	16
 121              		.thumb_func
 123              	lr11xx_regmem_write_mem8:
 124              		@ args = 0, pretend = 0, frame = 8
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126 0000 30B5     		push	{r4, r5, lr}
 127 0002 0C00     		movs	r4, r1
 128 0004 85B0     		sub	sp, sp, #20
 129 0006 084D     		ldr	r5, .L14
 130 0008 02A9     		add	r1, sp, #8
 131 000a 0D80     		strh	r5, [r1]
 132 000c 250E     		lsrs	r5, r4, #24
 133 000e 8D70     		strb	r5, [r1, #2]
 134 0010 250C     		lsrs	r5, r4, #16
 135 0012 64BA     		rev16	r4, r4
 136 0014 CD70     		strb	r5, [r1, #3]
 137 0016 8C80     		strh	r4, [r1, #4]
 138 0018 0093     		str	r3, [sp]
 139 001a 1300     		movs	r3, r2
 140 001c 0622     		movs	r2, #6
 141 001e FFF7FEFF 		bl	lr11xx_hal_write
 142 0022 05B0     		add	sp, sp, #20
 143              		@ sp needed
 144 0024 30BD     		pop	{r4, r5, pc}
 145              	.L15:
 146 0026 C046     		.align	2
 147              	.L14:
 148 0028 01070000 		.word	1793
 150              		.section	.text.lr11xx_regmem_read_mem8,"ax",%progbits
 151              		.align	1
 152              		.global	lr11xx_regmem_read_mem8
 153              		.syntax unified
 154              		.code	16
 155              		.thumb_func
 157              	lr11xx_regmem_read_mem8:
 158              		@ args = 0, pretend = 0, frame = 8
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 30B5     		push	{r4, r5, lr}
 161 0002 0C00     		movs	r4, r1
 162 0004 85B0     		sub	sp, sp, #20
 163 0006 084D     		ldr	r5, .L17
 164 0008 02A9     		add	r1, sp, #8
 165 000a 0D80     		strh	r5, [r1]
 166 000c 250E     		lsrs	r5, r4, #24
 167 000e 8D70     		strb	r5, [r1, #2]
 168 0010 250C     		lsrs	r5, r4, #16
 169 0012 64BA     		rev16	r4, r4
 170 0014 8B71     		strb	r3, [r1, #6]
 171 0016 CD70     		strb	r5, [r1, #3]
 172 0018 8C80     		strh	r4, [r1, #4]
 173 001a 0093     		str	r3, [sp]
 174 001c 1300     		movs	r3, r2
 175 001e 0722     		movs	r2, #7
 176 0020 FFF7FEFF 		bl	lr11xx_hal_read
 177 0024 05B0     		add	sp, sp, #20
 178              		@ sp needed
ARM GAS  /tmp/ccIJSuOm.s 			page 4


 179 0026 30BD     		pop	{r4, r5, pc}
 180              	.L18:
 181              		.align	2
 182              	.L17:
 183 0028 01080000 		.word	2049
 185              		.section	.text.lr11xx_regmem_write_buffer8,"ax",%progbits
 186              		.align	1
 187              		.global	lr11xx_regmem_write_buffer8
 188              		.syntax unified
 189              		.code	16
 190              		.thumb_func
 192              	lr11xx_regmem_write_buffer8:
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
 196 0002 054C     		ldr	r4, .L20
 197 0004 0B00     		movs	r3, r1
 198 0006 03A9     		add	r1, sp, #12
 199 0008 0C80     		strh	r4, [r1]
 200 000a 0092     		str	r2, [sp]
 201 000c 0222     		movs	r2, #2
 202 000e FFF7FEFF 		bl	lr11xx_hal_write
 203 0012 04B0     		add	sp, sp, #16
 204              		@ sp needed
 205 0014 10BD     		pop	{r4, pc}
 206              	.L21:
 207 0016 C046     		.align	2
 208              	.L20:
 209 0018 01090000 		.word	2305
 211              		.section	.text.lr11xx_regmem_read_buffer8,"ax",%progbits
 212              		.align	1
 213              		.global	lr11xx_regmem_read_buffer8
 214              		.syntax unified
 215              		.code	16
 216              		.thumb_func
 218              	lr11xx_regmem_read_buffer8:
 219              		@ args = 0, pretend = 0, frame = 8
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221 0000 30B5     		push	{r4, r5, lr}
 222 0002 0C00     		movs	r4, r1
 223 0004 85B0     		sub	sp, sp, #20
 224 0006 064D     		ldr	r5, .L23
 225 0008 03A9     		add	r1, sp, #12
 226 000a 8A70     		strb	r2, [r1, #2]
 227 000c CB70     		strb	r3, [r1, #3]
 228 000e 0D80     		strh	r5, [r1]
 229 0010 0422     		movs	r2, #4
 230 0012 0093     		str	r3, [sp]
 231 0014 2300     		movs	r3, r4
 232 0016 FFF7FEFF 		bl	lr11xx_hal_read
 233 001a 05B0     		add	sp, sp, #20
 234              		@ sp needed
 235 001c 30BD     		pop	{r4, r5, pc}
 236              	.L24:
 237 001e C046     		.align	2
 238              	.L23:
 239 0020 010A0000 		.word	2561
ARM GAS  /tmp/ccIJSuOm.s 			page 5


 241              		.section	.text.lr11xx_regmem_clear_rxbuffer,"ax",%progbits
 242              		.align	1
 243              		.global	lr11xx_regmem_clear_rxbuffer
 244              		.syntax unified
 245              		.code	16
 246              		.thumb_func
 248              	lr11xx_regmem_clear_rxbuffer:
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
 252 0002 054B     		ldr	r3, .L26
 253 0004 03A9     		add	r1, sp, #12
 254 0006 0B80     		strh	r3, [r1]
 255 0008 0023     		movs	r3, #0
 256 000a 0222     		movs	r2, #2
 257 000c 0093     		str	r3, [sp]
 258 000e FFF7FEFF 		bl	lr11xx_hal_write
 259 0012 05B0     		add	sp, sp, #20
 260              		@ sp needed
 261 0014 00BD     		pop	{pc}
 262              	.L27:
 263 0016 C046     		.align	2
 264              	.L26:
 265 0018 010B0000 		.word	2817
 267              		.section	.text.lr11xx_regmem_write_regmem32_mask,"ax",%progbits
 268              		.align	1
 269              		.global	lr11xx_regmem_write_regmem32_mask
 270              		.syntax unified
 271              		.code	16
 272              		.thumb_func
 274              	lr11xx_regmem_write_regmem32_mask:
 275              		@ args = 0, pretend = 0, frame = 16
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 30B5     		push	{r4, r5, lr}
 278 0002 0C00     		movs	r4, r1
 279 0004 87B0     		sub	sp, sp, #28
 280 0006 0E4D     		ldr	r5, .L29
 281 0008 02A9     		add	r1, sp, #8
 282 000a 0D80     		strh	r5, [r1]
 283 000c 250E     		lsrs	r5, r4, #24
 284 000e 8D70     		strb	r5, [r1, #2]
 285 0010 250C     		lsrs	r5, r4, #16
 286 0012 64BA     		rev16	r4, r4
 287 0014 8C80     		strh	r4, [r1, #4]
 288 0016 140E     		lsrs	r4, r2, #24
 289 0018 8C71     		strb	r4, [r1, #6]
 290 001a 140C     		lsrs	r4, r2, #16
 291 001c 52BA     		rev16	r2, r2
 292 001e 0A81     		strh	r2, [r1, #8]
 293 0020 1A0E     		lsrs	r2, r3, #24
 294 0022 8A72     		strb	r2, [r1, #10]
 295 0024 1A0C     		lsrs	r2, r3, #16
 296 0026 5BBA     		rev16	r3, r3
 297 0028 8B81     		strh	r3, [r1, #12]
 298 002a 0023     		movs	r3, #0
 299 002c CA72     		strb	r2, [r1, #11]
 300 002e CD70     		strb	r5, [r1, #3]
ARM GAS  /tmp/ccIJSuOm.s 			page 6


 301 0030 CC71     		strb	r4, [r1, #7]
 302 0032 0E22     		movs	r2, #14
 303 0034 0093     		str	r3, [sp]
 304 0036 FFF7FEFF 		bl	lr11xx_hal_write
 305 003a 07B0     		add	sp, sp, #28
 306              		@ sp needed
 307 003c 30BD     		pop	{r4, r5, pc}
 308              	.L30:
 309 003e C046     		.align	2
 310              	.L29:
 311 0040 010C0000 		.word	3073
 313              		.ident	"GCC: (Arch Repository) 13.2.0"
ARM GAS  /tmp/ccIJSuOm.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 lr11xx_regmem.c
     /tmp/ccIJSuOm.s:14     .text.lr11xx_regmem_write_regmem32:00000000 $t
     /tmp/ccIJSuOm.s:20     .text.lr11xx_regmem_write_regmem32:00000000 lr11xx_regmem_write_regmem32
     /tmp/ccIJSuOm.s:56     .text.lr11xx_regmem_write_regmem32:00000038 $d
     /tmp/ccIJSuOm.s:59     .text.lr11xx_regmem_read_regmem32:00000000 $t
     /tmp/ccIJSuOm.s:65     .text.lr11xx_regmem_read_regmem32:00000000 lr11xx_regmem_read_regmem32
     /tmp/ccIJSuOm.s:114    .text.lr11xx_regmem_read_regmem32:00000050 $d
     /tmp/ccIJSuOm.s:117    .text.lr11xx_regmem_write_mem8:00000000 $t
     /tmp/ccIJSuOm.s:123    .text.lr11xx_regmem_write_mem8:00000000 lr11xx_regmem_write_mem8
     /tmp/ccIJSuOm.s:148    .text.lr11xx_regmem_write_mem8:00000028 $d
     /tmp/ccIJSuOm.s:151    .text.lr11xx_regmem_read_mem8:00000000 $t
     /tmp/ccIJSuOm.s:157    .text.lr11xx_regmem_read_mem8:00000000 lr11xx_regmem_read_mem8
     /tmp/ccIJSuOm.s:183    .text.lr11xx_regmem_read_mem8:00000028 $d
     /tmp/ccIJSuOm.s:186    .text.lr11xx_regmem_write_buffer8:00000000 $t
     /tmp/ccIJSuOm.s:192    .text.lr11xx_regmem_write_buffer8:00000000 lr11xx_regmem_write_buffer8
     /tmp/ccIJSuOm.s:209    .text.lr11xx_regmem_write_buffer8:00000018 $d
     /tmp/ccIJSuOm.s:212    .text.lr11xx_regmem_read_buffer8:00000000 $t
     /tmp/ccIJSuOm.s:218    .text.lr11xx_regmem_read_buffer8:00000000 lr11xx_regmem_read_buffer8
     /tmp/ccIJSuOm.s:239    .text.lr11xx_regmem_read_buffer8:00000020 $d
     /tmp/ccIJSuOm.s:242    .text.lr11xx_regmem_clear_rxbuffer:00000000 $t
     /tmp/ccIJSuOm.s:248    .text.lr11xx_regmem_clear_rxbuffer:00000000 lr11xx_regmem_clear_rxbuffer
     /tmp/ccIJSuOm.s:265    .text.lr11xx_regmem_clear_rxbuffer:00000018 $d
     /tmp/ccIJSuOm.s:268    .text.lr11xx_regmem_write_regmem32_mask:00000000 $t
     /tmp/ccIJSuOm.s:274    .text.lr11xx_regmem_write_regmem32_mask:00000000 lr11xx_regmem_write_regmem32_mask
     /tmp/ccIJSuOm.s:311    .text.lr11xx_regmem_write_regmem32_mask:00000040 $d

UNDEFINED SYMBOLS
lr11xx_hal_write
lr11xx_hal_read
