LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY mult21 IS
PORT(
  a: in std_logic_vector(1 downto 0);
  sel: in std_logic;
  s: out std_logic
);
end mult21;

architecture arq_mult21 of mult21 is
begin
WITH sel SELECT
  s <= a(0) when '0',
	   a(1) when '1';
end arq_mult21;