Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 03:25:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_61/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.072        0.000                      0                 1135        0.008        0.000                      0                 1135        2.114        0.000                       0                  1136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.389}        4.778           209.293         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.072        0.000                      0                 1135        0.008        0.000                      0                 1135        2.114        0.000                       0                  1136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 demux/sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.389ns period=4.778ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.389ns period=4.778ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.778ns  (vclock rise@4.778ns - vclock rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.988ns (43.142%)  route 2.620ns (56.858%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 7.045 - 4.778 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.958ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.871ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, routed)        1.821     2.767    demux/CLK
    SLICE_X103Y438       FDRE                                         r  demux/sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y438       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.846 r  demux/sel_reg[6]/Q
                         net (fo=47, routed)          0.271     3.117    demux/sel[6]
    SLICE_X104Y438       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.255 f  demux/sel_reg[8]_i_6/O[7]
                         net (fo=40, routed)          0.222     3.477    demux/sel_reg[0]_0[7]
    SLICE_X104Y439       LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.547 f  demux/sel[8]_i_224/O
                         net (fo=1, routed)           0.250     3.797    demux/sel[8]_i_224_n_0
    SLICE_X105Y438       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.880 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.906    demux/sel_reg[8]_i_196_n_0
    SLICE_X105Y439       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.983 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.342     4.325    demux_n_10
    SLICE_X106Y436       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     4.421 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.140     4.561    sel[8]_i_138_n_0
    SLICE_X106Y436       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.684 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.007     4.691    demux/sel[8]_i_73_0[3]
    SLICE_X106Y436       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.844 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.870    demux/sel_reg[8]_i_81_n_0
    SLICE_X106Y437       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.946 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.283     5.229    demux_n_89
    SLICE_X105Y436       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     5.299 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.151     5.450    sel[8]_i_32_n_0
    SLICE_X105Y436       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.573 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.584    demux/sel[8]_i_25_0[5]
    SLICE_X105Y436       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.739 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.765    demux/sel_reg[8]_i_19_n_0
    SLICE_X105Y437       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.821 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.322     6.143    demux_n_104
    SLICE_X103Y437       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.275 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.172     6.447    sel_reg[8]_i_18_n_13
    SLICE_X104Y436       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.545 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     6.567    demux/sel_reg[5]_0[4]
    SLICE_X104Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.726 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.752    demux/sel_reg[8]_i_4_n_0
    SLICE_X104Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.808 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.196     7.004    demux/sel_reg[8]_i_5_n_15
    SLICE_X104Y440       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     7.103 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.061     7.164    demux/sel[3]_i_3_n_0
    SLICE_X104Y440       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     7.309 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.066     7.375    demux/sel20_in[3]
    SLICE_X104Y440       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.778     4.778 r  
    AP13                                              0.000     4.778 r  clk (IN)
                         net (fo=0)                   0.000     4.778    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.123 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.123    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.123 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.410    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.434 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, routed)        1.611     7.045    demux/CLK
    SLICE_X104Y440       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.413     7.457    
                         clock uncertainty           -0.035     7.422    
    SLICE_X104Y440       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.447    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 demux/genblk1[52].z_reg[52][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.389ns period=4.778ns})
  Destination:            genblk1[52].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.389ns period=4.778ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.611ns (routing 0.871ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.958ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, routed)        1.611     2.267    demux/CLK
    SLICE_X106Y441       FDRE                                         r  demux/genblk1[52].z_reg[52][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y441       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.325 r  demux/genblk1[52].z_reg[52][1]/Q
                         net (fo=1, routed)           0.134     2.459    genblk1[52].reg_in/D[1]
    SLICE_X111Y440       FDRE                                         r  genblk1[52].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, routed)        1.855     2.801    genblk1[52].reg_in/CLK
    SLICE_X111Y440       FDRE                                         r  genblk1[52].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.413     2.389    
    SLICE_X111Y440       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.451    genblk1[52].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.389 }
Period(ns):         4.778
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.778       3.488      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.389       2.114      SLICE_X107Y440  demux/genblk1[2].z_reg[2][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.389       2.114      SLICE_X106Y443  demux/genblk1[29].z_reg[29][0]/C



