10:44:36 INFO  : Registering command handlers for SDK TCF services
10:44:37 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
10:44:40 INFO  : XSCT server has started successfully.
10:44:40 INFO  : Successfully done setting XSCT server connection channel  
10:44:40 INFO  : Successfully done setting SDK workspace  
10:44:40 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
10:48:09 INFO  : Example project us_arm_control_bsp_xgpio_example_1 has been created successfully.
10:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:31 INFO  : 'fpga -state' command is executed.
10:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:34 INFO  : 'jtag frequency' command is executed.
10:54:34 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:34 INFO  : Context for 'APU' is selected.
10:54:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:34 INFO  : Context for 'APU' is selected.
10:54:35 INFO  : 'stop' command is executed.
10:54:35 INFO  : 'ps7_init' command is executed.
10:54:35 INFO  : 'ps7_post_config' command is executed.
10:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:35 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:35 INFO  : Memory regions updated for context APU
10:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:35 INFO  : 'con' command is executed.
10:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:54:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
10:54:55 INFO  : Disconnected from the channel tcfchan#1.
10:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:57 INFO  : 'jtag frequency' command is executed.
10:54:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:57 INFO  : Context for 'APU' is selected.
10:54:57 INFO  : System reset is completed.
10:55:00 INFO  : 'after 3000' command is executed.
10:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
10:55:02 INFO  : Context for 'APU' is selected.
10:55:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:03 INFO  : Context for 'APU' is selected.
10:55:04 INFO  : 'ps7_init' command is executed.
10:55:04 INFO  : 'ps7_post_config' command is executed.
10:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:04 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:04 INFO  : Memory regions updated for context APU
10:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:04 INFO  : 'con' command is executed.
10:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:55:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
11:43:22 INFO  : Disconnected from the channel tcfchan#2.
11:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:23 INFO  : 'jtag frequency' command is executed.
11:43:23 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:24 INFO  : Context for 'APU' is selected.
11:43:24 INFO  : System reset is completed.
11:43:27 INFO  : 'after 3000' command is executed.
11:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:29 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
11:43:29 INFO  : Context for 'APU' is selected.
11:43:30 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
11:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:30 INFO  : Context for 'APU' is selected.
11:43:31 INFO  : 'ps7_init' command is executed.
11:43:31 INFO  : 'ps7_post_config' command is executed.
11:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:31 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:31 INFO  : Memory regions updated for context APU
11:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:31 INFO  : 'con' command is executed.
11:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:43:31 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
11:51:28 INFO  : Disconnected from the channel tcfchan#3.
11:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:29 INFO  : 'jtag frequency' command is executed.
11:51:29 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:29 INFO  : Context for 'APU' is selected.
11:51:29 INFO  : System reset is completed.
11:51:32 INFO  : 'after 3000' command is executed.
11:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:35 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
11:51:35 INFO  : Context for 'APU' is selected.
11:51:36 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
11:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:36 INFO  : Context for 'APU' is selected.
11:51:37 INFO  : 'ps7_init' command is executed.
11:51:37 INFO  : 'ps7_post_config' command is executed.
11:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:37 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:37 INFO  : Memory regions updated for context APU
11:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:37 INFO  : 'con' command is executed.
11:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
11:52:40 INFO  : Disconnected from the channel tcfchan#4.
11:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:41 INFO  : 'jtag frequency' command is executed.
11:52:41 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:41 INFO  : Context for 'APU' is selected.
11:52:41 INFO  : System reset is completed.
11:52:44 INFO  : 'after 3000' command is executed.
11:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
11:52:46 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
11:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:48 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : 'ps7_init' command is executed.
11:52:48 INFO  : 'ps7_post_config' command is executed.
11:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:48 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:48 INFO  : Memory regions updated for context APU
11:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:48 INFO  : 'con' command is executed.
11:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:52:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
11:55:35 INFO  : Disconnected from the channel tcfchan#5.
11:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:55:36 INFO  : 'jtag frequency' command is executed.
11:55:36 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:36 INFO  : Context for 'APU' is selected.
11:55:36 INFO  : System reset is completed.
11:55:39 INFO  : 'after 3000' command is executed.
11:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:55:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
11:55:41 INFO  : Context for 'APU' is selected.
11:55:43 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
11:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:43 INFO  : Context for 'APU' is selected.
11:55:43 INFO  : 'ps7_init' command is executed.
11:55:43 INFO  : 'ps7_post_config' command is executed.
11:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:43 INFO  : Memory regions updated for context APU
11:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:43 INFO  : 'con' command is executed.
11:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:55:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:01:07 INFO  : Disconnected from the channel tcfchan#6.
12:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:08 INFO  : 'jtag frequency' command is executed.
12:01:08 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:08 INFO  : Context for 'APU' is selected.
12:01:08 INFO  : System reset is completed.
12:01:11 INFO  : 'after 3000' command is executed.
12:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:14 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:01:14 INFO  : Context for 'APU' is selected.
12:01:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:01:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:15 INFO  : Context for 'APU' is selected.
12:01:16 INFO  : 'ps7_init' command is executed.
12:01:16 INFO  : 'ps7_post_config' command is executed.
12:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:16 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:16 INFO  : Memory regions updated for context APU
12:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:16 INFO  : 'con' command is executed.
12:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:01:48 INFO  : Disconnected from the channel tcfchan#7.
12:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:49 INFO  : 'jtag frequency' command is executed.
12:01:49 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:49 INFO  : Context for 'APU' is selected.
12:01:49 INFO  : System reset is completed.
12:01:52 INFO  : 'after 3000' command is executed.
12:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:55 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:01:55 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:56 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : 'ps7_init' command is executed.
12:01:56 INFO  : 'ps7_post_config' command is executed.
12:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:57 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:57 INFO  : Memory regions updated for context APU
12:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:57 INFO  : 'con' command is executed.
12:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:02:33 INFO  : Disconnected from the channel tcfchan#8.
12:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:34 INFO  : 'jtag frequency' command is executed.
12:02:34 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:34 INFO  : Context for 'APU' is selected.
12:02:34 INFO  : System reset is completed.
12:02:37 INFO  : 'after 3000' command is executed.
12:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:02:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:02:39 INFO  : Context for 'APU' is selected.
12:02:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:41 INFO  : Context for 'APU' is selected.
12:02:41 INFO  : 'ps7_init' command is executed.
12:02:41 INFO  : 'ps7_post_config' command is executed.
12:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:41 INFO  : Memory regions updated for context APU
12:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:42 INFO  : 'con' command is executed.
12:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:02:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:05:01 INFO  : Disconnected from the channel tcfchan#9.
12:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:02 INFO  : 'jtag frequency' command is executed.
12:05:02 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:02 INFO  : Context for 'APU' is selected.
12:05:02 INFO  : System reset is completed.
12:05:05 INFO  : 'after 3000' command is executed.
12:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:05:07 INFO  : Context for 'APU' is selected.
12:05:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:09 INFO  : Context for 'APU' is selected.
12:05:09 INFO  : 'ps7_init' command is executed.
12:05:09 INFO  : 'ps7_post_config' command is executed.
12:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:10 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:10 INFO  : Memory regions updated for context APU
12:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:10 INFO  : 'con' command is executed.
12:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:24:45 INFO  : Disconnected from the channel tcfchan#10.
12:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:46 INFO  : 'jtag frequency' command is executed.
12:24:46 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:46 INFO  : Context for 'APU' is selected.
12:24:46 INFO  : System reset is completed.
12:24:49 INFO  : 'after 3000' command is executed.
12:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:24:52 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:24:52 INFO  : Context for 'APU' is selected.
12:24:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:53 INFO  : Context for 'APU' is selected.
12:24:53 INFO  : 'ps7_init' command is executed.
12:24:53 INFO  : 'ps7_post_config' command is executed.
12:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:54 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:54 INFO  : Memory regions updated for context APU
12:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:54 INFO  : 'con' command is executed.
12:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:24:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:25:30 INFO  : Disconnected from the channel tcfchan#11.
12:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:31 INFO  : 'jtag frequency' command is executed.
12:25:31 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:31 INFO  : Context for 'APU' is selected.
12:25:31 INFO  : System reset is completed.
12:25:34 INFO  : 'after 3000' command is executed.
12:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:25:37 INFO  : Context for 'APU' is selected.
12:25:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:39 INFO  : Context for 'APU' is selected.
12:25:39 INFO  : 'ps7_init' command is executed.
12:25:39 INFO  : 'ps7_post_config' command is executed.
12:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:39 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:39 INFO  : Memory regions updated for context APU
12:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:39 INFO  : 'con' command is executed.
12:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:25:51 INFO  : Disconnected from the channel tcfchan#12.
12:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:52 INFO  : 'jtag frequency' command is executed.
12:25:52 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:52 INFO  : Context for 'APU' is selected.
12:25:52 INFO  : System reset is completed.
12:25:55 INFO  : 'after 3000' command is executed.
12:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:25:58 INFO  : Context for 'APU' is selected.
12:25:59 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:59 INFO  : Context for 'APU' is selected.
12:25:59 INFO  : 'ps7_init' command is executed.
12:25:59 INFO  : 'ps7_post_config' command is executed.
12:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:00 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:00 INFO  : Memory regions updated for context APU
12:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:00 INFO  : 'con' command is executed.
12:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:26:11 INFO  : Disconnected from the channel tcfchan#13.
12:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:12 INFO  : 'jtag frequency' command is executed.
12:26:12 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:12 INFO  : Context for 'APU' is selected.
12:26:12 INFO  : System reset is completed.
12:26:15 INFO  : 'after 3000' command is executed.
12:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:26:17 INFO  : Context for 'APU' is selected.
12:26:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:19 INFO  : Context for 'APU' is selected.
12:26:19 INFO  : 'ps7_init' command is executed.
12:26:19 INFO  : 'ps7_post_config' command is executed.
12:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:19 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:19 INFO  : Memory regions updated for context APU
12:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:20 INFO  : 'con' command is executed.
12:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:26:32 INFO  : Disconnected from the channel tcfchan#14.
12:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:33 INFO  : 'jtag frequency' command is executed.
12:26:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:34 INFO  : Context for 'APU' is selected.
12:26:34 INFO  : System reset is completed.
12:26:37 INFO  : 'after 3000' command is executed.
12:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:26:39 INFO  : Context for 'APU' is selected.
12:26:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:41 INFO  : Context for 'APU' is selected.
12:26:41 INFO  : 'ps7_init' command is executed.
12:26:41 INFO  : 'ps7_post_config' command is executed.
12:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:41 INFO  : Memory regions updated for context APU
12:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:41 INFO  : 'con' command is executed.
12:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:27:09 INFO  : Disconnected from the channel tcfchan#15.
12:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:10 INFO  : 'jtag frequency' command is executed.
12:27:10 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:10 INFO  : Context for 'APU' is selected.
12:27:10 INFO  : System reset is completed.
12:27:13 INFO  : 'after 3000' command is executed.
12:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:27:16 INFO  : Context for 'APU' is selected.
12:27:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:18 INFO  : Context for 'APU' is selected.
12:27:18 INFO  : 'ps7_init' command is executed.
12:27:18 INFO  : 'ps7_post_config' command is executed.
12:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:18 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:18 INFO  : Memory regions updated for context APU
12:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:18 INFO  : 'con' command is executed.
12:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:29:45 INFO  : Disconnected from the channel tcfchan#16.
12:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:46 INFO  : 'jtag frequency' command is executed.
12:29:46 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:46 INFO  : Context for 'APU' is selected.
12:29:46 INFO  : System reset is completed.
12:29:49 INFO  : 'after 3000' command is executed.
12:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:52 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:29:52 INFO  : Context for 'APU' is selected.
12:29:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:54 INFO  : Context for 'APU' is selected.
12:29:54 INFO  : 'ps7_init' command is executed.
12:29:54 INFO  : 'ps7_post_config' command is executed.
12:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:54 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:54 INFO  : Memory regions updated for context APU
12:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:54 INFO  : 'con' command is executed.
12:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:29:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:30:14 INFO  : Disconnected from the channel tcfchan#17.
12:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:15 INFO  : 'jtag frequency' command is executed.
12:30:15 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:15 INFO  : Context for 'APU' is selected.
12:30:16 INFO  : System reset is completed.
12:30:19 INFO  : 'after 3000' command is executed.
12:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:30:21 INFO  : Context for 'APU' is selected.
12:30:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:22 INFO  : Context for 'APU' is selected.
12:30:23 INFO  : 'ps7_init' command is executed.
12:30:23 INFO  : 'ps7_post_config' command is executed.
12:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:23 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:23 INFO  : Memory regions updated for context APU
12:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:23 INFO  : 'con' command is executed.
12:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:30:49 INFO  : Disconnected from the channel tcfchan#18.
12:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:51 INFO  : 'jtag frequency' command is executed.
12:30:51 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:51 INFO  : Context for 'APU' is selected.
12:30:51 INFO  : System reset is completed.
12:30:54 INFO  : 'after 3000' command is executed.
12:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:30:56 INFO  : Context for 'APU' is selected.
12:30:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:58 INFO  : Context for 'APU' is selected.
12:30:58 INFO  : 'ps7_init' command is executed.
12:30:58 INFO  : 'ps7_post_config' command is executed.
12:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:58 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:58 INFO  : Memory regions updated for context APU
12:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:58 INFO  : 'con' command is executed.
12:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:31:08 INFO  : Disconnected from the channel tcfchan#19.
12:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:10 INFO  : 'jtag frequency' command is executed.
12:31:10 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:10 INFO  : Context for 'APU' is selected.
12:31:10 INFO  : System reset is completed.
12:31:13 INFO  : 'after 3000' command is executed.
12:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:31:15 INFO  : Context for 'APU' is selected.
12:31:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:17 INFO  : Context for 'APU' is selected.
12:31:17 INFO  : 'ps7_init' command is executed.
12:31:17 INFO  : 'ps7_post_config' command is executed.
12:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:17 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:17 INFO  : Memory regions updated for context APU
12:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:17 INFO  : 'con' command is executed.
12:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:31:44 INFO  : Disconnected from the channel tcfchan#20.
12:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:45 INFO  : 'jtag frequency' command is executed.
12:31:45 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:45 INFO  : Context for 'APU' is selected.
12:31:45 INFO  : System reset is completed.
12:31:48 INFO  : 'after 3000' command is executed.
12:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:31:51 INFO  : Context for 'APU' is selected.
12:31:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:53 INFO  : Context for 'APU' is selected.
12:31:53 INFO  : 'ps7_init' command is executed.
12:31:53 INFO  : 'ps7_post_config' command is executed.
12:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:53 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:53 INFO  : Memory regions updated for context APU
12:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:53 INFO  : 'con' command is executed.
12:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:32:11 INFO  : Disconnected from the channel tcfchan#21.
12:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:13 INFO  : 'jtag frequency' command is executed.
12:32:13 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:13 INFO  : Context for 'APU' is selected.
12:32:13 INFO  : System reset is completed.
12:32:16 INFO  : 'after 3000' command is executed.
12:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:32:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:32:18 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:20 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : 'ps7_init' command is executed.
12:32:20 INFO  : 'ps7_post_config' command is executed.
12:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:20 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:20 INFO  : Memory regions updated for context APU
12:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:20 INFO  : 'con' command is executed.
12:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:32:32 INFO  : Disconnected from the channel tcfchan#22.
12:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:33 INFO  : 'jtag frequency' command is executed.
12:32:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:33 INFO  : Context for 'APU' is selected.
12:32:33 INFO  : System reset is completed.
12:32:36 INFO  : 'after 3000' command is executed.
12:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:32:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:32:39 INFO  : Context for 'APU' is selected.
12:32:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:40 INFO  : Context for 'APU' is selected.
12:32:41 INFO  : 'ps7_init' command is executed.
12:32:41 INFO  : 'ps7_post_config' command is executed.
12:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:41 INFO  : Memory regions updated for context APU
12:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:41 INFO  : 'con' command is executed.
12:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:32:50 INFO  : Disconnected from the channel tcfchan#23.
12:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:51 INFO  : 'jtag frequency' command is executed.
12:32:51 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:51 INFO  : Context for 'APU' is selected.
12:32:51 INFO  : System reset is completed.
12:32:54 INFO  : 'after 3000' command is executed.
12:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:32:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:32:56 INFO  : Context for 'APU' is selected.
12:32:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:58 INFO  : Context for 'APU' is selected.
12:32:58 INFO  : 'ps7_init' command is executed.
12:32:58 INFO  : 'ps7_post_config' command is executed.
12:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:59 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:59 INFO  : Memory regions updated for context APU
12:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:59 INFO  : 'con' command is executed.
12:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:59 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:33:18 INFO  : Disconnected from the channel tcfchan#24.
12:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:19 INFO  : 'jtag frequency' command is executed.
12:33:19 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:19 INFO  : Context for 'APU' is selected.
12:33:19 INFO  : System reset is completed.
12:33:22 INFO  : 'after 3000' command is executed.
12:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:25 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:33:25 INFO  : Context for 'APU' is selected.
12:33:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:27 INFO  : Context for 'APU' is selected.
12:33:27 INFO  : 'ps7_init' command is executed.
12:33:27 INFO  : 'ps7_post_config' command is executed.
12:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:27 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:27 INFO  : Memory regions updated for context APU
12:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:27 INFO  : 'con' command is executed.
12:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:33:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:35:25 INFO  : Disconnected from the channel tcfchan#25.
12:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:43 INFO  : 'jtag frequency' command is executed.
12:35:43 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:43 INFO  : Context for 'APU' is selected.
12:35:43 INFO  : System reset is completed.
12:35:46 INFO  : 'after 3000' command is executed.
12:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:35:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:35:48 INFO  : Context for 'APU' is selected.
12:35:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:50 INFO  : Context for 'APU' is selected.
12:35:50 INFO  : 'ps7_init' command is executed.
12:35:50 INFO  : 'ps7_post_config' command is executed.
12:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:50 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:50 INFO  : Memory regions updated for context APU
12:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:50 INFO  : 'con' command is executed.
12:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:35:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:48:54 INFO  : Disconnected from the channel tcfchan#26.
12:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:48:55 INFO  : 'jtag frequency' command is executed.
12:48:55 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:55 INFO  : Context for 'APU' is selected.
12:48:55 INFO  : System reset is completed.
12:48:58 INFO  : 'after 3000' command is executed.
12:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:00 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:49:00 INFO  : Context for 'APU' is selected.
12:49:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:02 INFO  : Context for 'APU' is selected.
12:49:02 INFO  : 'ps7_init' command is executed.
12:49:02 INFO  : 'ps7_post_config' command is executed.
12:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:03 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:03 INFO  : Memory regions updated for context APU
12:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:03 INFO  : 'con' command is executed.
12:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:49:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:55:32 INFO  : Disconnected from the channel tcfchan#27.
12:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:43 INFO  : 'jtag frequency' command is executed.
12:55:43 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:43 INFO  : Context for 'APU' is selected.
12:55:43 INFO  : System reset is completed.
12:55:46 INFO  : 'after 3000' command is executed.
12:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:55:49 INFO  : Context for 'APU' is selected.
12:55:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:50 INFO  : Context for 'APU' is selected.
12:55:50 INFO  : 'ps7_init' command is executed.
12:55:50 INFO  : 'ps7_post_config' command is executed.
12:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:55:50 INFO  : Memory regions updated for context APU
12:55:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:56:21 INFO  : Disconnected from the channel tcfchan#28.
12:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:27 INFO  : 'jtag frequency' command is executed.
12:56:27 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:27 INFO  : Context for 'APU' is selected.
12:56:27 INFO  : System reset is completed.
12:56:30 INFO  : 'after 3000' command is executed.
12:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:56:32 INFO  : Context for 'APU' is selected.
12:56:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:34 INFO  : Context for 'APU' is selected.
12:56:34 INFO  : 'ps7_init' command is executed.
12:56:34 INFO  : 'ps7_post_config' command is executed.
12:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:56:34 INFO  : Memory regions updated for context APU
12:56:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
12:59:23 INFO  : Disconnected from the channel tcfchan#29.
12:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:25 INFO  : 'jtag frequency' command is executed.
12:59:26 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:26 INFO  : Context for 'APU' is selected.
12:59:26 INFO  : System reset is completed.
12:59:29 INFO  : 'after 3000' command is executed.
12:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
12:59:31 INFO  : Context for 'APU' is selected.
12:59:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
12:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:33 INFO  : Context for 'APU' is selected.
12:59:33 INFO  : 'ps7_init' command is executed.
12:59:33 INFO  : 'ps7_post_config' command is executed.
12:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:59:33 INFO  : Memory regions updated for context APU
12:59:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:06:11 INFO  : Disconnected from the channel tcfchan#30.
14:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:13 INFO  : 'jtag frequency' command is executed.
14:06:13 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:13 INFO  : Context for 'APU' is selected.
14:06:13 INFO  : System reset is completed.
14:06:16 INFO  : 'after 3000' command is executed.
14:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:06:19 INFO  : Context for 'APU' is selected.
14:06:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:21 INFO  : Context for 'APU' is selected.
14:06:21 INFO  : 'ps7_init' command is executed.
14:06:21 INFO  : 'ps7_post_config' command is executed.
14:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:06:21 INFO  : Memory regions updated for context APU
14:06:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:06:55 INFO  : Disconnected from the channel tcfchan#31.
14:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:59 INFO  : 'jtag frequency' command is executed.
14:06:59 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:00 INFO  : Context for 'APU' is selected.
14:07:00 INFO  : System reset is completed.
14:07:03 INFO  : 'after 3000' command is executed.
14:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:07:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:07:05 INFO  : Context for 'APU' is selected.
14:07:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:07 INFO  : Context for 'APU' is selected.
14:07:07 INFO  : 'ps7_init' command is executed.
14:07:07 INFO  : 'ps7_post_config' command is executed.
14:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:07:07 INFO  : Memory regions updated for context APU
14:07:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:07:14 INFO  : Disconnected from the channel tcfchan#32.
14:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:07:18 INFO  : 'jtag frequency' command is executed.
14:07:18 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:18 INFO  : Context for 'APU' is selected.
14:07:18 INFO  : System reset is completed.
14:07:21 INFO  : 'after 3000' command is executed.
14:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:07:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:07:24 INFO  : Context for 'APU' is selected.
14:07:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:26 INFO  : Context for 'APU' is selected.
14:07:26 INFO  : 'ps7_init' command is executed.
14:07:26 INFO  : 'ps7_post_config' command is executed.
14:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:07:26 INFO  : Memory regions updated for context APU
14:07:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:10:47 INFO  : Disconnected from the channel tcfchan#33.
14:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:50 INFO  : 'jtag frequency' command is executed.
14:10:50 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:50 INFO  : Context for 'APU' is selected.
14:10:50 INFO  : System reset is completed.
14:10:53 INFO  : 'after 3000' command is executed.
14:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:10:56 INFO  : Context for 'APU' is selected.
14:10:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:57 INFO  : Context for 'APU' is selected.
14:10:58 INFO  : 'ps7_init' command is executed.
14:10:58 INFO  : 'ps7_post_config' command is executed.
14:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:10:58 INFO  : Memory regions updated for context APU
14:10:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:11:36 INFO  : Disconnected from the channel tcfchan#34.
14:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:11:37 INFO  : 'jtag frequency' command is executed.
14:11:37 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:37 INFO  : Context for 'APU' is selected.
14:11:37 INFO  : System reset is completed.
14:11:40 INFO  : 'after 3000' command is executed.
14:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:11:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:11:42 INFO  : Context for 'APU' is selected.
14:11:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:44 INFO  : Context for 'APU' is selected.
14:11:45 INFO  : 'ps7_init' command is executed.
14:11:45 INFO  : 'ps7_post_config' command is executed.
14:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:45 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:45 INFO  : Memory regions updated for context APU
14:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:45 INFO  : 'con' command is executed.
14:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:11:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:12:09 INFO  : Disconnected from the channel tcfchan#35.
14:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:11 INFO  : 'jtag frequency' command is executed.
14:12:11 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:11 INFO  : Context for 'APU' is selected.
14:12:11 INFO  : System reset is completed.
14:12:14 INFO  : 'after 3000' command is executed.
14:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:12:16 INFO  : Context for 'APU' is selected.
14:12:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:12:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:18 INFO  : Context for 'APU' is selected.
14:12:18 INFO  : 'ps7_init' command is executed.
14:12:18 INFO  : 'ps7_post_config' command is executed.
14:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:18 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:18 INFO  : Memory regions updated for context APU
14:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:18 INFO  : 'con' command is executed.
14:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:14:01 INFO  : Disconnected from the channel tcfchan#36.
14:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:14 INFO  : 'jtag frequency' command is executed.
14:14:14 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:14 INFO  : Context for 'APU' is selected.
14:14:14 INFO  : System reset is completed.
14:14:17 INFO  : 'after 3000' command is executed.
14:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:14:20 INFO  : Context for 'APU' is selected.
14:14:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:22 INFO  : Context for 'APU' is selected.
14:14:22 INFO  : 'ps7_init' command is executed.
14:14:22 INFO  : 'ps7_post_config' command is executed.
14:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:22 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:22 INFO  : Memory regions updated for context APU
14:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:22 INFO  : 'con' command is executed.
14:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:22 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:35:14 INFO  : Disconnected from the channel tcfchan#37.
14:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:15 INFO  : 'jtag frequency' command is executed.
14:35:15 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:15 INFO  : Context for 'APU' is selected.
14:35:15 INFO  : System reset is completed.
14:35:18 INFO  : 'after 3000' command is executed.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:35:21 INFO  : Context for 'APU' is selected.
14:35:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:35:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:22 INFO  : Context for 'APU' is selected.
14:35:23 INFO  : 'ps7_init' command is executed.
14:35:23 INFO  : 'ps7_post_config' command is executed.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:23 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:23 INFO  : Memory regions updated for context APU
14:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:23 INFO  : 'con' command is executed.
14:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:38:16 INFO  : Disconnected from the channel tcfchan#38.
14:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:17 INFO  : 'jtag frequency' command is executed.
14:38:17 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:18 INFO  : Context for 'APU' is selected.
14:38:18 INFO  : System reset is completed.
14:38:21 INFO  : 'after 3000' command is executed.
14:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:38:23 INFO  : Context for 'APU' is selected.
14:38:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:38:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:25 INFO  : Context for 'APU' is selected.
14:38:25 INFO  : 'ps7_init' command is executed.
14:38:25 INFO  : 'ps7_post_config' command is executed.
14:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:25 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:25 INFO  : Memory regions updated for context APU
14:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:25 INFO  : 'con' command is executed.
14:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:39:31 INFO  : Disconnected from the channel tcfchan#39.
14:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:32 INFO  : 'jtag frequency' command is executed.
14:39:32 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:32 INFO  : Context for 'APU' is selected.
14:39:32 INFO  : System reset is completed.
14:39:35 INFO  : 'after 3000' command is executed.
14:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:39:37 INFO  : Context for 'APU' is selected.
14:39:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:39 INFO  : Context for 'APU' is selected.
14:39:39 INFO  : 'ps7_init' command is executed.
14:39:39 INFO  : 'ps7_post_config' command is executed.
14:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:39 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:39 INFO  : Memory regions updated for context APU
14:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:39 INFO  : 'con' command is executed.
14:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:39:58 INFO  : Disconnected from the channel tcfchan#40.
14:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:59 INFO  : 'jtag frequency' command is executed.
14:39:59 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:00 INFO  : Context for 'APU' is selected.
14:40:00 INFO  : System reset is completed.
14:40:03 INFO  : 'after 3000' command is executed.
14:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:40:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
14:40:05 INFO  : Context for 'APU' is selected.
14:40:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
14:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:07 INFO  : Context for 'APU' is selected.
14:40:07 INFO  : 'ps7_init' command is executed.
14:40:07 INFO  : 'ps7_post_config' command is executed.
14:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:07 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:07 INFO  : Memory regions updated for context APU
14:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:07 INFO  : 'con' command is executed.
14:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:40:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
14:44:22 INFO  : Example project us_arm_control_bsp_xtmrctr_pwm_example_1 has been created successfully.
15:16:27 INFO  : Disconnected from the channel tcfchan#41.
15:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:28 INFO  : 'jtag frequency' command is executed.
15:16:28 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:28 INFO  : Context for 'APU' is selected.
15:16:29 INFO  : System reset is completed.
15:16:32 INFO  : 'after 3000' command is executed.
15:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:34 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:16:34 INFO  : Context for 'APU' is selected.
15:16:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:36 INFO  : Context for 'APU' is selected.
15:16:36 INFO  : 'ps7_init' command is executed.
15:16:36 INFO  : 'ps7_post_config' command is executed.
15:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:36 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:36 INFO  : Memory regions updated for context APU
15:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:36 INFO  : 'con' command is executed.
15:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:36 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:20:04 INFO  : Disconnected from the channel tcfchan#42.
15:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:05 INFO  : 'jtag frequency' command is executed.
15:20:05 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:05 INFO  : Context for 'APU' is selected.
15:20:05 INFO  : System reset is completed.
15:20:08 INFO  : 'after 3000' command is executed.
15:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:08 INFO  : 'jtag frequency' command is executed.
15:20:08 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:09 INFO  : Context for 'APU' is selected.
15:20:09 INFO  : System reset is completed.
15:20:12 INFO  : 'after 3000' command is executed.
15:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:59 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:22:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:06 INFO  : 'jtag frequency' command is executed.
15:22:06 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:06 INFO  : Context for 'APU' is selected.
15:22:06 INFO  : System reset is completed.
15:22:09 INFO  : 'after 3000' command is executed.
15:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:22:18 INFO  : Context for 'APU' is selected.
15:22:18 INFO  : Context for 'APU' is selected.
15:22:18 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:22:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:22:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : 'ps7_init' command is executed.
15:22:20 INFO  : 'ps7_init' command is executed.
15:22:20 INFO  : 'ps7_init' command is executed.
15:22:20 INFO  : 'ps7_post_config' command is executed.
15:22:20 INFO  : 'ps7_post_config' command is executed.
15:22:20 INFO  : 'ps7_post_config' command is executed.
15:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:21 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:21 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:21 INFO  : Memory regions updated for context APU
15:22:21 INFO  : Memory regions updated for context APU
15:22:21 INFO  : Memory regions updated for context APU
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : 'con' command is executed.
15:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:22:21 ERROR : Already running
15:22:21 ERROR : Already running
15:22:21 INFO  : Disconnected from the channel tcfchan#43.
15:53:55 WARN  : channel "tcfchan#43" closed
15:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:56 INFO  : 'jtag frequency' command is executed.
15:53:56 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:57 INFO  : Context for 'APU' is selected.
15:53:57 INFO  : System reset is completed.
15:54:00 INFO  : 'after 3000' command is executed.
15:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:54:03 INFO  : Context for 'APU' is selected.
15:54:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:04 INFO  : Context for 'APU' is selected.
15:54:04 INFO  : 'ps7_init' command is executed.
15:54:04 INFO  : 'ps7_post_config' command is executed.
15:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:05 INFO  : Memory regions updated for context APU
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : 'con' command is executed.
15:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:54:30 INFO  : Disconnected from the channel tcfchan#44.
15:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:32 INFO  : 'jtag frequency' command is executed.
15:54:32 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:32 INFO  : Context for 'APU' is selected.
15:54:32 INFO  : System reset is completed.
15:54:35 INFO  : 'after 3000' command is executed.
15:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:54:38 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:39 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:40 INFO  : 'ps7_post_config' command is executed.
15:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:40 INFO  : Memory regions updated for context APU
15:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : 'con' command is executed.
15:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:55:05 INFO  : Disconnected from the channel tcfchan#45.
15:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:06 INFO  : 'jtag frequency' command is executed.
15:55:06 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:06 INFO  : Context for 'APU' is selected.
15:55:06 INFO  : System reset is completed.
15:55:09 INFO  : 'after 3000' command is executed.
15:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:55:12 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:14 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : 'ps7_init' command is executed.
15:55:14 INFO  : 'ps7_post_config' command is executed.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : 'con' command is executed.
15:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:55:34 INFO  : Disconnected from the channel tcfchan#46.
15:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:35 INFO  : 'jtag frequency' command is executed.
15:55:35 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:35 INFO  : Context for 'APU' is selected.
15:55:35 INFO  : System reset is completed.
15:55:38 INFO  : 'after 3000' command is executed.
15:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:55:41 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:42 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : 'ps7_init' command is executed.
15:55:42 INFO  : 'ps7_post_config' command is executed.
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:43 INFO  : Memory regions updated for context APU
15:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : 'con' command is executed.
15:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
15:55:59 INFO  : Disconnected from the channel tcfchan#47.
15:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:00 INFO  : 'jtag frequency' command is executed.
15:56:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:00 INFO  : Context for 'APU' is selected.
15:56:01 INFO  : System reset is completed.
15:56:04 INFO  : 'after 3000' command is executed.
15:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
15:56:06 INFO  : Context for 'APU' is selected.
15:56:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
15:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:08 INFO  : Context for 'APU' is selected.
15:56:08 INFO  : 'ps7_init' command is executed.
15:56:08 INFO  : 'ps7_post_config' command is executed.
15:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:08 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:08 INFO  : Memory regions updated for context APU
15:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:08 INFO  : 'con' command is executed.
15:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
17:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:56 INFO  : Disconnected from the channel tcfchan#48.
17:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:57 INFO  : 'jtag frequency' command is executed.
17:14:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:57 INFO  : Context for 'APU' is selected.
17:14:57 INFO  : System reset is completed.
17:15:00 INFO  : 'after 3000' command is executed.
17:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
17:15:03 INFO  : Context for 'APU' is selected.
17:15:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
17:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:04 INFO  : Context for 'APU' is selected.
17:15:05 INFO  : 'ps7_init' command is executed.
17:15:05 INFO  : 'ps7_post_config' command is executed.
17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:05 INFO  : Memory regions updated for context APU
17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:05 INFO  : 'con' command is executed.
17:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
17:16:18 INFO  : Disconnected from the channel tcfchan#49.
17:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:20 INFO  : 'jtag frequency' command is executed.
17:16:20 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:20 INFO  : Context for 'APU' is selected.
17:16:20 INFO  : System reset is completed.
17:16:23 INFO  : 'after 3000' command is executed.
17:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:25 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
17:16:25 INFO  : Context for 'APU' is selected.
17:16:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
17:16:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:27 INFO  : Context for 'APU' is selected.
17:16:27 INFO  : 'ps7_init' command is executed.
17:16:27 INFO  : 'ps7_post_config' command is executed.
17:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:27 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:27 INFO  : Memory regions updated for context APU
17:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:27 INFO  : 'con' command is executed.
17:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
17:18:34 INFO  : Disconnected from the channel tcfchan#50.
17:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:36 INFO  : 'jtag frequency' command is executed.
17:18:36 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:36 INFO  : Context for 'APU' is selected.
17:18:36 INFO  : System reset is completed.
17:18:39 INFO  : 'after 3000' command is executed.
17:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
17:18:41 INFO  : Context for 'APU' is selected.
17:18:43 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
17:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:43 INFO  : Context for 'APU' is selected.
17:18:43 INFO  : 'ps7_init' command is executed.
17:18:43 INFO  : 'ps7_post_config' command is executed.
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:43 INFO  : Memory regions updated for context APU
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : 'con' command is executed.
17:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
18:28:52 INFO  : Disconnected from the channel tcfchan#51.
18:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:28:54 INFO  : 'jtag frequency' command is executed.
18:28:54 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:54 INFO  : Context for 'APU' is selected.
18:28:54 INFO  : System reset is completed.
18:28:57 INFO  : 'after 3000' command is executed.
18:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:28:59 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:28:59 INFO  : Context for 'APU' is selected.
18:29:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:01 INFO  : Context for 'APU' is selected.
18:29:01 INFO  : 'ps7_init' command is executed.
18:29:01 INFO  : 'ps7_post_config' command is executed.
18:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:02 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:02 INFO  : Memory regions updated for context APU
18:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:02 INFO  : 'con' command is executed.
18:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
18:29:32 INFO  : Disconnected from the channel tcfchan#52.
18:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:33 INFO  : 'jtag frequency' command is executed.
18:29:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:33 INFO  : Context for 'APU' is selected.
18:29:33 INFO  : System reset is completed.
18:29:36 INFO  : 'after 3000' command is executed.
18:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:29:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:29:39 INFO  : Context for 'APU' is selected.
18:29:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:40 INFO  : Context for 'APU' is selected.
18:29:40 INFO  : 'ps7_init' command is executed.
18:29:40 INFO  : 'ps7_post_config' command is executed.
18:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:41 INFO  : Memory regions updated for context APU
18:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:41 INFO  : 'con' command is executed.
18:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
18:29:55 INFO  : Disconnected from the channel tcfchan#53.
18:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:57 INFO  : 'jtag frequency' command is executed.
18:29:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:57 INFO  : Context for 'APU' is selected.
18:29:57 INFO  : System reset is completed.
18:30:00 INFO  : 'after 3000' command is executed.
18:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:30:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:30:02 INFO  : Context for 'APU' is selected.
18:30:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:04 INFO  : Context for 'APU' is selected.
18:30:04 INFO  : 'ps7_init' command is executed.
18:30:04 INFO  : 'ps7_post_config' command is executed.
18:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:04 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:04 INFO  : Memory regions updated for context APU
18:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:05 INFO  : 'con' command is executed.
18:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:30:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
18:30:23 INFO  : Disconnected from the channel tcfchan#54.
18:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:30:24 INFO  : 'jtag frequency' command is executed.
18:30:24 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:24 INFO  : Context for 'APU' is selected.
18:30:24 INFO  : System reset is completed.
18:30:27 INFO  : 'after 3000' command is executed.
18:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:30:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:30:30 INFO  : Context for 'APU' is selected.
18:30:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:32 INFO  : Context for 'APU' is selected.
18:30:32 INFO  : 'ps7_init' command is executed.
18:30:32 INFO  : 'ps7_post_config' command is executed.
18:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:32 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system/Debug/us_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:32 INFO  : Memory regions updated for context APU
18:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:32 INFO  : 'con' command is executed.
18:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:30:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system.elf_on_local.tcl'
18:34:45 INFO  : Example project us_arm_control_bsp_xgpio_example_1 has been created successfully.
18:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:00 INFO  : 'fpga -state' command is executed.
18:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:00 INFO  : 'jtag frequency' command is executed.
18:46:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:00 INFO  : Context for 'APU' is selected.
18:46:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:46:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:00 INFO  : Context for 'APU' is selected.
18:46:00 INFO  : 'stop' command is executed.
18:46:00 INFO  : 'ps7_init' command is executed.
18:46:00 INFO  : 'ps7_post_config' command is executed.
18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:01 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:01 INFO  : Memory regions updated for context APU
18:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:01 INFO  : 'con' command is executed.
18:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system2.elf_on_local.tcl'
18:46:23 INFO  : Disconnected from the channel tcfchan#55.
18:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:24 INFO  : 'fpga -state' command is executed.
18:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:24 INFO  : 'jtag frequency' command is executed.
18:46:24 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:24 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:27 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : 'stop' command is executed.
18:46:27 INFO  : 'ps7_init' command is executed.
18:46:27 INFO  : 'ps7_post_config' command is executed.
18:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:27 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:27 INFO  : Memory regions updated for context APU
18:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:27 INFO  : 'con' command is executed.
18:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system2.elf_on_local.tcl'
18:46:42 INFO  : Disconnected from the channel tcfchan#56.
18:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:44 INFO  : 'jtag frequency' command is executed.
18:46:44 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:44 INFO  : Context for 'APU' is selected.
18:46:44 INFO  : System reset is completed.
18:46:47 INFO  : 'after 3000' command is executed.
18:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:49 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:46:49 INFO  : Context for 'APU' is selected.
18:46:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:51 INFO  : Context for 'APU' is selected.
18:46:51 INFO  : 'ps7_init' command is executed.
18:46:51 INFO  : 'ps7_post_config' command is executed.
18:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:51 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system2/Debug/us_arm_control_system2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:51 INFO  : Memory regions updated for context APU
18:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:52 INFO  : 'con' command is executed.
18:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system2.elf_on_local.tcl'
18:47:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:47:42 INFO  : 'fpga -state' command is executed.
18:47:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:42 INFO  : 'jtag frequency' command is executed.
18:47:42 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:42 INFO  : Context for 'APU' is selected.
18:47:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:42 INFO  : Context for 'APU' is selected.
18:47:42 INFO  : 'stop' command is executed.
18:47:43 INFO  : 'ps7_init' command is executed.
18:47:43 INFO  : 'ps7_post_config' command is executed.
18:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:43 INFO  : Memory regions updated for context APU
18:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:43 INFO  : 'con' command is executed.
18:47:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:47:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
18:48:09 INFO  : Disconnected from the channel tcfchan#57.
18:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:11 INFO  : 'jtag frequency' command is executed.
18:48:11 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:11 INFO  : Context for 'APU' is selected.
18:48:11 INFO  : System reset is completed.
18:48:14 INFO  : 'after 3000' command is executed.
18:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:48:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
18:48:16 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
18:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:18 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : 'ps7_init' command is executed.
18:48:18 INFO  : 'ps7_post_config' command is executed.
18:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:19 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:19 INFO  : Memory regions updated for context APU
18:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:19 INFO  : 'con' command is executed.
18:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:48:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
18:50:18 WARN  : channel "tcfchan#55" closed
18:50:18 WARN  : channel "tcfchan#57" closed
18:50:18 INFO  : Disconnected from the channel tcfchan#58.
22:15:05 INFO  : Registering command handlers for SDK TCF services
22:15:06 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:15:09 INFO  : XSCT server has started successfully.
22:15:09 INFO  : Successfully done setting XSCT server connection channel  
22:15:09 INFO  : Successfully done setting SDK workspace  
22:15:09 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:17:41 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:17:43 INFO  : XSCT server has started successfully.
22:17:43 INFO  : Successfully done setting XSCT server connection channel  
22:17:45 INFO  : Successfully done setting SDK workspace  
22:17:46 INFO  : Registering command handlers for SDK TCF services
22:17:48 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:17:49 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_1.
22:22:13 INFO  : Registering command handlers for SDK TCF services
22:22:14 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:22:16 INFO  : XSCT server has started successfully.
22:22:16 INFO  : Successfully done setting XSCT server connection channel  
22:22:17 INFO  : Successfully done setting SDK workspace  
22:22:17 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:22:17 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_1.
22:23:10 INFO  : Registering command handlers for SDK TCF services
22:23:11 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:23:14 INFO  : XSCT server has started successfully.
22:23:14 INFO  : Successfully done setting XSCT server connection channel  
22:23:14 INFO  : Successfully done setting SDK workspace  
22:23:14 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:23:14 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_1.
22:24:08 INFO  : Registering command handlers for SDK TCF services
22:24:09 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:24:11 INFO  : XSCT server has started successfully.
22:24:11 INFO  : Successfully done setting XSCT server connection channel  
22:24:11 INFO  : Successfully done setting SDK workspace  
22:24:11 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:24:11 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_1.
22:25:00 INFO  : Registering command handlers for SDK TCF services
22:25:01 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:25:03 INFO  : XSCT server has started successfully.
22:25:03 INFO  : Successfully done setting XSCT server connection channel  
22:25:04 INFO  : Successfully done setting SDK workspace  
22:25:04 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:25:04 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_1.
22:35:09 INFO  : Registering command handlers for SDK TCF services
22:35:10 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:35:12 INFO  : XSCT server has started successfully.
22:35:12 INFO  : Successfully done setting XSCT server connection channel  
22:35:12 INFO  : Successfully done setting SDK workspace  
22:35:12 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:40:14 INFO  : Registering command handlers for SDK TCF services
22:40:16 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
22:40:18 INFO  : XSCT server has started successfully.
22:40:18 INFO  : Successfully done setting XSCT server connection channel  
22:40:18 INFO  : Successfully done setting SDK workspace  
22:40:18 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
22:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:25 INFO  : 'fpga -state' command is executed.
22:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:27 INFO  : 'jtag frequency' command is executed.
22:42:27 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:27 INFO  : Context for 'APU' is selected.
22:42:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:27 INFO  : Context for 'APU' is selected.
22:42:27 INFO  : 'stop' command is executed.
22:42:27 INFO  : 'ps7_init' command is executed.
22:42:27 INFO  : 'ps7_post_config' command is executed.
22:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:28 INFO  : Memory regions updated for context APU
22:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:28 INFO  : 'con' command is executed.
22:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:45:00 INFO  : Disconnected from the channel tcfchan#1.
22:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:45:01 INFO  : 'fpga -state' command is executed.
22:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:45:03 INFO  : 'jtag frequency' command is executed.
22:45:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:03 INFO  : Context for 'APU' is selected.
22:45:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:04 INFO  : Context for 'APU' is selected.
22:45:05 INFO  : 'stop' command is executed.
22:45:06 INFO  : 'ps7_init' command is executed.
22:45:06 INFO  : 'ps7_post_config' command is executed.
22:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:09 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
22:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
----------------End of Script----------------

22:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:45:13 INFO  : 'jtag frequency' command is executed.
22:45:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:13 INFO  : Context for 'APU' is selected.
22:45:13 ERROR : AP transaction error, DAP status f0000021
22:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

22:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:45:37 INFO  : 'jtag frequency' command is executed.
22:45:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:37 INFO  : Context for 'APU' is selected.
22:45:37 ERROR : AP transaction error, DAP status f0000021
22:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

22:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:45:59 INFO  : 'jtag frequency' command is executed.
22:45:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:59 INFO  : Context for 'APU' is selected.
22:46:00 INFO  : System reset is completed.
22:46:03 INFO  : 'after 3000' command is executed.
22:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
22:46:05 INFO  : Context for 'APU' is selected.
22:46:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:05 INFO  : Context for 'APU' is selected.
22:46:05 INFO  : 'ps7_init' command is executed.
22:46:05 INFO  : 'ps7_post_config' command is executed.
22:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:06 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:06 INFO  : Memory regions updated for context APU
22:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:06 INFO  : 'con' command is executed.
22:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:46:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:46:33 INFO  : Disconnected from the channel tcfchan#2.
22:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:46:34 INFO  : 'jtag frequency' command is executed.
22:46:34 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:34 INFO  : Context for 'APU' is selected.
22:46:34 INFO  : System reset is completed.
22:46:37 INFO  : 'after 3000' command is executed.
22:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
22:46:40 INFO  : Context for 'APU' is selected.
22:46:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:41 INFO  : Context for 'APU' is selected.
22:46:41 INFO  : 'ps7_init' command is executed.
22:46:41 INFO  : 'ps7_post_config' command is executed.
22:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:41 INFO  : Memory regions updated for context APU
22:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:41 INFO  : 'con' command is executed.
22:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:46:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:52:41 INFO  : Disconnected from the channel tcfchan#3.
22:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:52:43 INFO  : 'jtag frequency' command is executed.
22:52:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:43 INFO  : Context for 'APU' is selected.
22:52:43 INFO  : System reset is completed.
22:52:46 INFO  : 'after 3000' command is executed.
22:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:52:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
22:52:48 INFO  : Context for 'APU' is selected.
22:52:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:50 INFO  : Context for 'APU' is selected.
22:52:50 INFO  : 'ps7_init' command is executed.
22:52:50 INFO  : 'ps7_post_config' command is executed.
22:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:50 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:50 INFO  : Memory regions updated for context APU
22:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:50 INFO  : 'con' command is executed.
22:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:52:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
22:53:27 INFO  : Disconnected from the channel tcfchan#4.
22:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:28 INFO  : 'jtag frequency' command is executed.
22:53:28 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:28 INFO  : Context for 'APU' is selected.
22:53:28 INFO  : System reset is completed.
22:53:31 INFO  : 'after 3000' command is executed.
22:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:33 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
22:53:34 INFO  : Context for 'APU' is selected.
22:53:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:35 INFO  : Context for 'APU' is selected.
22:53:35 INFO  : 'ps7_init' command is executed.
22:53:35 INFO  : 'ps7_post_config' command is executed.
22:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:35 INFO  : Memory regions updated for context APU
22:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:35 INFO  : 'con' command is executed.
22:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:54:21 INFO  : Disconnected from the channel tcfchan#5.
22:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:54:22 INFO  : 'fpga -state' command is executed.
22:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:54:22 INFO  : 'jtag frequency' command is executed.
22:54:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:22 INFO  : Context for 'APU' is selected.
22:54:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:24 INFO  : Context for 'APU' is selected.
22:54:24 INFO  : 'stop' command is executed.
22:54:24 INFO  : 'ps7_init' command is executed.
22:54:24 INFO  : 'ps7_post_config' command is executed.
22:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:24 INFO  : Memory regions updated for context APU
22:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:24 INFO  : 'con' command is executed.
22:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:54:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:55:17 INFO  : Disconnected from the channel tcfchan#6.
22:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:18 INFO  : 'fpga -state' command is executed.
22:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:55:18 INFO  : 'jtag frequency' command is executed.
22:55:18 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:18 INFO  : Context for 'APU' is selected.
22:55:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:19 INFO  : Context for 'APU' is selected.
22:55:19 INFO  : 'stop' command is executed.
22:55:19 INFO  : 'ps7_init' command is executed.
22:55:19 INFO  : 'ps7_post_config' command is executed.
22:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:20 INFO  : Memory regions updated for context APU
22:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : 'con' command is executed.
22:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:55:31 INFO  : Disconnected from the channel tcfchan#7.
22:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:55:32 INFO  : 'jtag frequency' command is executed.
22:55:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:32 INFO  : Context for 'APU' is selected.
22:55:32 INFO  : System reset is completed.
22:55:35 INFO  : 'after 3000' command is executed.
22:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
22:55:38 INFO  : Context for 'APU' is selected.
22:55:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:39 INFO  : Context for 'APU' is selected.
22:55:39 INFO  : 'ps7_init' command is executed.
22:55:39 INFO  : 'ps7_post_config' command is executed.
22:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:40 INFO  : Memory regions updated for context APU
22:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:40 INFO  : 'con' command is executed.
22:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:56:01 INFO  : Disconnected from the channel tcfchan#8.
22:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:56:02 INFO  : 'fpga -state' command is executed.
22:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:56:02 INFO  : 'jtag frequency' command is executed.
22:56:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:02 INFO  : Context for 'APU' is selected.
22:56:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
22:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:04 INFO  : Context for 'APU' is selected.
22:56:04 INFO  : 'stop' command is executed.
22:56:04 INFO  : 'ps7_init' command is executed.
22:56:04 INFO  : 'ps7_post_config' command is executed.
22:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:04 INFO  : Memory regions updated for context APU
22:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:05 INFO  : 'con' command is executed.
22:56:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:56:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
22:57:21 INFO  : Disconnected from the channel tcfchan#9.
22:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:22:23 INFO  : 'fpga -state' command is executed.
00:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:22:24 INFO  : 'jtag frequency' command is executed.
00:22:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:24 INFO  : Context for 'APU' is selected.
00:22:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
00:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:24 INFO  : Context for 'APU' is selected.
00:22:24 INFO  : 'stop' command is executed.
00:22:24 INFO  : 'ps7_init' command is executed.
00:22:24 INFO  : 'ps7_post_config' command is executed.
00:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:24 INFO  : Memory regions updated for context APU
00:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:24 INFO  : 'con' command is executed.
00:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:22:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
00:22:40 INFO  : Disconnected from the channel tcfchan#10.
00:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:22:41 INFO  : 'jtag frequency' command is executed.
00:22:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:41 INFO  : Context for 'APU' is selected.
00:22:41 INFO  : System reset is completed.
00:22:44 INFO  : 'after 3000' command is executed.
00:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:22:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
00:22:46 INFO  : Context for 'APU' is selected.
00:22:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
00:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:48 INFO  : Context for 'APU' is selected.
00:22:49 INFO  : 'ps7_init' command is executed.
00:22:49 INFO  : 'ps7_post_config' command is executed.
00:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:49 INFO  : Memory regions updated for context APU
00:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:49 INFO  : 'con' command is executed.
00:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:22:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
00:36:10 INFO  : Disconnected from the channel tcfchan#11.
10:21:51 INFO  : Registering command handlers for SDK TCF services
10:21:53 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/temp_xsdb_launch_script.tcl
10:21:56 INFO  : XSCT server has started successfully.
10:21:56 INFO  : Successfully done setting XSCT server connection channel  
10:21:56 INFO  : Successfully done setting SDK workspace  
10:21:56 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper.hdf.
10:21:56 INFO  : Checking for hwspec changes in the project us_arm_control_wrapper_hw_platform_0.
10:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:45 INFO  : 'jtag frequency' command is executed.
10:29:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:45 INFO  : Context for 'APU' is selected.
10:29:46 INFO  : System reset is completed.
10:29:49 INFO  : 'after 3000' command is executed.
10:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:29:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
10:29:51 INFO  : Context for 'APU' is selected.
10:29:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:51 INFO  : Context for 'APU' is selected.
10:29:51 INFO  : 'ps7_init' command is executed.
10:29:51 INFO  : 'ps7_post_config' command is executed.
10:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system1/Debug/us_arm_control_system1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:52 INFO  : Memory regions updated for context APU
10:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:52 INFO  : 'con' command is executed.
10:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:29:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system1.elf_on_local.tcl'
10:30:06 INFO  : Disconnected from the channel tcfchan#1.
10:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:07 INFO  : 'jtag frequency' command is executed.
10:30:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:07 INFO  : Context for 'APU' is selected.
10:30:07 INFO  : System reset is completed.
10:30:10 INFO  : 'after 3000' command is executed.
10:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
10:30:13 INFO  : Context for 'APU' is selected.
10:30:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:14 INFO  : Context for 'APU' is selected.
10:30:14 INFO  : 'ps7_init' command is executed.
10:30:14 INFO  : 'ps7_post_config' command is executed.
10:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:15 INFO  : Memory regions updated for context APU
10:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:15 INFO  : 'con' command is executed.
10:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:30:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
10:31:02 INFO  : Disconnected from the channel tcfchan#2.
10:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:03 INFO  : 'jtag frequency' command is executed.
10:31:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:03 INFO  : Context for 'APU' is selected.
10:31:03 INFO  : System reset is completed.
10:31:06 INFO  : 'after 3000' command is executed.
10:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
10:31:09 INFO  : Context for 'APU' is selected.
10:31:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:10 INFO  : Context for 'APU' is selected.
10:31:10 INFO  : 'ps7_init' command is executed.
10:31:10 INFO  : 'ps7_post_config' command is executed.
10:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:10 INFO  : Memory regions updated for context APU
10:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:10 INFO  : 'con' command is executed.
10:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:31:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
10:31:43 INFO  : Disconnected from the channel tcfchan#3.
10:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:44 INFO  : 'jtag frequency' command is executed.
10:31:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:44 INFO  : Context for 'APU' is selected.
10:31:44 INFO  : System reset is completed.
10:31:47 INFO  : 'after 3000' command is executed.
10:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit"
10:31:50 INFO  : Context for 'APU' is selected.
10:31:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf'.
10:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:51 INFO  : Context for 'APU' is selected.
10:31:51 INFO  : 'ps7_init' command is executed.
10:31:51 INFO  : 'ps7_post_config' command is executed.
10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/us_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/us_arm_control_system0/Debug/us_arm_control_system0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:52 INFO  : Memory regions updated for context APU
10:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:52 INFO  : 'con' command is executed.
10:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:31:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control/us_arm_control.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_us_arm_control_system0.elf_on_local.tcl'
