

================================================================
== Vivado HLS Report for 'Conv_Accel_wrapped_conv_hw'
================================================================
* Date:           Sat Jun 17 17:05:36 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Lab7_HLS_Stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3460201|  3460201|  3460201|  3460201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+
        |                                              |                                   |      Latency      |      Interval     | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+
        |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474  |Conv_Accel_conv_hw_24_3_10_5_20_s  |  3453702|  3453702|  3453702|  3453702|   none  |
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1729|  1729|         3|          1|          1|  1728|    yes   |
        |- Loop 2  |   751|   751|         3|          1|          1|   750|    yes   |
        |- Loop 3  |    10|    10|         1|          1|          1|    10|    yes   |
        |- Loop 4  |  4002|  4002|         4|          1|          1|  4000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    375|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     700|   1166|
|Memory           |       14|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    196|
|Register         |        -|      -|     322|      1|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      6|    1086|   1743|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |                   Instance                   |               Module              | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474  |Conv_Accel_conv_hw_24_3_10_5_20_s  |        0|      5|  700|  1166|
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |Total                                         |                                   |        0|      5|  700|  1166|
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |bias_U         |Conv_Accel_wrapped_conv_hw_bias         |        0|  64|   5|    10|   32|     1|          320|
    |feature_map_U  |Conv_Accel_wrapped_conv_hw_feature_map  |        8|   0|   0|  4000|   32|     1|       128000|
    |filter_U       |Conv_Accel_wrapped_conv_hw_filter       |        2|   0|   0|   750|   32|     1|        24000|
    |image_U        |Conv_Accel_wrapped_conv_hw_image        |        4|   0|   0|  1728|   32|     1|        55296|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                                        |       14|  64|   5|  6488|  128|     4|       207616|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_1060_p2                      |     *    |      1|  0|   0|           4|           9|
    |ch_1_fu_522_p2                        |     +    |      0|  0|   2|           1|           2|
    |ch_2_fu_775_p2                        |     +    |      0|  0|   2|           1|           2|
    |filt_1_fu_971_p2                      |     +    |      0|  0|   4|           4|           1|
    |filt_2_fu_691_p2                      |     +    |      0|  0|   4|           1|           4|
    |filt_3_fu_1019_p2                     |     +    |      0|  0|   4|           4|           1|
    |i_1_fu_589_p2                         |     +    |      0|  0|   5|           1|           5|
    |i_2_fu_878_p2                         |     +    |      0|  0|   3|           1|           3|
    |i_3_fu_1096_p2                        |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten22_op_fu_823_p2         |     +    |      0|  0|   6|           1|           6|
    |indvar_flatten36_op_fu_837_p2         |     +    |      0|  0|   7|           1|           7|
    |indvar_flatten66_op_fu_1005_p2        |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next1_fu_496_p2        |     +    |      0|  0|  11|          11|           1|
    |indvar_flatten_next4_fu_685_p2        |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next6_fu_993_p2        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_508_p2           |     +    |      0|  0|  10|           1|          10|
    |j_1_fu_616_p2                         |     +    |      0|  0|   5|           1|           5|
    |j_2_fu_950_p2                         |     +    |      0|  0|   3|           1|           3|
    |j_3_fu_1133_p2                        |     +    |      0|  0|   5|           5|           1|
    |tmp1_fu_1194_p2                       |     +    |      0|  0|   6|          12|          12|
    |tmp_13_fu_668_p2                      |     +    |      0|  0|   6|          12|          12|
    |tmp_15_fu_1199_p2                     |     +    |      0|  0|   6|          12|          12|
    |tmp_19_fu_817_p2                      |     +    |      0|  0|   8|           8|           8|
    |tmp_21_fu_872_p2                      |     +    |      0|  0|   6|          64|          64|
    |tmp_24_fu_912_p2                      |     +    |      0|  0|   6|          64|          64|
    |tmp_27_fu_934_p2                      |     +    |      0|  0|   6|          11|          11|
    |tmp_28_fu_944_p2                      |     +    |      0|  0|   6|          11|          11|
    |tmp_31_fu_1090_p2                     |     +    |      0|  0|   6|           9|           9|
    |tmp_33_fu_1127_p2                     |     +    |      0|  0|   6|           9|           9|
    |tmp_35_fu_1175_p2                     |     +    |      0|  0|   6|          13|          13|
    |tmp_36_fu_1208_p2                     |     +    |      0|  0|   6|          13|          13|
    |tmp_6_fu_628_p2                       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_1181_p2                        |     +    |      0|  0|   9|           9|           9|
    |tmp_11_fu_654_p2                      |     -    |      0|  0|   6|          12|          12|
    |tmp_17_fu_765_p2                      |     -    |      0|  0|   7|           7|           7|
    |tmp_3_fu_583_p2                       |     -    |      0|  0|   8|           8|           8|
    |ch1_mid2_fu_805_p3                    |  Select  |      0|  0|   2|           1|           2|
    |ch1_mid_fu_703_p3                     |  Select  |      0|  0|   2|           1|           1|
    |ch_mid2_fu_552_p3                     |  Select  |      0|  0|   2|           1|           2|
    |filt5_mid2_fu_1049_p3                 |  Select  |      0|  0|   4|           1|           4|
    |filt_mid2_fu_741_p3                   |  Select  |      0|  0|   4|           1|           4|
    |i2_mid2_fu_901_p3                     |  Select  |      0|  0|   3|           1|           3|
    |i2_mid_fu_851_p3                      |  Select  |      0|  0|   3|           1|           1|
    |i6_mid2_fu_1115_p3                    |  Select  |      0|  0|   5|           1|           5|
    |i6_mid_fu_1025_p3                     |  Select  |      0|  0|   5|           1|           1|
    |i_mid2_fu_608_p3                      |  Select  |      0|  0|   5|           1|           5|
    |i_mid_fu_528_p3                       |  Select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next2_fu_829_p3        |  Select  |      0|  0|   6|           1|           1|
    |indvar_flatten_next3_fu_843_p3        |  Select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next5_fu_1011_p3       |  Select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_514_p3         |  Select  |      0|  0|  10|           1|           1|
    |j3_mid2_fu_893_p3                     |  Select  |      0|  0|   3|           1|           1|
    |j7_mid2_fu_1107_p3                    |  Select  |      0|  0|   5|           1|           1|
    |j_mid2_fu_600_p3                      |  Select  |      0|  0|   5|           1|           1|
    |ap_sig_bdd_100                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_123                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_209                        |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid1_fu_799_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid_fu_723_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond8_mid_fu_546_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten24_mid_fu_735_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_1043_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_717_p2                   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_1037_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond3_fu_965_p2                   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten1_fu_490_p2           |   icmp   |      0|  0|   4|          11|          10|
    |exitcond_flatten2_fu_697_p2           |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_flatten3_fu_729_p2           |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_flatten4_fu_679_p2           |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_flatten5_fu_999_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten6_fu_987_p2           |   icmp   |      0|  0|   5|          12|           8|
    |exitcond_flatten_fu_502_p2            |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_fu_540_p2                    |   icmp   |      0|  0|   2|           5|           5|
    |last_assign_fu_1219_p2                |   icmp   |      0|  0|   5|          12|           8|
    |not_exitcond_flatten24_mid_fu_793_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_18_fu_781_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_22_fu_884_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_888_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_32_fu_1102_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_5_fu_595_p2                       |    or    |      0|  0|   1|           1|           1|
    |exitcond_flatten24_not_fu_787_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten1_fu_711_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten2_fu_1032_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_535_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      1|  0| 375|         489|         489|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |   4|          9|    1|          9|
    |ap_reg_ppiten_pp0_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it3                |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_STREAM_TREADY  |   1|          2|    1|          2|
    |bias_address0                        |   4|          3|    4|         12|
    |bias_ce0                             |   1|          3|    1|          3|
    |ch1_phi_fu_363_p4                    |   2|          2|    2|          4|
    |ch1_reg_359                          |   2|          2|    2|          4|
    |ch_phi_fu_283_p4                     |   2|          2|    2|          4|
    |ch_reg_279                           |   2|          2|    2|          4|
    |feature_map_address0                 |  12|          3|   12|         36|
    |feature_map_ce0                      |   1|          3|    1|          3|
    |feature_map_we0                      |   1|          2|    1|          2|
    |filt4_reg_405                        |   4|          2|    4|          8|
    |filt5_phi_fu_431_p4                  |   4|          2|    4|          8|
    |filt5_reg_427                        |   4|          2|    4|          8|
    |filt_phi_fu_341_p4                   |   4|          2|    4|          8|
    |filt_reg_337                         |   4|          2|    4|          8|
    |filter_address0                      |  10|          3|   10|         30|
    |filter_ce0                           |   1|          3|    1|          3|
    |i2_phi_fu_385_p4                     |   3|          2|    3|          6|
    |i2_reg_381                           |   3|          2|    3|          6|
    |i6_phi_fu_454_p4                     |   5|          2|    5|         10|
    |i6_reg_450                           |   5|          2|    5|         10|
    |i_phi_fu_306_p4                      |   5|          2|    5|         10|
    |i_reg_302                            |   5|          2|    5|         10|
    |image_address0                       |  11|          3|   11|         33|
    |image_ce0                            |   1|          3|    1|          3|
    |indvar_flatten1_reg_268              |  11|          2|   11|         22|
    |indvar_flatten2_reg_326              |  10|          2|   10|         20|
    |indvar_flatten3_reg_348              |   7|          2|    7|         14|
    |indvar_flatten4_reg_370              |   6|          2|    6|         12|
    |indvar_flatten5_reg_416              |  12|          2|   12|         24|
    |indvar_flatten6_reg_439              |  10|          2|   10|         20|
    |indvar_flatten_reg_291               |  10|          2|   10|         20|
    |j3_phi_fu_397_p4                     |   3|          2|    3|          6|
    |j3_reg_393                           |   3|          2|    3|          6|
    |j7_phi_fu_466_p4                     |   5|          2|    5|         10|
    |j7_reg_462                           |   5|          2|    5|         10|
    |j_phi_fu_318_p4                      |   5|          2|    5|         10|
    |j_reg_314                            |   5|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 196|         99|  193|        434|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   8|   0|    8|          0|
    |ap_reg_ioackin_OUTPUT_STREAM_TREADY                                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it3                                               |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten1_reg_1230_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten4_reg_1278_pp1_it1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_reg_486_pp0_it1                                        |  32|   0|   32|          0|
    |ap_reg_ppstg_reg_486_pp1_it1                                        |  32|   0|   32|          0|
    |ch1_mid2_reg_1313                                                   |   2|   0|    2|          0|
    |ch1_reg_359                                                         |   2|   0|    2|          0|
    |ch_mid2_reg_1252                                                    |   2|   0|    2|          0|
    |ch_reg_279                                                          |   2|   0|    2|          0|
    |exitcond4_mid1_reg_1307                                             |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1230                                          |   1|   0|    1|          0|
    |exitcond_flatten24_mid_reg_1292                                     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1287                                          |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1278                                          |   1|   0|    1|          0|
    |exitcond_flatten5_reg_1366                                          |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1357                                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_1239                                           |   1|   0|    1|          0|
    |filt4_reg_405                                                       |   4|   0|    4|          0|
    |filt5_mid2_reg_1379                                                 |   4|   0|    4|          0|
    |filt5_reg_427                                                       |   4|   0|    4|          0|
    |filt_mid2_reg_1297                                                  |   4|   0|    4|          0|
    |filt_reg_337                                                        |   4|   0|    4|          0|
    |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i2_mid2_reg_1334                                                    |   3|   0|    3|          0|
    |i2_reg_381                                                          |   3|   0|    3|          0|
    |i6_mid2_reg_1395                                                    |   5|   0|    5|          0|
    |i6_reg_450                                                          |   5|   0|    5|          0|
    |i_mid2_reg_1267                                                     |   5|   0|    5|          0|
    |i_reg_302                                                           |   5|   0|    5|          0|
    |indvar_flatten1_reg_268                                             |  11|   0|   11|          0|
    |indvar_flatten2_reg_326                                             |  10|   0|   10|          0|
    |indvar_flatten3_reg_348                                             |   7|   0|    7|          0|
    |indvar_flatten4_reg_370                                             |   6|   0|    6|          0|
    |indvar_flatten5_reg_416                                             |  12|   0|   12|          0|
    |indvar_flatten6_reg_439                                             |  10|   0|   10|          0|
    |indvar_flatten_reg_291                                              |  10|   0|   10|          0|
    |j3_reg_393                                                          |   3|   0|    3|          0|
    |j7_mid2_reg_1389                                                    |   5|   0|    5|          0|
    |j7_reg_462                                                          |   5|   0|    5|          0|
    |j_1_reg_1273                                                        |   5|   0|    5|          0|
    |j_3_reg_1408                                                        |   5|   0|    5|          0|
    |j_mid2_reg_1262                                                     |   5|   0|    5|          0|
    |j_reg_314                                                           |   5|   0|    5|          0|
    |last_assign_reg_1418                                                |   1|   0|    1|          0|
    |reg_486                                                             |  32|   0|   32|          0|
    |tmp_18_reg_1302                                                     |   1|   0|    1|          0|
    |tmp_19_reg_1318                                                     |   8|   0|    8|          0|
    |tmp_28_reg_1339                                                     |  11|   0|   11|          0|
    |tmp_33_reg_1402                                                     |   9|   0|    9|          0|
    |tmp_3_reg_1257                                                      |   5|   0|    8|          3|
    |tmp_7_reg_1384                                                      |   8|   0|   12|          4|
    |exitcond_flatten6_reg_1357                                          |   0|   1|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 322|   1|  330|          7|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_done               | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|INPUT_STREAM_TDATA    |  in |   32|    axis    |      in_stream_data_V      |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |      in_stream_data_V      |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |      in_stream_dest_V      |    pointer   |
|INPUT_STREAM_TDEST    |  in |    5|    axis    |      in_stream_dest_V      |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |      in_stream_keep_V      |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |      in_stream_strb_V      |    pointer   |
|INPUT_STREAM_TUSER    |  in |    4|    axis    |      in_stream_user_V      |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |      in_stream_last_V      |    pointer   |
|INPUT_STREAM_TID      |  in |    5|    axis    |       in_stream_id_V       |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    |      out_stream_data_V     |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    5|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    |      out_stream_keep_V     |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    |      out_stream_strb_V     |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    4|    axis    |      out_stream_user_V     |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    |      out_stream_last_V     |    pointer   |
|OUTPUT_STREAM_TID     | out |    5|    axis    |       out_stream_id_V      |    pointer   |
+----------------------+-----+-----+------------+----------------------------+--------------+

