-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Dec  6 17:24:05 2021
-- Host        : F211-51 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top target_rom -prefix
--               target_rom_ target_rom_sim_netlist.vhdl
-- Design      : target_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
end target_rom_bindec;

architecture STRUCTURE of target_rom_bindec is
begin
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC
  );
end target_rom_blk_mem_gen_mux;

architecture STRUCTURE of target_rom_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[1]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[1]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[3]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[3]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end target_rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of target_rom_blk_mem_gen_prim_wrapper_init is
  signal \^ena_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_0 <= \^ena_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000055555555555555555550000000000000000000000000000",
      INIT_01 => X"0000005555555555555555555000000000000000000000000000000000000000",
      INIT_02 => X"5555555555555500000000000000000000000000000000000000000000000000",
      INIT_03 => X"5550000000000000000000000000000000000000000000000000000000055555",
      INIT_04 => X"0000000000000000000000000000000000000000000000005555555555555555",
      INIT_05 => X"0000000000000000000000000000000000000555555555555555555500000000",
      INIT_06 => X"00000000000000000000015555AAAAAAAAAAAAAAAAAAA5555400000000000000",
      INIT_07 => X"000000000015555AAAAAAAAAAAAAAAAAAA555540000000000000000000000000",
      INIT_08 => X"5555AAAAAAAAAAAAAAAAAAA55554000000000000000000000000000000000000",
      INIT_09 => X"AAAAAAAAAAAA5555400000000000000000000000000000000000000000000001",
      INIT_0A => X"0AAAABFF5500000000000000000000000000000000000000000015555AAAAAAA",
      INIT_0B => X"000000000000000000000000000000000000155556AAAA555555555555550000",
      INIT_0C => X"0000000000000000000000000155556AAAA5555555555555500000AAAABFF550",
      INIT_0D => X"00000000000000155556AAAA5555555555555500000AAAABFF55000000000000",
      INIT_0E => X"000155556AAAA5555555555555500000AAAABFF5500000000000000000000000",
      INIT_0F => X"AA5555555555555500000AAAABFF550000000000000000000000000000000000",
      INIT_10 => X"5555500000AAAAAAAAA5555500000000000000000000000000000000155556AA",
      INIT_11 => X"AAAAAAAA55555000000000000000000000000000055556AAAA95500555555555",
      INIT_12 => X"55000000000000000000000000000055556AAAA955005555555555555500000A",
      INIT_13 => X"000000000000000000055556AAAA955005555555555555500000AAAAAAAAA555",
      INIT_14 => X"0000000055556AAAA955005555555555555500000AAAAAAAAA55555000000000",
      INIT_15 => X"56AAAA955005555555555555500000AAAAAAAAA5555500000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFF555540000AA8005540000000000000000000000000555",
      INIT_17 => X"FFFFFFFF555540000AA8005540000000000000000000000155556A800002AAAA",
      INIT_18 => X"540000AA8005540000000000000000000000155556A800002AAAAFFFFFFFFFFF",
      INIT_19 => X"5540000000000000000000000155556A800002AAAAFFFFFFFFFFFFFFFFFFF555",
      INIT_1A => X"00000000000000155556A800002AAAAFFFFFFFFFFFFFFFFFFF555540000AA800",
      INIT_1B => X"015555AA80000003FFFFFFFFFAAAAAAAAA003FFFFFFC0000002AA55554000000",
      INIT_1C => X"00003FFFFFFFFFAAAAAAAAA003FFFFFFC0000002AA5555400000000000000000",
      INIT_1D => X"FFFAAAAAAAAA003FFFFFFC0000002AA5555400000000000000000015555AA800",
      INIT_1E => X"A003FFFFFFC0000002AA5555400000000000000000015555AA80000003FFFFFF",
      INIT_1F => X"0000002AA5555400000000000000000015555AA80000003FFFFFFFFFAAAAAAAA",
      INIT_20 => X"95555000000000000000015555AA80000003FFFFFFFFFAAAAAAAAA003FFFFFFC",
      INIT_21 => X"00000000556A800AAAABFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFAA",
      INIT_22 => X"A800AAAABFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFAA95555000000",
      INIT_23 => X"FFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFAA9555500000000000000556",
      INIT_24 => X"AAAAAAAAAAAAAAAAAAABFFFFFFFFFAA9555500000000000000556A800AAAABFF",
      INIT_25 => X"AAAAAAAABFFFFFFFFFAA9555500000000000000556A800AAAABFFFFEAAAAAAAA",
      INIT_26 => X"FFFFFFF556A95500000000000000556A800AAAABFFFFEAAAAAAAAAAAAAAAAAAA",
      INIT_27 => X"9550000000000000055402AAAAAABFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFF",
      INIT_28 => X"00000055402AAAAAABFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFF556A",
      INIT_29 => X"AAAAAABFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFF556A95500000000",
      INIT_2A => X"EAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFF556A9550000000000000055402",
      INIT_2B => X"AAAAAAAAAAAAAAAAABFFFFFFFFF556A9550000000000000055402AAAAAABFFFF",
      INIT_2C => X"AA555555555FFC00AAAAAAA5540000000000055402AAAAAABFFFFEAAAAAAAAAA",
      INIT_2D => X"FFC00AAAAAAA55400000000155AA80000003FD555555555AAAAAAAAAAAAAAAAA",
      INIT_2E => X"A55400000000155AA80000003FD555555555AAAAAAAAAAAAAAAAAAA555555555",
      INIT_2F => X"0155AA80000003FD555555555AAAAAAAAAAAAAAAAAAA555555555FFC00AAAAAA",
      INIT_30 => X"003FD555555555AAAAAAAAAAAAAAAAAAA555555555FFC00AAAAAAA5540000000",
      INIT_31 => X"555AAAAA55556AAAAAAAAA555555555003FFAAAAAAA55400000000155AA80000",
      INIT_32 => X"56AAAAAAAAA555555555003FFAAAAAAA554000000002AAAA80000FFC01555555",
      INIT_33 => X"555555555003FFAAAAAAA554000000002AAAA80000FFC01555555555AAAAA555",
      INIT_34 => X"3FFAAAAAAA554000000002AAAA80000FFC01555555555AAAAA55556AAAAAAAAA",
      INIT_35 => X"54000000002AAAA80000FFC01555555555AAAAA55556AAAAAAAAA55555555500",
      INIT_36 => X"AAAA80000FFC01555555555AAAAA55556AAAAAAAAA555555555003FFAAAAAAA5",
      INIT_37 => X"55555556AAAA00000AAAABFFFFAAAAAAAAAAAAAA00000FFC0155AA9540000002",
      INIT_38 => X"A00000AAAABFFFFAAAAAAAAAAAAAA00000FFC0155AA9540000156AA55557FF55",
      INIT_39 => X"FFFFAAAAAAAAAAAAAA00000FFC0155AA9540000156AA55557FF5555555556AAA",
      INIT_3A => X"AAAAAAA00000FFC0155AA9540000156AA55557FF5555555556AAAA00000AAAAB",
      INIT_3B => X"0FFC0155AA9540000156AA55557FF5555555556AAAA00000AAAABFFFFAAAAAAA",
      INIT_3C => X"540000156AA55557FF5555555556AAAA00000AAAABFFFFAAAAAAAAAAAAAA0000",
      INIT_3D => X"55557FF5555555556AA0000000FFFFFFFFFAAAAA00AAAAAAA00000FFC0155AA9",
      INIT_3E => X"555556AA0000000FFFFFFFFFAAAAA00AAAAAAA00000FFC0155AA9540000156AA",
      INIT_3F => X"0000FFFFFFFFFAAAAA00AAAAAAA00000FFC0155AA9540000156AA55557FF5555",
      INIT_40 => X"FFAAAAA00AAAAAAA00000FFC0155AA9540000156AA55557FF5555555556AA000",
      INIT_41 => X"2AA5555555FFC02AAAAAA95500156AA55557FF5555555556AA0000000FFFFFFF",
      INIT_42 => X"FC02AAAAAA95555556AAAABFFFF0000000AA95555003FF55557FFFFFFC000000",
      INIT_43 => X"5555556AAAABFFFF0000000AA95555003FF55557FFFFFFC0000002AA5555555F",
      INIT_44 => X"BFFFF0000000AA95555003FF55557FFFFFFC0000002AA5555555FFC02AAAAAA9",
      INIT_45 => X"0AA95555003FF55557FFFFFFC0000002AA5555555FFC02AAAAAA95555556AAAA",
      INIT_46 => X"FF55557FFFFFFC0000002AA5555555FFC02AAAAAA95555556AAAABFFFF000000",
      INIT_47 => X"003FF0000000AA55555003FEAAAAAA95555556AAAABFFFF0000000AA95555003",
      INIT_48 => X"0AA55555003FEAAAAAA955556A955AABFFFF0000000AA95555FFC0055557FFFF",
      INIT_49 => X"FEAAAAAA955556A955AABFFFF0000000AA95555FFC0055557FFFF003FF000000",
      INIT_4A => X"556A955AABFFFF0000000AA95555FFC0055557FFFF003FF0000000AA55555003",
      INIT_4B => X"FFF0000000AA95555FFC0055557FFFF003FF0000000AA55555003FEAAAAAA955",
      INIT_4C => X"A95555FFC0055557FFFF003FF0000000AA55555003FEAAAAAA955556A955AABF",
      INIT_4D => X"AAAAAAAAAAAAAAFFAABFFAAAAAAAAABFEAAAAAA955556A955AABFFFF0000000A",
      INIT_4E => X"AAAFFAABFFAAAAAAAAABFEAAAAAA955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAA",
      INIT_4F => X"AAAAAAAABFEAAAAAA955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAAAAAAAAAAA",
      INIT_50 => X"AAAAAA955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAAAAAAAAAAAAAAFFAABFFA",
      INIT_51 => X"6AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAAAAAAAAAAAAAAFFAABFFAAAAAAAAABFE",
      INIT_52 => X"FAAAAAAAAAAAAFFAAAAAAAAAAAAAAAAAAAFFAABFFAAAAAAAAABFEAAAAAA95555",
      INIT_53 => X"AAFFAAAAAAAAAAAAAAAAAAAFFAABFFAAAAAAAAABFEAAAAAA955556AAAAAABFFF",
      INIT_54 => X"AAAAAAAAAAAAFFAABFFAAAAAAAAABFEAAAAAA955556AAAAAABFFFFAAAAAAAAAA",
      INIT_55 => X"AFFAABFFAAAAAAAAABFEAAAAAA955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAA",
      INIT_56 => X"AAAAAABFEAAAAAA955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAAAAAAAAAAAAA",
      INIT_57 => X"556A955556AAAAAABFFFFAAAAAAAAAAAAFFAAAAAAAAAAAAAAAAAAAFFAABFFAAA",
      INIT_58 => X"955557FD5555556AA55555FF5555555AAAAA5555555FF00000AA55555557FD55",
      INIT_59 => X"5556AA55555FF5555555AAAAA5555555FF00000AA55555557FD55556A955556A",
      INIT_5A => X"FF5555555AAAAA5555555FF00000AA55555557FD55556A955556A955557FD555",
      INIT_5B => X"AAA5555555FF00000AA55555557FD55556A955556A955557FD5555556AA55555",
      INIT_5C => X"F00000AA55555557FD55556A955556A955557FD5555556AA55555FF5555555AA",
      INIT_5D => X"55557FD55556A955556A955557FD5555556AA55555FF5555555AAAAA5555555F",
      INIT_5E => X"6A955556A955557FD5555556AA55555FF5555555555555555555FF00000AA555",
      INIT_5F => X"5557FD5555556AA55555FF5555555555555555555FF00000AA55555557FD5555",
      INIT_60 => X"56AA55555FF5555555555555555555FF00000AA55555557FD55556A955556A95",
      INIT_61 => X"5555555555555555555FF00000AA55555557FD55556A955556A955557FD55555",
      INIT_62 => X"AAA003FF5555400AA55555003FC00002A955556A955557FD5555556AA55555FF",
      INIT_63 => X"5400AA55555003FC00002A955556AAAAAABFFFF00002AAAA80000FFFFFAAAAAA",
      INIT_64 => X"003FC00002A955556AAAAAABFFFF00002AAAA80000FFFFFAAAAAAAAA003FF555",
      INIT_65 => X"955556AAAAAABFFFF00002AAAA80000FFFFFAAAAAAAAA003FF5555400AA55555",
      INIT_66 => X"ABFFFF00002AAAA80000FFFFFAAAAAAAAA003FF5555400AA55555003FC00002A",
      INIT_67 => X"AAAA80000FFFFFAAAAAAAAA003FF5555400AA55555003FC00002A955556AAAAA",
      INIT_68 => X"FFFAAAAAAAFFFFC0055556AAFF55555FFC0000002A955556AAAAAABFFFF00002",
      INIT_69 => X"FFFC0055556AAFF55555FFC0000002A955557FEAAAABFFFF00002AAAA80000FF",
      INIT_6A => X"AAFF55555FFC0000002A955557FEAAAABFFFF00002AAAA80000FFFFFAAAAAAAF",
      INIT_6B => X"C0000002A955557FEAAAABFFFF00002AAAA80000FFFFFAAAAAAAFFFFC0055556",
      INIT_6C => X"5557FEAAAABFFFF00002AAAA80000FFFFFAAAAAAAFFFFC0055556AAFF55555FF",
      INIT_6D => X"FFFF00002AAAA80000FFFFFAAAAAAAFFFFC0055556AAFF55555FFC0000002A95",
      INIT_6E => X"002AA0000000FFFFFFFFFFFEAAAAAAAAAAA00000FFC0155AA95400557FEAAAAB",
      INIT_6F => X"0FFFFFFFFFFFEAAAAAAAAAAA00000FFC0155AA9540000156AA556ABFFAAAA800",
      INIT_70 => X"FEAAAAAAAAAAA00000FFC0155AA9540000156AA556ABFFAAAA800002AA000000",
      INIT_71 => X"AA00000FFC0155AA9540000156AA556ABFFAAAA800002AA0000000FFFFFFFFFF",
      INIT_72 => X"155AA9540000156AA556ABFFAAAA800002AA0000000FFFFFFFFFFFEAAAAAAAAA",
      INIT_73 => X"0156AA556ABFFAAAA800002AAAA0000000002AAAAAAAAAAAAAAAAAA00000FFC0",
      INIT_74 => X"FFAAAA800002AAAA0000000002AAAAAAAAAAAAAAAAAA00000FFC0155AA954000",
      INIT_75 => X"2AAAA0000000002AAAAAAAAAAAAAAAAAA00000FFC0155AA9540000156AA556AB",
      INIT_76 => X"0002AAAAAAAAAAAAAAAAAA00000FFC0155AA9540000156AA556ABFFAAAA80000",
      INIT_77 => X"AAAAAAAAAAA00000FFC0155AA9540000156AA556ABFFAAAA800002AAAA000000",
      INIT_78 => X"FFFFFAAAAAAAAA8000000156AA556ABFFAAAA800002AAAA0000000002AAAAAAA",
      INIT_79 => X"AAA8000000002AAAAAAAAAFFFFEAAAABFFFFAAAAAAAAAAAAAA002AAAAAABFFFF",
      INIT_7A => X"02AAAAAAAAAFFFFEAAAABFFFFAAAAAAAAAAAAAA002AAAAAABFFFFFFFFFAAAAAA",
      INIT_7B => X"FFFFEAAAABFFFFAAAAAAAAAAAAAA002AAAAAABFFFFFFFFFAAAAAAAAA80000000",
      INIT_7C => X"FFFAAAAAAAAAAAAAA002AAAAAABFFFFFFFFFAAAAAAAAA8000000002AAAAAAAAA",
      INIT_7D => X"AAAAAA002AAAAAABFFFFFFFFFAAAAAAAAA8000000002AAAAAAAAAFFFFEAAAABF",
      INIT_7E => X"AAAABFFFFFFFFFAAAAAAA554000000002AAAAAAAAAFFFFEAAAABFFFFAAAAAAAA",
      INIT_7F => X"FFFAAAAAAA55400000000155AAAAAAAFFFFEAAAABFFFFAAAAAAAAAAAA00AAAAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      O => \^ena_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \target_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \target_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \target_rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \target_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3333AAAAAAAAAA22222222222222CCCCAAAAAAAAAAAAAAAAAAA3333333337777",
      INIT_01 => X"1110000000000000000001111122222AAAAAAAAABBBBB7777AAAAAAAAAA33333",
      INIT_02 => X"222222CCCCAAAAAAAAAAAAAAAAAAA3333333337777733333AAAAAAAAA2222211",
      INIT_03 => X"111122222AAAAAAAAABBBBB7777AAAAAAAAAA333333333AAAAAAAAAA22222222",
      INIT_04 => X"AAAAAAA3333333337777733333AAAAAAAAA22222111110000000000000000001",
      INIT_05 => X"B7777AAAAAAAAAA333333333AAAAAAAAAA22222222222222CCCCAAAAAAAAAAAA",
      INIT_06 => X"3333AAAAAAAAA22222111110000000000000000001111122222AAAAAAAAABBBB",
      INIT_07 => X"33AAAAAAAAAA22222222222222CCCCAAAAAAAAAAAAAAAAAAA333333333777773",
      INIT_08 => X"00000000000000000001111122222AAAAAAAAABBBBB7777AAAAAAAAAA3333333",
      INIT_09 => X"666666665555555555555555555888887777DDDDDDDDDD444442222111110000",
      INIT_0A => X"0011111222244444DDDDDDDDD7777733333DDDDDDDDDDDDDDDDDDDDDDDDDDDD6",
      INIT_0B => X"55555888887777DDDDDDDDDD4444422221111100000000000000000000000000",
      INIT_0C => X"DDD7777733333DDDDDDDDDDDDDDDDDDDDDDDDDDDD66666666655555555555555",
      INIT_0D => X"DD44444222211111000000000000000000000000000011111222244444DDDDDD",
      INIT_0E => X"DDDDDDDDDDDDDDDDDDD6666666665555555555555555555888887777DDDDDDDD",
      INIT_0F => X"000000000000000000000011111222244444DDDDDDDDD7777733333DDDDDDDDD",
      INIT_10 => X"6666665555555555555555555888887777DDDDDDDDDD44444222211111000000",
      INIT_11 => X"11111222244444DDDDDDDDD7777733333DDDDDDDDDDDDDDDDDDDDDDDDDDDD666",
      INIT_12 => X"555777778888DDDDDDDDDD222224444111110000000000000000000000000000",
      INIT_13 => X"D3333377777DDDDDDDDDDDDDDDDDDDDDDDDDDDD6666666665555555555555555",
      INIT_14 => X"22222444411111000000000000000000000000000011111444422222DDDDDDDD",
      INIT_15 => X"DDDDDDDDDDDDDDDDD6666666665555555555555555555777778888DDDDDDDDDD",
      INIT_16 => X"0000000000000000000011111444422222DDDDDDDDD3333377777DDDDDDDDDDD",
      INIT_17 => X"66665555555555555555555777778888DDDDDDDDDD2222244441111100000000",
      INIT_18 => X"111444422222DDDDDDDDD3333377777DDDDDDDDDDDDDDDDDDDDDDDDDDDD66666",
      INIT_19 => X"5777778888DDDDDDDDDD22222444411111000000000000000000000000000011",
      INIT_1A => X"333377777DDDDDDDDDDDDDDDDDDDDDDDDDDDD666666666555555555555555555",
      INIT_1B => X"222444411111000000000000000000000000000011111444422222DDDDDDDDD3",
      INIT_1C => X"DDDDDDDDDDDDDDD6666666665555555555555555555777778888DDDDDDDDDD22",
      INIT_1D => X"00000000000000000011111444422222DDDDDDDDD3333377777DDDDDDDDDDDDD",
      INIT_1E => X"6633333777777777777776666666664444422222555551111000000000000000",
      INIT_1F => X"0111144444222224444444444444477777777777777888886666666666666666",
      INIT_20 => X"6666666644444222225555511110000000000000000000000000000000000000",
      INIT_21 => X"4444444777777777777778888866666666666666666633333777777777777776",
      INIT_22 => X"5111100000000000000000000000000000000000000111144444222224444444",
      INIT_23 => X"8888666666666666666666333337777777777777766666666644444222225555",
      INIT_24 => X"0000000000000000000001111444442222244444444444444777777777777778",
      INIT_25 => X"3333377777777777777666666666444442222255555111100000000000000000",
      INIT_26 => X"1114444422222444444444444447777777777777788888666666666666666666",
      INIT_27 => X"6666664444422222555551111000000000000000000000000000000000000001",
      INIT_28 => X"4444477777777777777888886666666666666666663333377777777777777666",
      INIT_29 => X"0000000000000000000000000000000000000000011114444422222444444444",
      INIT_2A => X"7777777777777777777777777333336666666666666666662222244444111110",
      INIT_2B => X"0000000000000000000000011111444442222444444444455555555588888777",
      INIT_2C => X"7773333366666666666666666622222444441111100000000000000000000000",
      INIT_2D => X"0111114444422224444444444555555555888887777777777777777777777777",
      INIT_2E => X"6666222224444411111000000000000000000000000000000000000000000000",
      INIT_2F => X"4445555555558888877777777777777777777777777773333366666666666666",
      INIT_30 => X"0000000000000000000000000000000000000000000111114444422224444444",
      INIT_31 => X"7777777777777777777777733333666666666666666666222224444411111000",
      INIT_32 => X"0000000000000000000001111144444222244444444445555555558888877777",
      INIT_33 => X"6666664444444442222222221111111111000000000000000000000000000000",
      INIT_34 => X"0000111111111222222222244444444455555555555555555553333333336666",
      INIT_35 => X"2211111111110000000000000000000000000000000000000000000000000000",
      INIT_36 => X"2444444444555555555555555555533333333366666666664444444442222222",
      INIT_37 => X"0000000000000000000000000000000000000000000000111111111222222222",
      INIT_38 => X"5555555333333333666666666644444444422222222211111111110000000000",
      INIT_39 => X"0000000000000000000000001111111112222222222444444444555555555555",
      INIT_3A => X"6666444444444222222222111111111100000000000000000000000000000000",
      INIT_3B => X"0011111111122222222224444444445555555555555555555333333333666666",
      INIT_3C => X"1111111111000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"4444444455555555555555555553333333336666666666444444444222222222",
      INIT_3E => X"0000000000000000000000000000000000000000000011111111122222222224",
      INIT_3F => X"5555533333333366666222222222222225555511110000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000111116666622222222222222555555555",
      INIT_41 => X"2222222222255555111100000000000000000000000000000000000000000000",
      INIT_42 => X"0000000001111166666222222222222225555555555555533333333366666222",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"2222222222255555555555555333333333666662222222222222255555111100",
      INIT_45 => X"0000000000000000000000000000000000000000000000000001111166666222",
      INIT_46 => X"5553333333336666622222222222222555551111000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000011111666662222222222222255555555555",
      INIT_48 => X"2222222225555511110000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000111116666622222222222222555555555555553333333336666622222",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"1111AAAAA2222222222222222222222222222333331111111110000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000011111",
      INIT_4D => X"2222222222222223333311111111100000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000111111111AAAAA2222222222222",
      INIT_4F => X"1111111000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"000000000000000111111111AAAAA22222222222222222222222222223333311",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"11AAAAA222222222222222222222222222233333111111111000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000001111111",
      INIT_54 => X"1111111111111111110000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000011111111111111111111",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000111111111111111111111111111111111111110000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"1111111111111111111111111111111111111100000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"1111111111111111000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000001111111111111111111111",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000011111111111111111111111111111111111111000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \target_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \target_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \target_rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \target_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"5000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000555555555555555555",
      INIT_0C => X"0000000000000000000000000000000000055555555555555555550000000000",
      INIT_0D => X"0000000000000000000000005555555555555555555000000000000000000000",
      INIT_0E => X"0000000000000555555555555555555500000000000000000000000000000000",
      INIT_0F => X"0055555555555555555550000000000000000000000000000000000000000000",
      INIT_10 => X"5555555555555540000000000000000000000000000000000000000000000000",
      INIT_11 => X"5554000000000000000000000000000000000000000000000000055555555555",
      INIT_12 => X"0000000000000000000000000000000000000000005555555555555555555555",
      INIT_13 => X"0000000000000000000000000000000555555555555555555555555540000000",
      INIT_14 => X"0000000000000000000055555555555555555555555554000000000000000000",
      INIT_15 => X"0000000005555555555555555555555555400000000000000000000000000000",
      INIT_16 => X"0015555555555555400555555555001550000000000000000000000000000000",
      INIT_17 => X"5555540055555555500155000000000000000000000000000000001555555555",
      INIT_18 => X"5555550015500000000000000000000000000000000155555555500155555555",
      INIT_19 => X"0000000000000000000000000000000015555555550015555555555555400555",
      INIT_1A => X"0000000000000000000001555555555001555555555555540055555555500155",
      INIT_1B => X"0001550015555555555555400555555555AA9555555555555540055400000000",
      INIT_1C => X"55555555555400555555555AA955555555555554005540000000000000000000",
      INIT_1D => X"400555555555AA95555555555555400554000000000000000000000015500155",
      INIT_1E => X"5AA9555555555555540055400000000000000000000001550015555555555555",
      INIT_1F => X"5555554005540000000000000000000000155001555555555555540055555555",
      INIT_20 => X"2A8000000000000000000001550015555555555555400555555555AA95555555",
      INIT_21 => X"00000000002ABFFAAAAAAA556AAAAAAAAAAAAAAAAAAAAAAAAAAA955000000000",
      INIT_22 => X"ABFFAAAAAAA556AAAAAAAAAAAAAAAAAAAAAAAAAAA9550000000002A800000000",
      INIT_23 => X"556AAAAAAAAAAAAAAAAAAAAAAAAAAA9550000000002A80000000000000000002",
      INIT_24 => X"AAAAAAAAAAAAAAAAAAA9550000000002A80000000000000000002ABFFAAAAAAA",
      INIT_25 => X"AAAAAAAA9550000000002A80000000000000000002ABFFAAAAAAA556AAAAAAAA",
      INIT_26 => X"5500000AA8000000000000000000002ABFFAAAAAAA556AAAAAAAAAAAAAAAAAAA",
      INIT_27 => X"00000000000000000003FEAAAAAA955AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA800",
      INIT_28 => X"000000003FEAAAAAA955AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8005500000AA80",
      INIT_29 => X"AAAAAA955AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8005500000AA8000000000000",
      INIT_2A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAA8005500000AA8000000000000000000003FE",
      INIT_2B => X"AAAAAAAAAAAAAAAAA8005500000AA8000000000000000000003FEAAAAAA955AA",
      INIT_2C => X"FFFFFFFFFFF556AA555540000000000000000003FEAAAAAA955AAAAAAAAAAAAA",
      INIT_2D => X"556AA5555400000000000000000015555AA95555557FFFFFFC00000000000003",
      INIT_2E => X"0000000000000000015555AA95555557FFFFFFC00000000000003FFFFFFFFFFF",
      INIT_2F => X"00000015555AA95555557FFFFFFC00000000000003FFFFFFFFFFF556AA555540",
      INIT_30 => X"AA95555557FFFFFFC00000000000003FFFFFFFFFFF556AA55554000000000000",
      INIT_31 => X"FFF003FFFFFFD5555FFC00FFFFFFFFFAA9555555400FFC000000000000015555",
      INIT_32 => X"FD5555FFC00FFFFFFFFFAA9555555400FFC000000001550015555556A955557F",
      INIT_33 => X"FFFFFFFFFAA9555555400FFC000000001550015555556A955557FFFF003FFFFF",
      INIT_34 => X"9555555400FFC000000001550015555556A955557FFFF003FFFFFFD5555FFC00",
      INIT_35 => X"FC000000001550015555556A955557FFFF003FFFFFFD5555FFC00FFFFFFFFFAA",
      INIT_36 => X"550015555556A955557FFFF003FFFFFFD5555FFC00FFFFFFFFFAA9555555400F",
      INIT_37 => X"5555555400005555555554000055555000015555555555555555000000000001",
      INIT_38 => X"0555555555400005555500001555555555555555500000000000000555555555",
      INIT_39 => X"0000555550000155555555555555550000000000000055555555555555554000",
      INIT_3A => X"0015555555555555555000000000000005555555555555555400005555555554",
      INIT_3B => X"5555555500000000000000555555555555555540000555555555400005555500",
      INIT_3C => X"0000000000055555555555555554000055555555540000555550000155555555",
      INIT_3D => X"5555555555555555400555555555555555555555550015555555555555555000",
      INIT_3E => X"5555540055555555555555555555555001555555555555555500000000000000",
      INIT_3F => X"5555555555555555555500155555555555555550000000000000055555555555",
      INIT_40 => X"5555555550015555555555555555000000000000005555555555555555400555",
      INIT_41 => X"4000055555556A95555400000000000555555555555555540055555555555555",
      INIT_42 => X"56A95555400000000000554015555555550015555AA955555540000556AA5555",
      INIT_43 => X"000000000554015555555550015555AA955555540000556AA555540000555555",
      INIT_44 => X"4015555555550015555AA955555540000556AA55554000055555556A95555400",
      INIT_45 => X"50015555AA955555540000556AA55554000055555556A9555540000000000055",
      INIT_46 => X"55555540000556AA55554000055555556A955554000000000005540155555555",
      INIT_47 => X"AA95555555550055555AA9555555400000000000554015555555550015555AA9",
      INIT_48 => X"50055555AA9555555400000000000555540055555550015555556AA555540000",
      INIT_49 => X"555555400000000000555540055555550015555556AA555540000AA955555555",
      INIT_4A => X"0000000555540055555550015555556AA555540000AA95555555550055555AA9",
      INIT_4B => X"40055555550015555556AA555540000AA95555555550055555AA955555540000",
      INIT_4C => X"015555556AA555540000AA95555555550055555AA95555554000000000005555",
      INIT_4D => X"AAAAAAAAAAAAAA55AA80000AAAAAAA956AAAA800000000000555540055555550",
      INIT_4E => X"AAA55AA80000AAAAAAA956AAAA8000000002AAAA95400AAAA800AAAAA55AAAAA",
      INIT_4F => X"0AAAAAAA956AAAA8000000002AAAA95400AAAA800AAAAA55AAAAAAAAAAAAAAAA",
      INIT_50 => X"AAAA8000000002AAAA95400AAAA800AAAAA55AAAAAAAAAAAAAAAAAAA55AA8000",
      INIT_51 => X"002AAAA95400AAAA800AAAAA55AAAAAAAAAAAAAAAAAAA55AA80000AAAAAAA956",
      INIT_52 => X"0AAAA800AAAAA55AAAAAAA00000AAAAAAA55AA80000AAAAAAA956AAAA8000000",
      INIT_53 => X"AA55AAAAAAA00000AAAAAAA55AA80000AAAAAAA956AAAA8000000002AAAA9540",
      INIT_54 => X"00000AAAAAAA55AA80000AAAAAAA956AAAA8000000002AAAA95400AAAA800AAA",
      INIT_55 => X"A55AA80000AAAAAAA956AAAA8000000002AAAA95400AAAA800AAAAA55AAAAAAA",
      INIT_56 => X"AAAAAA956AAAA8000000002AAAA95400AAAA800AAAAA55AAAAAAA00000AAAAAA",
      INIT_57 => X"FFC000000002AAAA95400AAAA800AAAAA55AAAAAAA00000AAAAAAA55AA80000A",
      INIT_58 => X"15555557FFFFFFC00FFFFF55FFFFFFF00000FFFFFFF55555550055555FFD57FF",
      INIT_59 => X"FFFC00FFFFF55FFFFFFF00000FFFFFFF55555550055555FFD57FFFFC00000000",
      INIT_5A => X"55FFFFFFF00000FFFFFFF55555550055555FFD57FFFFC0000000015555557FFF",
      INIT_5B => X"000FFFFFFF55555550055555FFD57FFFFC0000000015555557FFFFFFC00FFFFF",
      INIT_5C => X"5555550055555FFD57FFFFC0000000015555557FFFFFFC00FFFFF55FFFFFFF00",
      INIT_5D => X"55FFD57FFFFC0000000015555557FFFFFFC00FFFFF55FFFFFFF00000FFFFFFF5",
      INIT_5E => X"C0000000015555557FFFFFFC00FFFFF55FFFFFFFFFFFFFFFFFFF555555500555",
      INIT_5F => X"555557FFFFFFC00FFFFF55FFFFFFFFFFFFFFFFFFF55555550055555FFD57FFFF",
      INIT_60 => X"FC00FFFFF55FFFFFFFFFFFFFFFFFFF55555550055555FFD57FFFFC0000000015",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFF55555550055555FFD57FFFFC0000000015555557FFFFF",
      INIT_62 => X"555AA95555555550055555AA955555540000000015555557FFFFFFC00FFFFF55",
      INIT_63 => X"55550055555AA955555540000000015555554005555555001555555400555555",
      INIT_64 => X"AA955555540000000015555554005555555001555555400555555555AA955555",
      INIT_65 => X"000000015555554005555555001555555400555555555AA95555555550055555",
      INIT_66 => X"5554005555555001555555400555555555AA95555555550055555AA955555540",
      INIT_67 => X"55001555555400555555555AA95555555550055555AA95555554000000001555",
      INIT_68 => X"155555555500556AA5555400FF55555556A95555400000000155555540055555",
      INIT_69 => X"0556AA5555400FF55555556A9555540000000000055401555555555001555500",
      INIT_6A => X"00FF55555556A955554000000000005540155555555500155550015555555550",
      INIT_6B => X"6A9555540000000000055401555555555001555500155555555500556AA55554",
      INIT_6C => X"0000000055401555555555001555500155555555500556AA5555400FF5555555",
      INIT_6D => X"01555555555001555500155555555500556AA5555400FF55555556A955554000",
      INIT_6E => X"5540055555555555555550015555001555555555555555500000000000000554",
      INIT_6F => X"5555555555001555500155555555555555550000000000000055555555555555",
      INIT_70 => X"0155550015555555555555555000000000000005555555555555555400555555",
      INIT_71 => X"5555555555555500000000000000555555555555555540055555555555555550",
      INIT_72 => X"5550000000000000055555555555555554005555555555555555001555500155",
      INIT_73 => X"0000005555555555555555400005555555555555555555000015555555555555",
      INIT_74 => X"5555555555540000555555555555555555500001555555555555555500000000",
      INIT_75 => X"4000055555555555555555550000155555555555555550000000000000055555",
      INIT_76 => X"5555555555555000015555555555555555000000000000005555555555555555",
      INIT_77 => X"5500001555555555555555500000000000000555555555555555540000555555",
      INIT_78 => X"00155AAAA800AA80000000000055555555555555554000055555555555555555",
      INIT_79 => X"0AA8000000002AA002AAAA556AAAAAA8000000000AAAAAAAAAFFC00AAAA80000",
      INIT_7A => X"02AA002AAAA556AAAAAA8000000000AAAAAAAAAFFC00AAAA8000000155AAAA80",
      INIT_7B => X"556AAAAAA8000000000AAAAAAAAAFFC00AAAA8000000155AAAA800AA80000000",
      INIT_7C => X"00000000AAAAAAAAAFFC00AAAA8000000155AAAA800AA8000000002AA002AAAA",
      INIT_7D => X"AAAAAAFFC00AAAA8000000155AAAA800AA8000000002AA002AAAA556AAAAAA80",
      INIT_7E => X"AAAA8000055400AAAA800000000000002AA002AAAA556AAAAAA8000000000AAA",
      INIT_7F => X"400AAAA80000000000000000002AAAAAA956AAAA80000AAAAA0000000FFAAAAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end target_rom_blk_mem_gen_prim_width;

architecture STRUCTURE of target_rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.target_rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \target_rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \target_rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \target_rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \target_rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\target_rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(3 downto 0) => DOADO(3 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \target_rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \target_rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \target_rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \target_rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\target_rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end target_rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of target_rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ram_douta : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ramloop[0].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.target_rom_bindec
     port map (
      addra(1 downto 0) => addra(14 downto 13),
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\has_mux_a.A\: entity work.target_rom_blk_mem_gen_mux
     port map (
      DOADO(3) => \ramloop[1].ram.r_n_0\,
      DOADO(2) => \ramloop[1].ram.r_n_1\,
      DOADO(1) => \ramloop[1].ram.r_n_2\,
      DOADO(0) => \ramloop[1].ram.r_n_3\,
      addra(1 downto 0) => addra(14 downto 13),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      \douta[1]\(1 downto 0) => ram_douta(1 downto 0),
      \douta[3]\(1) => \ramloop[2].ram.r_n_0\,
      \douta[3]\(0) => \ramloop[2].ram.r_n_1\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.target_rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0) => ram_douta(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => \ramloop[0].ram.r_n_2\
    );
\ramloop[1].ram.r\: entity work.\target_rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(3) => \ramloop[1].ram.r_n_0\,
      DOADO(2) => \ramloop[1].ram.r_n_1\,
      DOADO(1) => \ramloop[1].ram.r_n_2\,
      DOADO(0) => \ramloop[1].ram.r_n_3\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\ramloop[2].ram.r\: entity work.\target_rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end target_rom_blk_mem_gen_top;

architecture STRUCTURE of target_rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.target_rom_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end target_rom_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of target_rom_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.target_rom_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of target_rom_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of target_rom_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of target_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of target_rom_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of target_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of target_rom_blk_mem_gen_v8_4_3 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of target_rom_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of target_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of target_rom_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of target_rom_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     3.904325 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of target_rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of target_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of target_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of target_rom_blk_mem_gen_v8_4_3 : entity is "target_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of target_rom_blk_mem_gen_v8_4_3 : entity is "target_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of target_rom_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of target_rom_blk_mem_gen_v8_4_3 : entity is 22500;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of target_rom_blk_mem_gen_v8_4_3 : entity is 22500;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of target_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of target_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of target_rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of target_rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of target_rom_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of target_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of target_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of target_rom_blk_mem_gen_v8_4_3 : entity is 22500;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of target_rom_blk_mem_gen_v8_4_3 : entity is 22500;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of target_rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of target_rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of target_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of target_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of target_rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of target_rom_blk_mem_gen_v8_4_3 : entity is "yes";
end target_rom_blk_mem_gen_v8_4_3;

architecture STRUCTURE of target_rom_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.target_rom_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity target_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of target_rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of target_rom : entity is "target_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of target_rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of target_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end target_rom;

architecture STRUCTURE of target_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.904325 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "target_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "target_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 22500;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 22500;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 22500;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 22500;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.target_rom_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
