
*** Running vivado
    with args -log PmodOLEDCtrl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PmodOLEDCtrl.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PmodOLEDCtrl.tcl -notrace
Command: link_design -top PmodOLEDCtrl -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/sources_1/ip/charLib/charLib.dcp' for cell 'Example/CHAR_LIB_COMP'
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.965 ; gain = 315.949 ; free physical = 104 ; free virtual = 5822
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.980 ; gain = 51.016 ; free physical = 118 ; free virtual = 5821

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2853f35ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2020.543 ; gain = 449.562 ; free physical = 110 ; free virtual = 5437

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2217d229e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 100 ; free virtual = 5437
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2217d229e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 99 ; free virtual = 5437
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d3b02aee

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 99 ; free virtual = 5437
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d3b02aee

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 106 ; free virtual = 5436
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 241dde9ef

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 123 ; free virtual = 5434
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 241dde9ef

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 123 ; free virtual = 5435
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 123 ; free virtual = 5435
Ending Logic Optimization Task | Checksum: 241dde9ef

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2020.543 ; gain = 0.000 ; free physical = 123 ; free virtual = 5435

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.273 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 241dde9ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 180 ; free virtual = 5430
Ending Power Optimization Task | Checksum: 241dde9ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 226.145 ; free physical = 183 ; free virtual = 5434

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 241dde9ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 183 ; free virtual = 5434
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2246.688 ; gain = 726.723 ; free physical = 182 ; free virtual = 5435
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 171 ; free virtual = 5432
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PmodOLEDCtrl_drc_opted.rpt -pb PmodOLEDCtrl_drc_opted.pb -rpx PmodOLEDCtrl_drc_opted.rpx
Command: report_drc -file PmodOLEDCtrl_drc_opted.rpt -pb PmodOLEDCtrl_drc_opted.pb -rpx PmodOLEDCtrl_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 144 ; free virtual = 5474
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1632bc502

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 144 ; free virtual = 5474
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 144 ; free virtual = 5474

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3f431a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 124 ; free virtual = 5469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 148bf29dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 122 ; free virtual = 5467

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 148bf29dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 121 ; free virtual = 5467
Phase 1 Placer Initialization | Checksum: 148bf29dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 122 ; free virtual = 5467

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19cd1c449

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 117 ; free virtual = 5465

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 103 ; free virtual = 5456

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2083977cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 103 ; free virtual = 5456
Phase 2 Global Placement | Checksum: 1d8701b7b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 102 ; free virtual = 5456

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d8701b7b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 102 ; free virtual = 5456

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146f31647

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 100 ; free virtual = 5455

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a028f13c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 100 ; free virtual = 5455

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a028f13c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 100 ; free virtual = 5455

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16288588f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5453

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fff3b319

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5453

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fff3b319

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5453
Phase 3 Detail Placement | Checksum: 1fff3b319

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5453

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 242eb2206

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 242eb2206

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 117 ; free virtual = 5454
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.550. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2210dee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5454
Phase 4.1 Post Commit Optimization | Checksum: 2210dee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5454

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2210dee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5455

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2210dee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5455

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 27e5661c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27e5661c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 118 ; free virtual = 5455
Ending Placer Task | Checksum: 1a5a51a28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 128 ; free virtual = 5465
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 128 ; free virtual = 5465
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 122 ; free virtual = 5461
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PmodOLEDCtrl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 115 ; free virtual = 5452
INFO: [runtcl-4] Executing : report_utilization -file PmodOLEDCtrl_utilization_placed.rpt -pb PmodOLEDCtrl_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 119 ; free virtual = 5461
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 131 ; free virtual = 5458
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bf01e139 ConstDB: 0 ShapeSum: e6a338ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b86c1e18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5279
Post Restoration Checksum: NetGraph: bd036aeb NumContArr: fb68b32d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b86c1e18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 111 ; free virtual = 5285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b86c1e18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 114 ; free virtual = 5262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b86c1e18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 114 ; free virtual = 5263
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1629cf8a1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 113 ; free virtual = 5266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.470  | TNS=0.000  | WHS=-0.192 | THS=-6.374 |

Phase 2 Router Initialization | Checksum: 1e345f936

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 110 ; free virtual = 5265

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17bf12cab

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.280  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1941e50cb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.280  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17a8c018c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267
Phase 4 Rip-up And Reroute | Checksum: 17a8c018c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17a8c018c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17a8c018c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267
Phase 5 Delay and Skew Optimization | Checksum: 17a8c018c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 109 ; free virtual = 5267

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e1186a0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.430  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b58ed23

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5266
Phase 6 Post Hold Fix | Checksum: 19b58ed23

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300818 %
  Global Horizontal Routing Utilization  = 0.0471602 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d3887407

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5267

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d3887407

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 107 ; free virtual = 5266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e03b0f65

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 107 ; free virtual = 5266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.430  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e03b0f65

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 107 ; free virtual = 5268
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 122 ; free virtual = 5285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 112 ; free virtual = 5286
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2246.688 ; gain = 0.000 ; free physical = 108 ; free virtual = 5278
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PmodOLEDCtrl_drc_routed.rpt -pb PmodOLEDCtrl_drc_routed.pb -rpx PmodOLEDCtrl_drc_routed.rpx
Command: report_drc -file PmodOLEDCtrl_drc_routed.rpt -pb PmodOLEDCtrl_drc_routed.pb -rpx PmodOLEDCtrl_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PmodOLEDCtrl_methodology_drc_routed.rpt -pb PmodOLEDCtrl_methodology_drc_routed.pb -rpx PmodOLEDCtrl_methodology_drc_routed.rpx
Command: report_methodology -file PmodOLEDCtrl_methodology_drc_routed.rpt -pb PmodOLEDCtrl_methodology_drc_routed.pb -rpx PmodOLEDCtrl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/PmodOLEDCtrl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PmodOLEDCtrl_power_routed.rpt -pb PmodOLEDCtrl_power_summary_routed.pb -rpx PmodOLEDCtrl_power_routed.rpx
Command: report_power -file PmodOLEDCtrl_power_routed.rpt -pb PmodOLEDCtrl_power_summary_routed.pb -rpx PmodOLEDCtrl_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PmodOLEDCtrl_route_status.rpt -pb PmodOLEDCtrl_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -pb PmodOLEDCtrl_timing_summary_routed.pb -rpx PmodOLEDCtrl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PmodOLEDCtrl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PmodOLEDCtrl_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PmodOLEDCtrl_bus_skew_routed.rpt -pb PmodOLEDCtrl_bus_skew_routed.pb -rpx PmodOLEDCtrl_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force PmodOLEDCtrl.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PmodOLEDCtrl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andres/ZedBoard-Proyects/OLEDController/OLEDController.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct 14 14:59:48 2018. For additional details about this file, please refer to the WebTalk help file at /home/andres/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2549.051 ; gain = 293.355 ; free physical = 371 ; free virtual = 5226
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 14:59:48 2018...
