
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401380 <tigetstr@plt+0x60>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <errx@plt>:
  401280:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <iswprint@plt>:
  401290:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <printf@plt>:
  4012a0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <__errno_location@plt>:
  4012b0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <getenv@plt>:
  4012c0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <gettext@plt>:
  4012d0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 415000 <tigetstr@plt+0x13ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	mov	x29, #0x0                   	// #0
  401334:	mov	x30, #0x0                   	// #0
  401338:	mov	x5, x0
  40133c:	ldr	x1, [sp]
  401340:	add	x2, sp, #0x8
  401344:	mov	x6, sp
  401348:	movz	x0, #0x0, lsl #48
  40134c:	movk	x0, #0x0, lsl #32
  401350:	movk	x0, #0x40, lsl #16
  401354:	movk	x0, #0x1870
  401358:	movz	x3, #0x0, lsl #48
  40135c:	movk	x3, #0x0, lsl #32
  401360:	movk	x3, #0x40, lsl #16
  401364:	movk	x3, #0x37a8
  401368:	movz	x4, #0x0, lsl #48
  40136c:	movk	x4, #0x0, lsl #32
  401370:	movk	x4, #0x40, lsl #16
  401374:	movk	x4, #0x3828
  401378:	bl	401180 <__libc_start_main@plt>
  40137c:	bl	401200 <abort@plt>
  401380:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401384:	ldr	x0, [x0, #4064]
  401388:	cbz	x0, 401390 <tigetstr@plt+0x70>
  40138c:	b	4011e0 <__gmon_start__@plt>
  401390:	ret
  401394:	stp	x29, x30, [sp, #-32]!
  401398:	mov	x29, sp
  40139c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4013a0:	add	x0, x0, #0x168
  4013a4:	str	x0, [sp, #24]
  4013a8:	ldr	x0, [sp, #24]
  4013ac:	str	x0, [sp, #24]
  4013b0:	ldr	x1, [sp, #24]
  4013b4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4013b8:	add	x0, x0, #0x168
  4013bc:	cmp	x1, x0
  4013c0:	b.eq	4013fc <tigetstr@plt+0xdc>  // b.none
  4013c4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4013c8:	add	x0, x0, #0x858
  4013cc:	ldr	x0, [x0]
  4013d0:	str	x0, [sp, #16]
  4013d4:	ldr	x0, [sp, #16]
  4013d8:	str	x0, [sp, #16]
  4013dc:	ldr	x0, [sp, #16]
  4013e0:	cmp	x0, #0x0
  4013e4:	b.eq	401400 <tigetstr@plt+0xe0>  // b.none
  4013e8:	ldr	x1, [sp, #16]
  4013ec:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4013f0:	add	x0, x0, #0x168
  4013f4:	blr	x1
  4013f8:	b	401400 <tigetstr@plt+0xe0>
  4013fc:	nop
  401400:	ldp	x29, x30, [sp], #32
  401404:	ret
  401408:	stp	x29, x30, [sp, #-48]!
  40140c:	mov	x29, sp
  401410:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401414:	add	x0, x0, #0x168
  401418:	str	x0, [sp, #40]
  40141c:	ldr	x0, [sp, #40]
  401420:	str	x0, [sp, #40]
  401424:	ldr	x1, [sp, #40]
  401428:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40142c:	add	x0, x0, #0x168
  401430:	sub	x0, x1, x0
  401434:	asr	x0, x0, #3
  401438:	lsr	x1, x0, #63
  40143c:	add	x0, x1, x0
  401440:	asr	x0, x0, #1
  401444:	str	x0, [sp, #32]
  401448:	ldr	x0, [sp, #32]
  40144c:	cmp	x0, #0x0
  401450:	b.eq	401490 <tigetstr@plt+0x170>  // b.none
  401454:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401458:	add	x0, x0, #0x860
  40145c:	ldr	x0, [x0]
  401460:	str	x0, [sp, #24]
  401464:	ldr	x0, [sp, #24]
  401468:	str	x0, [sp, #24]
  40146c:	ldr	x0, [sp, #24]
  401470:	cmp	x0, #0x0
  401474:	b.eq	401494 <tigetstr@plt+0x174>  // b.none
  401478:	ldr	x2, [sp, #24]
  40147c:	ldr	x1, [sp, #32]
  401480:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401484:	add	x0, x0, #0x168
  401488:	blr	x2
  40148c:	b	401494 <tigetstr@plt+0x174>
  401490:	nop
  401494:	ldp	x29, x30, [sp], #48
  401498:	ret
  40149c:	stp	x29, x30, [sp, #-16]!
  4014a0:	mov	x29, sp
  4014a4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4014a8:	add	x0, x0, #0x198
  4014ac:	ldrb	w0, [x0]
  4014b0:	and	x0, x0, #0xff
  4014b4:	cmp	x0, #0x0
  4014b8:	b.ne	4014d4 <tigetstr@plt+0x1b4>  // b.any
  4014bc:	bl	401394 <tigetstr@plt+0x74>
  4014c0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4014c4:	add	x0, x0, #0x198
  4014c8:	mov	w1, #0x1                   	// #1
  4014cc:	strb	w1, [x0]
  4014d0:	b	4014d8 <tigetstr@plt+0x1b8>
  4014d4:	nop
  4014d8:	ldp	x29, x30, [sp], #16
  4014dc:	ret
  4014e0:	stp	x29, x30, [sp, #-16]!
  4014e4:	mov	x29, sp
  4014e8:	bl	401408 <tigetstr@plt+0xe8>
  4014ec:	nop
  4014f0:	ldp	x29, x30, [sp], #16
  4014f4:	ret
  4014f8:	stp	x29, x30, [sp, #-48]!
  4014fc:	mov	x29, sp
  401500:	str	x0, [sp, #24]
  401504:	str	x1, [sp, #16]
  401508:	ldr	x1, [sp, #16]
  40150c:	ldr	x0, [sp, #24]
  401510:	bl	4011c0 <realloc@plt>
  401514:	str	x0, [sp, #40]
  401518:	ldr	x0, [sp, #40]
  40151c:	cmp	x0, #0x0
  401520:	b.ne	401544 <tigetstr@plt+0x224>  // b.any
  401524:	ldr	x0, [sp, #16]
  401528:	cmp	x0, #0x0
  40152c:	b.eq	401544 <tigetstr@plt+0x224>  // b.none
  401530:	ldr	x2, [sp, #16]
  401534:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401538:	add	x1, x0, #0x868
  40153c:	mov	w0, #0x1                   	// #1
  401540:	bl	4012f0 <err@plt>
  401544:	ldr	x0, [sp, #40]
  401548:	ldp	x29, x30, [sp], #48
  40154c:	ret
  401550:	stp	x29, x30, [sp, #-48]!
  401554:	mov	x29, sp
  401558:	str	x0, [sp, #24]
  40155c:	str	x1, [sp, #16]
  401560:	ldr	x1, [sp, #16]
  401564:	ldr	x0, [sp, #24]
  401568:	bl	4011b0 <calloc@plt>
  40156c:	str	x0, [sp, #40]
  401570:	ldr	x0, [sp, #40]
  401574:	cmp	x0, #0x0
  401578:	b.ne	4015a8 <tigetstr@plt+0x288>  // b.any
  40157c:	ldr	x0, [sp, #16]
  401580:	cmp	x0, #0x0
  401584:	b.eq	4015a8 <tigetstr@plt+0x288>  // b.none
  401588:	ldr	x0, [sp, #24]
  40158c:	cmp	x0, #0x0
  401590:	b.eq	4015a8 <tigetstr@plt+0x288>  // b.none
  401594:	ldr	x2, [sp, #16]
  401598:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40159c:	add	x1, x0, #0x868
  4015a0:	mov	w0, #0x1                   	// #1
  4015a4:	bl	4012f0 <err@plt>
  4015a8:	ldr	x0, [sp, #40]
  4015ac:	ldp	x29, x30, [sp], #48
  4015b0:	ret
  4015b4:	stp	x29, x30, [sp, #-48]!
  4015b8:	mov	x29, sp
  4015bc:	str	x0, [sp, #24]
  4015c0:	bl	4012b0 <__errno_location@plt>
  4015c4:	str	wzr, [x0]
  4015c8:	ldr	x0, [sp, #24]
  4015cc:	bl	401310 <ferror@plt>
  4015d0:	cmp	w0, #0x0
  4015d4:	b.ne	401630 <tigetstr@plt+0x310>  // b.any
  4015d8:	ldr	x0, [sp, #24]
  4015dc:	bl	401250 <fflush@plt>
  4015e0:	cmp	w0, #0x0
  4015e4:	b.ne	401630 <tigetstr@plt+0x310>  // b.any
  4015e8:	ldr	x0, [sp, #24]
  4015ec:	bl	401110 <fileno@plt>
  4015f0:	str	w0, [sp, #44]
  4015f4:	ldr	w0, [sp, #44]
  4015f8:	cmp	w0, #0x0
  4015fc:	b.lt	401638 <tigetstr@plt+0x318>  // b.tstop
  401600:	ldr	w0, [sp, #44]
  401604:	bl	4010b0 <dup@plt>
  401608:	str	w0, [sp, #44]
  40160c:	ldr	w0, [sp, #44]
  401610:	cmp	w0, #0x0
  401614:	b.lt	401638 <tigetstr@plt+0x318>  // b.tstop
  401618:	ldr	w0, [sp, #44]
  40161c:	bl	4011d0 <close@plt>
  401620:	cmp	w0, #0x0
  401624:	b.ne	401638 <tigetstr@plt+0x318>  // b.any
  401628:	mov	w0, #0x0                   	// #0
  40162c:	b	401658 <tigetstr@plt+0x338>
  401630:	nop
  401634:	b	40163c <tigetstr@plt+0x31c>
  401638:	nop
  40163c:	bl	4012b0 <__errno_location@plt>
  401640:	ldr	w0, [x0]
  401644:	cmp	w0, #0x9
  401648:	b.ne	401654 <tigetstr@plt+0x334>  // b.any
  40164c:	mov	w0, #0x0                   	// #0
  401650:	b	401658 <tigetstr@plt+0x338>
  401654:	mov	w0, #0xffffffff            	// #-1
  401658:	ldp	x29, x30, [sp], #48
  40165c:	ret
  401660:	stp	x29, x30, [sp, #-16]!
  401664:	mov	x29, sp
  401668:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40166c:	add	x0, x0, #0x180
  401670:	ldr	x0, [x0]
  401674:	bl	4015b4 <tigetstr@plt+0x294>
  401678:	cmp	w0, #0x0
  40167c:	b.eq	4016cc <tigetstr@plt+0x3ac>  // b.none
  401680:	bl	4012b0 <__errno_location@plt>
  401684:	ldr	w0, [x0]
  401688:	cmp	w0, #0x20
  40168c:	b.eq	4016cc <tigetstr@plt+0x3ac>  // b.none
  401690:	bl	4012b0 <__errno_location@plt>
  401694:	ldr	w0, [x0]
  401698:	cmp	w0, #0x0
  40169c:	b.eq	4016b4 <tigetstr@plt+0x394>  // b.none
  4016a0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4016a4:	add	x0, x0, #0x888
  4016a8:	bl	4012d0 <gettext@plt>
  4016ac:	bl	401230 <warn@plt>
  4016b0:	b	4016c4 <tigetstr@plt+0x3a4>
  4016b4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4016b8:	add	x0, x0, #0x888
  4016bc:	bl	4012d0 <gettext@plt>
  4016c0:	bl	401260 <warnx@plt>
  4016c4:	mov	w0, #0x1                   	// #1
  4016c8:	bl	401080 <_exit@plt>
  4016cc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4016d0:	add	x0, x0, #0x168
  4016d4:	ldr	x0, [x0]
  4016d8:	bl	4015b4 <tigetstr@plt+0x294>
  4016dc:	cmp	w0, #0x0
  4016e0:	b.eq	4016ec <tigetstr@plt+0x3cc>  // b.none
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	bl	401080 <_exit@plt>
  4016ec:	nop
  4016f0:	ldp	x29, x30, [sp], #16
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-16]!
  4016fc:	mov	x29, sp
  401700:	adrp	x0, 401000 <_exit@plt-0x80>
  401704:	add	x0, x0, #0x660
  401708:	bl	403830 <tigetstr@plt+0x2510>
  40170c:	nop
  401710:	ldp	x29, x30, [sp], #16
  401714:	ret
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	str	w0, [sp, #28]
  401724:	ldr	w0, [sp, #28]
  401728:	bl	401100 <putwchar@plt>
  40172c:	cmn	w0, #0x1
  401730:	b.ne	40173c <tigetstr@plt+0x41c>  // b.any
  401734:	mov	w0, #0xffffffff            	// #-1
  401738:	b	401740 <tigetstr@plt+0x420>
  40173c:	ldr	w0, [sp, #28]
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	stp	x29, x30, [sp, #-48]!
  40174c:	mov	x29, sp
  401750:	str	x19, [sp, #16]
  401754:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401758:	add	x0, x0, #0x180
  40175c:	ldr	x0, [x0]
  401760:	str	x0, [sp, #40]
  401764:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401768:	add	x0, x0, #0x898
  40176c:	bl	4012d0 <gettext@plt>
  401770:	ldr	x1, [sp, #40]
  401774:	bl	401090 <fputs@plt>
  401778:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40177c:	add	x0, x0, #0x8a8
  401780:	bl	4012d0 <gettext@plt>
  401784:	mov	x1, x0
  401788:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40178c:	add	x0, x0, #0x190
  401790:	ldr	x0, [x0]
  401794:	mov	x2, x0
  401798:	ldr	x0, [sp, #40]
  40179c:	bl	4012e0 <fprintf@plt>
  4017a0:	ldr	x1, [sp, #40]
  4017a4:	mov	w0, #0xa                   	// #10
  4017a8:	bl	4010f0 <fputc@plt>
  4017ac:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4017b0:	add	x0, x0, #0x8c8
  4017b4:	bl	4012d0 <gettext@plt>
  4017b8:	ldr	x1, [sp, #40]
  4017bc:	bl	401090 <fputs@plt>
  4017c0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4017c4:	add	x0, x0, #0x8e0
  4017c8:	bl	4012d0 <gettext@plt>
  4017cc:	ldr	x1, [sp, #40]
  4017d0:	bl	401090 <fputs@plt>
  4017d4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4017d8:	add	x0, x0, #0x8f0
  4017dc:	bl	4012d0 <gettext@plt>
  4017e0:	ldr	x1, [sp, #40]
  4017e4:	bl	401090 <fputs@plt>
  4017e8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4017ec:	add	x0, x0, #0x938
  4017f0:	bl	4012d0 <gettext@plt>
  4017f4:	ldr	x1, [sp, #40]
  4017f8:	bl	401090 <fputs@plt>
  4017fc:	ldr	x1, [sp, #40]
  401800:	mov	w0, #0xa                   	// #10
  401804:	bl	4010f0 <fputc@plt>
  401808:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40180c:	add	x0, x0, #0x988
  401810:	bl	4012d0 <gettext@plt>
  401814:	mov	x19, x0
  401818:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40181c:	add	x0, x0, #0x9a0
  401820:	bl	4012d0 <gettext@plt>
  401824:	mov	x4, x0
  401828:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40182c:	add	x3, x0, #0x9b0
  401830:	mov	x2, x19
  401834:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401838:	add	x1, x0, #0x9c0
  40183c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401840:	add	x0, x0, #0x9d0
  401844:	bl	4012a0 <printf@plt>
  401848:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40184c:	add	x0, x0, #0x9e8
  401850:	bl	4012d0 <gettext@plt>
  401854:	mov	x2, x0
  401858:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40185c:	add	x1, x0, #0xa08
  401860:	mov	x0, x2
  401864:	bl	4012a0 <printf@plt>
  401868:	mov	w0, #0x0                   	// #0
  40186c:	bl	4010a0 <exit@plt>
  401870:	stp	x29, x30, [sp, #-96]!
  401874:	mov	x29, sp
  401878:	str	x19, [sp, #16]
  40187c:	str	w0, [sp, #44]
  401880:	str	x1, [sp, #32]
  401884:	str	wzr, [sp, #92]
  401888:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40188c:	add	x1, x0, #0xa10
  401890:	mov	w0, #0x6                   	// #6
  401894:	bl	401300 <setlocale@plt>
  401898:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40189c:	add	x1, x0, #0xa18
  4018a0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018a4:	add	x0, x0, #0xa30
  4018a8:	bl	401160 <bindtextdomain@plt>
  4018ac:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018b0:	add	x0, x0, #0xa30
  4018b4:	bl	401210 <textdomain@plt>
  4018b8:	bl	4016f8 <tigetstr@plt+0x3d8>
  4018bc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018c0:	add	x1, x0, #0x754
  4018c4:	mov	w0, #0x2                   	// #2
  4018c8:	bl	401120 <signal@plt>
  4018cc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018d0:	add	x1, x0, #0x754
  4018d4:	mov	w0, #0xf                   	// #15
  4018d8:	bl	401120 <signal@plt>
  4018dc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018e0:	add	x0, x0, #0xa40
  4018e4:	bl	4012c0 <getenv@plt>
  4018e8:	str	x0, [sp, #80]
  4018ec:	b	4019f8 <tigetstr@plt+0x6d8>
  4018f0:	ldr	w0, [sp, #76]
  4018f4:	cmp	w0, #0x74
  4018f8:	b.eq	401954 <tigetstr@plt+0x634>  // b.none
  4018fc:	ldr	w0, [sp, #76]
  401900:	cmp	w0, #0x74
  401904:	b.gt	4019bc <tigetstr@plt+0x69c>
  401908:	ldr	w0, [sp, #76]
  40190c:	cmp	w0, #0x69
  401910:	b.eq	401970 <tigetstr@plt+0x650>  // b.none
  401914:	ldr	w0, [sp, #76]
  401918:	cmp	w0, #0x69
  40191c:	b.gt	4019bc <tigetstr@plt+0x69c>
  401920:	ldr	w0, [sp, #76]
  401924:	cmp	w0, #0x68
  401928:	b.eq	4019b8 <tigetstr@plt+0x698>  // b.none
  40192c:	ldr	w0, [sp, #76]
  401930:	cmp	w0, #0x68
  401934:	b.gt	4019bc <tigetstr@plt+0x69c>
  401938:	ldr	w0, [sp, #76]
  40193c:	cmp	w0, #0x54
  401940:	b.eq	401954 <tigetstr@plt+0x634>  // b.none
  401944:	ldr	w0, [sp, #76]
  401948:	cmp	w0, #0x56
  40194c:	b.eq	401984 <tigetstr@plt+0x664>  // b.none
  401950:	b	4019bc <tigetstr@plt+0x69c>
  401954:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401958:	add	x0, x0, #0x170
  40195c:	ldr	x0, [x0]
  401960:	str	x0, [sp, #80]
  401964:	mov	w0, #0x1                   	// #1
  401968:	str	w0, [sp, #92]
  40196c:	b	4019f8 <tigetstr@plt+0x6d8>
  401970:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401974:	add	x0, x0, #0x228
  401978:	mov	w1, #0x1                   	// #1
  40197c:	str	w1, [x0]
  401980:	b	4019f8 <tigetstr@plt+0x6d8>
  401984:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401988:	add	x0, x0, #0xa48
  40198c:	bl	4012d0 <gettext@plt>
  401990:	mov	x3, x0
  401994:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401998:	add	x0, x0, #0x190
  40199c:	ldr	x1, [x0]
  4019a0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4019a4:	add	x2, x0, #0xa58
  4019a8:	mov	x0, x3
  4019ac:	bl	4012a0 <printf@plt>
  4019b0:	mov	w0, #0x0                   	// #0
  4019b4:	bl	4010a0 <exit@plt>
  4019b8:	bl	401748 <tigetstr@plt+0x428>
  4019bc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4019c0:	add	x0, x0, #0x168
  4019c4:	ldr	x19, [x0]
  4019c8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4019cc:	add	x0, x0, #0xa70
  4019d0:	bl	4012d0 <gettext@plt>
  4019d4:	mov	x1, x0
  4019d8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4019dc:	add	x0, x0, #0x190
  4019e0:	ldr	x0, [x0]
  4019e4:	mov	x2, x0
  4019e8:	mov	x0, x19
  4019ec:	bl	4012e0 <fprintf@plt>
  4019f0:	mov	w0, #0x1                   	// #1
  4019f4:	bl	4010a0 <exit@plt>
  4019f8:	mov	x4, #0x0                   	// #0
  4019fc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401a00:	add	x3, x0, #0xc08
  401a04:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401a08:	add	x2, x0, #0xa98
  401a0c:	ldr	x1, [sp, #32]
  401a10:	ldr	w0, [sp, #44]
  401a14:	bl	401220 <getopt_long@plt>
  401a18:	str	w0, [sp, #76]
  401a1c:	ldr	w0, [sp, #76]
  401a20:	cmn	w0, #0x1
  401a24:	b.ne	4018f0 <tigetstr@plt+0x5d0>  // b.any
  401a28:	add	x0, sp, #0x3c
  401a2c:	mov	x2, x0
  401a30:	mov	w1, #0x1                   	// #1
  401a34:	ldr	x0, [sp, #80]
  401a38:	bl	4010c0 <setupterm@plt>
  401a3c:	ldr	w0, [sp, #60]
  401a40:	cmp	w0, #0x0
  401a44:	b.eq	401a60 <tigetstr@plt+0x740>  // b.none
  401a48:	cmp	w0, #0x1
  401a4c:	b.eq	401a98 <tigetstr@plt+0x778>  // b.none
  401a50:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401a54:	add	x0, x0, #0xaa0
  401a58:	bl	4012d0 <gettext@plt>
  401a5c:	bl	401260 <warnx@plt>
  401a60:	ldr	w0, [sp, #92]
  401a64:	cmp	w0, #0x0
  401a68:	b.eq	401a80 <tigetstr@plt+0x760>  // b.none
  401a6c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401a70:	add	x0, x0, #0xac0
  401a74:	bl	4012d0 <gettext@plt>
  401a78:	ldr	x1, [sp, #80]
  401a7c:	bl	401260 <warnx@plt>
  401a80:	mov	x2, #0x0                   	// #0
  401a84:	mov	w1, #0x1                   	// #1
  401a88:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401a8c:	add	x0, x0, #0xaf8
  401a90:	bl	4010c0 <setupterm@plt>
  401a94:	b	401a9c <tigetstr@plt+0x77c>
  401a98:	nop
  401a9c:	bl	402ffc <tigetstr@plt+0x1cdc>
  401aa0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401aa4:	add	x0, x0, #0xb00
  401aa8:	bl	401190 <tigetflag@plt>
  401aac:	cmp	w0, #0x0
  401ab0:	b.eq	401ac8 <tigetstr@plt+0x7a8>  // b.none
  401ab4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ab8:	add	x0, x0, #0x1e8
  401abc:	ldr	x0, [x0]
  401ac0:	cmp	x0, #0x0
  401ac4:	b.eq	401b04 <tigetstr@plt+0x7e4>  // b.none
  401ac8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401acc:	add	x0, x0, #0xb08
  401ad0:	bl	401190 <tigetflag@plt>
  401ad4:	cmp	w0, #0x0
  401ad8:	b.eq	401b14 <tigetstr@plt+0x7f4>  // b.none
  401adc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ae0:	add	x0, x0, #0x1d0
  401ae4:	ldr	x0, [x0]
  401ae8:	cmp	x0, #0x0
  401aec:	b.ne	401b14 <tigetstr@plt+0x7f4>  // b.any
  401af0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401af4:	add	x0, x0, #0x1f8
  401af8:	ldr	x0, [x0]
  401afc:	cmp	x0, #0x0
  401b00:	b.ne	401b14 <tigetstr@plt+0x7f4>  // b.any
  401b04:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401b08:	add	x0, x0, #0x1a4
  401b0c:	mov	w1, #0x1                   	// #1
  401b10:	str	w1, [x0]
  401b14:	bl	402e6c <tigetstr@plt+0x1b4c>
  401b18:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401b1c:	add	x0, x0, #0x178
  401b20:	ldr	w0, [x0]
  401b24:	ldr	w1, [sp, #44]
  401b28:	cmp	w1, w0
  401b2c:	b.ne	401bf0 <tigetstr@plt+0x8d0>  // b.any
  401b30:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401b34:	add	x0, x0, #0x188
  401b38:	ldr	x0, [x0]
  401b3c:	bl	401e04 <tigetstr@plt+0xae4>
  401b40:	b	401c08 <tigetstr@plt+0x8e8>
  401b44:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401b48:	add	x0, x0, #0x178
  401b4c:	ldr	w0, [x0]
  401b50:	sxtw	x0, w0
  401b54:	lsl	x0, x0, #3
  401b58:	ldr	x1, [sp, #32]
  401b5c:	add	x0, x1, x0
  401b60:	ldr	x2, [x0]
  401b64:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401b68:	add	x1, x0, #0xb10
  401b6c:	mov	x0, x2
  401b70:	bl	401140 <fopen@plt>
  401b74:	str	x0, [sp, #64]
  401b78:	ldr	x0, [sp, #64]
  401b7c:	cmp	x0, #0x0
  401b80:	b.ne	401bc4 <tigetstr@plt+0x8a4>  // b.any
  401b84:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401b88:	add	x0, x0, #0xb18
  401b8c:	bl	4012d0 <gettext@plt>
  401b90:	mov	x3, x0
  401b94:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401b98:	add	x0, x0, #0x178
  401b9c:	ldr	w0, [x0]
  401ba0:	sxtw	x0, w0
  401ba4:	lsl	x0, x0, #3
  401ba8:	ldr	x1, [sp, #32]
  401bac:	add	x0, x1, x0
  401bb0:	ldr	x0, [x0]
  401bb4:	mov	x2, x0
  401bb8:	mov	x1, x3
  401bbc:	mov	w0, #0x1                   	// #1
  401bc0:	bl	4012f0 <err@plt>
  401bc4:	ldr	x0, [sp, #64]
  401bc8:	bl	401e04 <tigetstr@plt+0xae4>
  401bcc:	ldr	x0, [sp, #64]
  401bd0:	bl	401130 <fclose@plt>
  401bd4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401bd8:	add	x0, x0, #0x178
  401bdc:	ldr	w0, [x0]
  401be0:	add	w1, w0, #0x1
  401be4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401be8:	add	x0, x0, #0x178
  401bec:	str	w1, [x0]
  401bf0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401bf4:	add	x0, x0, #0x178
  401bf8:	ldr	w0, [x0]
  401bfc:	ldr	w1, [sp, #44]
  401c00:	cmp	w1, w0
  401c04:	b.gt	401b44 <tigetstr@plt+0x824>
  401c08:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401c0c:	add	x0, x0, #0x208
  401c10:	ldr	x0, [x0]
  401c14:	bl	401240 <free@plt>
  401c18:	mov	w0, #0x0                   	// #0
  401c1c:	ldr	x19, [sp, #16]
  401c20:	ldp	x29, x30, [sp], #96
  401c24:	ret
  401c28:	stp	x29, x30, [sp, #-48]!
  401c2c:	mov	x29, sp
  401c30:	str	x0, [sp, #24]
  401c34:	ldr	x0, [sp, #24]
  401c38:	bl	4011f0 <getwc@plt>
  401c3c:	str	w0, [sp, #44]
  401c40:	ldr	w0, [sp, #44]
  401c44:	cmp	w0, #0x39
  401c48:	b.eq	401d28 <tigetstr@plt+0xa08>  // b.none
  401c4c:	ldr	w0, [sp, #44]
  401c50:	cmp	w0, #0x39
  401c54:	b.hi	401dec <tigetstr@plt+0xacc>  // b.pmore
  401c58:	ldr	w0, [sp, #44]
  401c5c:	cmp	w0, #0x37
  401c60:	b.eq	401de0 <tigetstr@plt+0xac0>  // b.none
  401c64:	ldr	w0, [sp, #44]
  401c68:	cmp	w0, #0x38
  401c6c:	b.ne	401dec <tigetstr@plt+0xacc>  // b.any
  401c70:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401c74:	add	x0, x0, #0x220
  401c78:	ldr	w0, [x0]
  401c7c:	cmp	w0, #0x0
  401c80:	b.ne	401cc0 <tigetstr@plt+0x9a0>  // b.any
  401c84:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401c88:	add	x0, x0, #0x21c
  401c8c:	ldr	w0, [x0]
  401c90:	orr	w1, w0, #0x2
  401c94:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401c98:	add	x0, x0, #0x21c
  401c9c:	str	w1, [x0]
  401ca0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ca4:	add	x0, x0, #0x220
  401ca8:	ldr	w0, [x0]
  401cac:	sub	w1, w0, #0x1
  401cb0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401cb4:	add	x0, x0, #0x220
  401cb8:	str	w1, [x0]
  401cbc:	b	401d20 <tigetstr@plt+0xa00>
  401cc0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401cc4:	add	x0, x0, #0x220
  401cc8:	ldr	w0, [x0]
  401ccc:	cmp	w0, #0x0
  401cd0:	b.le	401d10 <tigetstr@plt+0x9f0>
  401cd4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401cd8:	add	x0, x0, #0x21c
  401cdc:	ldr	w0, [x0]
  401ce0:	and	w1, w0, #0xfffffffb
  401ce4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ce8:	add	x0, x0, #0x21c
  401cec:	str	w1, [x0]
  401cf0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401cf4:	add	x0, x0, #0x220
  401cf8:	ldr	w0, [x0]
  401cfc:	sub	w1, w0, #0x1
  401d00:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d04:	add	x0, x0, #0x220
  401d08:	str	w1, [x0]
  401d0c:	b	401d20 <tigetstr@plt+0xa00>
  401d10:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d14:	add	x0, x0, #0x220
  401d18:	str	wzr, [x0]
  401d1c:	bl	402f8c <tigetstr@plt+0x1c6c>
  401d20:	mov	w0, #0x0                   	// #0
  401d24:	b	401dfc <tigetstr@plt+0xadc>
  401d28:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d2c:	add	x0, x0, #0x220
  401d30:	ldr	w0, [x0]
  401d34:	cmp	w0, #0x0
  401d38:	b.ne	401d78 <tigetstr@plt+0xa58>  // b.any
  401d3c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d40:	add	x0, x0, #0x21c
  401d44:	ldr	w0, [x0]
  401d48:	orr	w1, w0, #0x4
  401d4c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d50:	add	x0, x0, #0x21c
  401d54:	str	w1, [x0]
  401d58:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d5c:	add	x0, x0, #0x220
  401d60:	ldr	w0, [x0]
  401d64:	add	w1, w0, #0x1
  401d68:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d6c:	add	x0, x0, #0x220
  401d70:	str	w1, [x0]
  401d74:	b	401dd8 <tigetstr@plt+0xab8>
  401d78:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d7c:	add	x0, x0, #0x220
  401d80:	ldr	w0, [x0]
  401d84:	cmp	w0, #0x0
  401d88:	b.ge	401dc8 <tigetstr@plt+0xaa8>  // b.tcont
  401d8c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401d90:	add	x0, x0, #0x21c
  401d94:	ldr	w0, [x0]
  401d98:	and	w1, w0, #0xfffffffd
  401d9c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401da0:	add	x0, x0, #0x21c
  401da4:	str	w1, [x0]
  401da8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401dac:	add	x0, x0, #0x220
  401db0:	ldr	w0, [x0]
  401db4:	add	w1, w0, #0x1
  401db8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401dbc:	add	x0, x0, #0x220
  401dc0:	str	w1, [x0]
  401dc4:	b	401dd8 <tigetstr@plt+0xab8>
  401dc8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401dcc:	add	x0, x0, #0x220
  401dd0:	str	wzr, [x0]
  401dd4:	bl	402f3c <tigetstr@plt+0x1c1c>
  401dd8:	mov	w0, #0x0                   	// #0
  401ddc:	b	401dfc <tigetstr@plt+0xadc>
  401de0:	bl	402f8c <tigetstr@plt+0x1c6c>
  401de4:	mov	w0, #0x0                   	// #0
  401de8:	b	401dfc <tigetstr@plt+0xadc>
  401dec:	ldr	x1, [sp, #24]
  401df0:	ldr	w0, [sp, #44]
  401df4:	bl	401170 <ungetwc@plt>
  401df8:	mov	w0, #0x1                   	// #1
  401dfc:	ldp	x29, x30, [sp], #48
  401e00:	ret
  401e04:	stp	x29, x30, [sp, #-48]!
  401e08:	mov	x29, sp
  401e0c:	str	x0, [sp, #24]
  401e10:	b	402788 <tigetstr@plt+0x1468>
  401e14:	ldr	w0, [sp, #36]
  401e18:	cmp	w0, #0x5f
  401e1c:	b.eq	401fac <tigetstr@plt+0xc8c>  // b.none
  401e20:	ldr	w0, [sp, #36]
  401e24:	cmp	w0, #0x5f
  401e28:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401e2c:	ldr	w0, [sp, #36]
  401e30:	cmp	w0, #0x20
  401e34:	b.eq	402200 <tigetstr@plt+0xee0>  // b.none
  401e38:	ldr	w0, [sp, #36]
  401e3c:	cmp	w0, #0x20
  401e40:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401e44:	ldr	w0, [sp, #36]
  401e48:	cmp	w0, #0x1b
  401e4c:	b.eq	401f70 <tigetstr@plt+0xc50>  // b.none
  401e50:	ldr	w0, [sp, #36]
  401e54:	cmp	w0, #0x1b
  401e58:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401e5c:	ldr	w0, [sp, #36]
  401e60:	cmp	w0, #0xf
  401e64:	b.eq	401f50 <tigetstr@plt+0xc30>  // b.none
  401e68:	ldr	w0, [sp, #36]
  401e6c:	cmp	w0, #0xf
  401e70:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401e74:	ldr	w0, [sp, #36]
  401e78:	cmp	w0, #0xe
  401e7c:	b.eq	401f30 <tigetstr@plt+0xc10>  // b.none
  401e80:	ldr	w0, [sp, #36]
  401e84:	cmp	w0, #0xe
  401e88:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401e8c:	ldr	w0, [sp, #36]
  401e90:	cmp	w0, #0xd
  401e94:	b.eq	401f24 <tigetstr@plt+0xc04>  // b.none
  401e98:	ldr	w0, [sp, #36]
  401e9c:	cmp	w0, #0xd
  401ea0:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401ea4:	ldr	w0, [sp, #36]
  401ea8:	cmp	w0, #0xc
  401eac:	b.eq	402220 <tigetstr@plt+0xf00>  // b.none
  401eb0:	ldr	w0, [sp, #36]
  401eb4:	cmp	w0, #0xc
  401eb8:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401ebc:	ldr	w0, [sp, #36]
  401ec0:	cmp	w0, #0xa
  401ec4:	b.eq	402218 <tigetstr@plt+0xef8>  // b.none
  401ec8:	ldr	w0, [sp, #36]
  401ecc:	cmp	w0, #0xa
  401ed0:	b.hi	402230 <tigetstr@plt+0xf10>  // b.pmore
  401ed4:	ldr	w0, [sp, #36]
  401ed8:	cmp	w0, #0x8
  401edc:	b.eq	401ef0 <tigetstr@plt+0xbd0>  // b.none
  401ee0:	ldr	w0, [sp, #36]
  401ee4:	cmp	w0, #0x9
  401ee8:	b.eq	401f08 <tigetstr@plt+0xbe8>  // b.none
  401eec:	b	402230 <tigetstr@plt+0xf10>
  401ef0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ef4:	add	x0, x0, #0x214
  401ef8:	ldr	w0, [x0]
  401efc:	sub	w0, w0, #0x1
  401f00:	bl	4035d0 <tigetstr@plt+0x22b0>
  401f04:	b	402788 <tigetstr@plt+0x1468>
  401f08:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401f0c:	add	x0, x0, #0x214
  401f10:	ldr	w0, [x0]
  401f14:	add	w0, w0, #0x8
  401f18:	and	w0, w0, #0xfffffff8
  401f1c:	bl	4035d0 <tigetstr@plt+0x22b0>
  401f20:	b	402788 <tigetstr@plt+0x1468>
  401f24:	mov	w0, #0x0                   	// #0
  401f28:	bl	4035d0 <tigetstr@plt+0x22b0>
  401f2c:	b	402788 <tigetstr@plt+0x1468>
  401f30:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401f34:	add	x0, x0, #0x21c
  401f38:	ldr	w0, [x0]
  401f3c:	orr	w1, w0, #0x1
  401f40:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401f44:	add	x0, x0, #0x21c
  401f48:	str	w1, [x0]
  401f4c:	b	402788 <tigetstr@plt+0x1468>
  401f50:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401f54:	add	x0, x0, #0x21c
  401f58:	ldr	w0, [x0]
  401f5c:	and	w1, w0, #0xfffffffe
  401f60:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401f64:	add	x0, x0, #0x21c
  401f68:	str	w1, [x0]
  401f6c:	b	402788 <tigetstr@plt+0x1468>
  401f70:	ldr	x0, [sp, #24]
  401f74:	bl	401c28 <tigetstr@plt+0x908>
  401f78:	cmp	w0, #0x0
  401f7c:	b.eq	402788 <tigetstr@plt+0x1468>  // b.none
  401f80:	ldr	x0, [sp, #24]
  401f84:	bl	4011f0 <getwc@plt>
  401f88:	str	w0, [sp, #36]
  401f8c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401f90:	add	x0, x0, #0xb28
  401f94:	bl	4012d0 <gettext@plt>
  401f98:	ldr	w3, [sp, #36]
  401f9c:	mov	w2, #0x1b                  	// #27
  401fa0:	mov	x1, x0
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	bl	401280 <errx@plt>
  401fac:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401fb0:	add	x0, x0, #0x208
  401fb4:	ldr	x2, [x0]
  401fb8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401fbc:	add	x0, x0, #0x214
  401fc0:	ldr	w0, [x0]
  401fc4:	sxtw	x1, w0
  401fc8:	mov	x0, x1
  401fcc:	lsl	x0, x0, #1
  401fd0:	add	x0, x0, x1
  401fd4:	lsl	x0, x0, #2
  401fd8:	add	x0, x2, x0
  401fdc:	ldr	w0, [x0, #4]
  401fe0:	cmp	w0, #0x0
  401fe4:	b.ne	402044 <tigetstr@plt+0xd24>  // b.any
  401fe8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401fec:	add	x0, x0, #0x208
  401ff0:	ldr	x2, [x0]
  401ff4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  401ff8:	add	x0, x0, #0x214
  401ffc:	ldr	w0, [x0]
  402000:	sxtw	x1, w0
  402004:	mov	x0, x1
  402008:	lsl	x0, x0, #1
  40200c:	add	x0, x0, x1
  402010:	lsl	x0, x0, #2
  402014:	add	x0, x2, x0
  402018:	ldr	w0, [x0, #8]
  40201c:	cmp	w0, #0x0
  402020:	b.ge	402190 <tigetstr@plt+0xe70>  // b.tcont
  402024:	b	402044 <tigetstr@plt+0xd24>
  402028:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40202c:	add	x0, x0, #0x214
  402030:	ldr	w0, [x0]
  402034:	sub	w1, w0, #0x1
  402038:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40203c:	add	x0, x0, #0x214
  402040:	str	w1, [x0]
  402044:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402048:	add	x0, x0, #0x214
  40204c:	ldr	w0, [x0]
  402050:	cmp	w0, #0x0
  402054:	b.le	402094 <tigetstr@plt+0xd74>
  402058:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40205c:	add	x0, x0, #0x208
  402060:	ldr	x2, [x0]
  402064:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402068:	add	x0, x0, #0x214
  40206c:	ldr	w0, [x0]
  402070:	sxtw	x1, w0
  402074:	mov	x0, x1
  402078:	lsl	x0, x0, #1
  40207c:	add	x0, x0, x1
  402080:	lsl	x0, x0, #2
  402084:	add	x0, x2, x0
  402088:	ldr	w0, [x0, #8]
  40208c:	cmp	w0, #0x0
  402090:	b.lt	402028 <tigetstr@plt+0xd08>  // b.tstop
  402094:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402098:	add	x0, x0, #0x208
  40209c:	ldr	x2, [x0]
  4020a0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4020a4:	add	x0, x0, #0x214
  4020a8:	ldr	w0, [x0]
  4020ac:	sxtw	x1, w0
  4020b0:	mov	x0, x1
  4020b4:	lsl	x0, x0, #1
  4020b8:	add	x0, x0, x1
  4020bc:	lsl	x0, x0, #2
  4020c0:	add	x0, x2, x0
  4020c4:	ldr	w0, [x0, #8]
  4020c8:	str	w0, [sp, #40]
  4020cc:	str	wzr, [sp, #44]
  4020d0:	b	40216c <tigetstr@plt+0xe4c>
  4020d4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4020d8:	add	x0, x0, #0x208
  4020dc:	ldr	x3, [x0]
  4020e0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4020e4:	add	x0, x0, #0x214
  4020e8:	ldr	w1, [x0]
  4020ec:	add	w2, w1, #0x1
  4020f0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4020f4:	add	x0, x0, #0x214
  4020f8:	str	w2, [x0]
  4020fc:	sxtw	x2, w1
  402100:	mov	x0, x2
  402104:	lsl	x0, x0, #1
  402108:	add	x0, x0, x2
  40210c:	lsl	x0, x0, #2
  402110:	add	x0, x3, x0
  402114:	ldrsb	w3, [x0]
  402118:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40211c:	add	x0, x0, #0x21c
  402120:	ldr	w0, [x0]
  402124:	sxtb	w0, w0
  402128:	orr	w0, w0, #0x8
  40212c:	sxtb	w2, w0
  402130:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402134:	add	x0, x0, #0x208
  402138:	ldr	x4, [x0]
  40213c:	sxtw	x1, w1
  402140:	mov	x0, x1
  402144:	lsl	x0, x0, #1
  402148:	add	x0, x0, x1
  40214c:	lsl	x0, x0, #2
  402150:	add	x0, x4, x0
  402154:	orr	w1, w3, w2
  402158:	sxtb	w1, w1
  40215c:	strb	w1, [x0]
  402160:	ldr	w0, [sp, #44]
  402164:	add	w0, w0, #0x1
  402168:	str	w0, [sp, #44]
  40216c:	ldr	w1, [sp, #44]
  402170:	ldr	w0, [sp, #40]
  402174:	cmp	w1, w0
  402178:	b.lt	4020d4 <tigetstr@plt+0xdb4>  // b.tstop
  40217c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402180:	add	x0, x0, #0x214
  402184:	ldr	w0, [x0]
  402188:	bl	4035d0 <tigetstr@plt+0x22b0>
  40218c:	b	402788 <tigetstr@plt+0x1468>
  402190:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402194:	add	x0, x0, #0x208
  402198:	ldr	x2, [x0]
  40219c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4021a0:	add	x0, x0, #0x214
  4021a4:	ldr	w0, [x0]
  4021a8:	sxtw	x1, w0
  4021ac:	mov	x0, x1
  4021b0:	lsl	x0, x0, #1
  4021b4:	add	x0, x0, x1
  4021b8:	lsl	x0, x0, #2
  4021bc:	add	x0, x2, x0
  4021c0:	mov	w1, #0x5f                  	// #95
  4021c4:	str	w1, [x0, #4]
  4021c8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4021cc:	add	x0, x0, #0x208
  4021d0:	ldr	x2, [x0]
  4021d4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4021d8:	add	x0, x0, #0x214
  4021dc:	ldr	w0, [x0]
  4021e0:	sxtw	x1, w0
  4021e4:	mov	x0, x1
  4021e8:	lsl	x0, x0, #1
  4021ec:	add	x0, x0, x1
  4021f0:	lsl	x0, x0, #2
  4021f4:	add	x0, x2, x0
  4021f8:	mov	w1, #0x1                   	// #1
  4021fc:	str	w1, [x0, #8]
  402200:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402204:	add	x0, x0, #0x214
  402208:	ldr	w0, [x0]
  40220c:	add	w0, w0, #0x1
  402210:	bl	4035d0 <tigetstr@plt+0x22b0>
  402214:	b	402788 <tigetstr@plt+0x1468>
  402218:	bl	4027c4 <tigetstr@plt+0x14a4>
  40221c:	b	402788 <tigetstr@plt+0x1468>
  402220:	bl	4027c4 <tigetstr@plt+0x14a4>
  402224:	mov	w0, #0xc                   	// #12
  402228:	bl	401100 <putwchar@plt>
  40222c:	b	402788 <tigetstr@plt+0x1468>
  402230:	ldr	w0, [sp, #36]
  402234:	bl	401290 <iswprint@plt>
  402238:	cmp	w0, #0x0
  40223c:	b.ne	402244 <tigetstr@plt+0xf24>  // b.any
  402240:	b	402788 <tigetstr@plt+0x1468>
  402244:	ldr	w0, [sp, #36]
  402248:	bl	401150 <wcwidth@plt>
  40224c:	str	w0, [sp, #40]
  402250:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402254:	add	x0, x0, #0x214
  402258:	ldr	w1, [x0]
  40225c:	ldr	w0, [sp, #40]
  402260:	add	w0, w1, w0
  402264:	bl	40364c <tigetstr@plt+0x232c>
  402268:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40226c:	add	x0, x0, #0x208
  402270:	ldr	x2, [x0]
  402274:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402278:	add	x0, x0, #0x214
  40227c:	ldr	w0, [x0]
  402280:	sxtw	x1, w0
  402284:	mov	x0, x1
  402288:	lsl	x0, x0, #1
  40228c:	add	x0, x0, x1
  402290:	lsl	x0, x0, #2
  402294:	add	x0, x2, x0
  402298:	ldr	w0, [x0, #4]
  40229c:	cmp	w0, #0x0
  4022a0:	b.ne	4023f0 <tigetstr@plt+0x10d0>  // b.any
  4022a4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4022a8:	add	x0, x0, #0x208
  4022ac:	ldr	x2, [x0]
  4022b0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4022b4:	add	x0, x0, #0x214
  4022b8:	ldr	w0, [x0]
  4022bc:	sxtw	x1, w0
  4022c0:	mov	x0, x1
  4022c4:	lsl	x0, x0, #1
  4022c8:	add	x0, x0, x1
  4022cc:	lsl	x0, x0, #2
  4022d0:	add	x0, x2, x0
  4022d4:	ldr	w1, [sp, #36]
  4022d8:	str	w1, [x0, #4]
  4022dc:	str	wzr, [sp, #44]
  4022e0:	b	40233c <tigetstr@plt+0x101c>
  4022e4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4022e8:	add	x0, x0, #0x21c
  4022ec:	ldr	w3, [x0]
  4022f0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4022f4:	add	x0, x0, #0x208
  4022f8:	ldr	x2, [x0]
  4022fc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402300:	add	x0, x0, #0x214
  402304:	ldr	w1, [x0]
  402308:	ldr	w0, [sp, #44]
  40230c:	add	w0, w1, w0
  402310:	sxtw	x1, w0
  402314:	mov	x0, x1
  402318:	lsl	x0, x0, #1
  40231c:	add	x0, x0, x1
  402320:	lsl	x0, x0, #2
  402324:	add	x0, x2, x0
  402328:	sxtb	w1, w3
  40232c:	strb	w1, [x0]
  402330:	ldr	w0, [sp, #44]
  402334:	add	w0, w0, #0x1
  402338:	str	w0, [sp, #44]
  40233c:	ldr	w1, [sp, #44]
  402340:	ldr	w0, [sp, #40]
  402344:	cmp	w1, w0
  402348:	b.lt	4022e4 <tigetstr@plt+0xfc4>  // b.tstop
  40234c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402350:	add	x0, x0, #0x208
  402354:	ldr	x2, [x0]
  402358:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40235c:	add	x0, x0, #0x214
  402360:	ldr	w0, [x0]
  402364:	sxtw	x1, w0
  402368:	mov	x0, x1
  40236c:	lsl	x0, x0, #1
  402370:	add	x0, x0, x1
  402374:	lsl	x0, x0, #2
  402378:	add	x0, x2, x0
  40237c:	ldr	w1, [sp, #40]
  402380:	str	w1, [x0, #8]
  402384:	mov	w0, #0x1                   	// #1
  402388:	str	w0, [sp, #44]
  40238c:	b	4023dc <tigetstr@plt+0x10bc>
  402390:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402394:	add	x0, x0, #0x208
  402398:	ldr	x2, [x0]
  40239c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4023a0:	add	x0, x0, #0x214
  4023a4:	ldr	w1, [x0]
  4023a8:	ldr	w0, [sp, #44]
  4023ac:	add	w0, w1, w0
  4023b0:	sxtw	x1, w0
  4023b4:	mov	x0, x1
  4023b8:	lsl	x0, x0, #1
  4023bc:	add	x0, x0, x1
  4023c0:	lsl	x0, x0, #2
  4023c4:	add	x0, x2, x0
  4023c8:	mov	w1, #0xffffffff            	// #-1
  4023cc:	str	w1, [x0, #8]
  4023d0:	ldr	w0, [sp, #44]
  4023d4:	add	w0, w0, #0x1
  4023d8:	str	w0, [sp, #44]
  4023dc:	ldr	w1, [sp, #44]
  4023e0:	ldr	w0, [sp, #40]
  4023e4:	cmp	w1, w0
  4023e8:	b.lt	402390 <tigetstr@plt+0x1070>  // b.tstop
  4023ec:	b	40276c <tigetstr@plt+0x144c>
  4023f0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4023f4:	add	x0, x0, #0x208
  4023f8:	ldr	x2, [x0]
  4023fc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402400:	add	x0, x0, #0x214
  402404:	ldr	w0, [x0]
  402408:	sxtw	x1, w0
  40240c:	mov	x0, x1
  402410:	lsl	x0, x0, #1
  402414:	add	x0, x0, x1
  402418:	lsl	x0, x0, #2
  40241c:	add	x0, x2, x0
  402420:	ldr	w0, [x0, #4]
  402424:	cmp	w0, #0x5f
  402428:	b.ne	4025c4 <tigetstr@plt+0x12a4>  // b.any
  40242c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402430:	add	x0, x0, #0x208
  402434:	ldr	x2, [x0]
  402438:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40243c:	add	x0, x0, #0x214
  402440:	ldr	w0, [x0]
  402444:	sxtw	x1, w0
  402448:	mov	x0, x1
  40244c:	lsl	x0, x0, #1
  402450:	add	x0, x0, x1
  402454:	lsl	x0, x0, #2
  402458:	add	x0, x2, x0
  40245c:	ldr	w1, [sp, #36]
  402460:	str	w1, [x0, #4]
  402464:	str	wzr, [sp, #44]
  402468:	b	402510 <tigetstr@plt+0x11f0>
  40246c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402470:	add	x0, x0, #0x208
  402474:	ldr	x2, [x0]
  402478:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40247c:	add	x0, x0, #0x214
  402480:	ldr	w1, [x0]
  402484:	ldr	w0, [sp, #44]
  402488:	add	w0, w1, w0
  40248c:	sxtw	x1, w0
  402490:	mov	x0, x1
  402494:	lsl	x0, x0, #1
  402498:	add	x0, x0, x1
  40249c:	lsl	x0, x0, #2
  4024a0:	add	x0, x2, x0
  4024a4:	ldrsb	w3, [x0]
  4024a8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4024ac:	add	x0, x0, #0x21c
  4024b0:	ldr	w0, [x0]
  4024b4:	sxtb	w0, w0
  4024b8:	orr	w0, w0, #0x8
  4024bc:	sxtb	w2, w0
  4024c0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4024c4:	add	x0, x0, #0x208
  4024c8:	ldr	x4, [x0]
  4024cc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4024d0:	add	x0, x0, #0x214
  4024d4:	ldr	w1, [x0]
  4024d8:	ldr	w0, [sp, #44]
  4024dc:	add	w0, w1, w0
  4024e0:	sxtw	x1, w0
  4024e4:	mov	x0, x1
  4024e8:	lsl	x0, x0, #1
  4024ec:	add	x0, x0, x1
  4024f0:	lsl	x0, x0, #2
  4024f4:	add	x0, x4, x0
  4024f8:	orr	w1, w3, w2
  4024fc:	sxtb	w1, w1
  402500:	strb	w1, [x0]
  402504:	ldr	w0, [sp, #44]
  402508:	add	w0, w0, #0x1
  40250c:	str	w0, [sp, #44]
  402510:	ldr	w1, [sp, #44]
  402514:	ldr	w0, [sp, #40]
  402518:	cmp	w1, w0
  40251c:	b.lt	40246c <tigetstr@plt+0x114c>  // b.tstop
  402520:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402524:	add	x0, x0, #0x208
  402528:	ldr	x2, [x0]
  40252c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402530:	add	x0, x0, #0x214
  402534:	ldr	w0, [x0]
  402538:	sxtw	x1, w0
  40253c:	mov	x0, x1
  402540:	lsl	x0, x0, #1
  402544:	add	x0, x0, x1
  402548:	lsl	x0, x0, #2
  40254c:	add	x0, x2, x0
  402550:	ldr	w1, [sp, #40]
  402554:	str	w1, [x0, #8]
  402558:	mov	w0, #0x1                   	// #1
  40255c:	str	w0, [sp, #44]
  402560:	b	4025b0 <tigetstr@plt+0x1290>
  402564:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402568:	add	x0, x0, #0x208
  40256c:	ldr	x2, [x0]
  402570:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402574:	add	x0, x0, #0x214
  402578:	ldr	w1, [x0]
  40257c:	ldr	w0, [sp, #44]
  402580:	add	w0, w1, w0
  402584:	sxtw	x1, w0
  402588:	mov	x0, x1
  40258c:	lsl	x0, x0, #1
  402590:	add	x0, x0, x1
  402594:	lsl	x0, x0, #2
  402598:	add	x0, x2, x0
  40259c:	mov	w1, #0xffffffff            	// #-1
  4025a0:	str	w1, [x0, #8]
  4025a4:	ldr	w0, [sp, #44]
  4025a8:	add	w0, w0, #0x1
  4025ac:	str	w0, [sp, #44]
  4025b0:	ldr	w1, [sp, #44]
  4025b4:	ldr	w0, [sp, #40]
  4025b8:	cmp	w1, w0
  4025bc:	b.lt	402564 <tigetstr@plt+0x1244>  // b.tstop
  4025c0:	b	40276c <tigetstr@plt+0x144c>
  4025c4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4025c8:	add	x0, x0, #0x208
  4025cc:	ldr	x2, [x0]
  4025d0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4025d4:	add	x0, x0, #0x214
  4025d8:	ldr	w0, [x0]
  4025dc:	sxtw	x1, w0
  4025e0:	mov	x0, x1
  4025e4:	lsl	x0, x0, #1
  4025e8:	add	x0, x0, x1
  4025ec:	lsl	x0, x0, #2
  4025f0:	add	x0, x2, x0
  4025f4:	ldr	w0, [x0, #4]
  4025f8:	ldr	w1, [sp, #36]
  4025fc:	cmp	w1, w0
  402600:	b.ne	4026c4 <tigetstr@plt+0x13a4>  // b.any
  402604:	str	wzr, [sp, #44]
  402608:	b	4026b0 <tigetstr@plt+0x1390>
  40260c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402610:	add	x0, x0, #0x208
  402614:	ldr	x2, [x0]
  402618:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40261c:	add	x0, x0, #0x214
  402620:	ldr	w1, [x0]
  402624:	ldr	w0, [sp, #44]
  402628:	add	w0, w1, w0
  40262c:	sxtw	x1, w0
  402630:	mov	x0, x1
  402634:	lsl	x0, x0, #1
  402638:	add	x0, x0, x1
  40263c:	lsl	x0, x0, #2
  402640:	add	x0, x2, x0
  402644:	ldrsb	w3, [x0]
  402648:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40264c:	add	x0, x0, #0x21c
  402650:	ldr	w0, [x0]
  402654:	sxtb	w0, w0
  402658:	orr	w0, w0, #0x10
  40265c:	sxtb	w2, w0
  402660:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402664:	add	x0, x0, #0x208
  402668:	ldr	x4, [x0]
  40266c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402670:	add	x0, x0, #0x214
  402674:	ldr	w1, [x0]
  402678:	ldr	w0, [sp, #44]
  40267c:	add	w0, w1, w0
  402680:	sxtw	x1, w0
  402684:	mov	x0, x1
  402688:	lsl	x0, x0, #1
  40268c:	add	x0, x0, x1
  402690:	lsl	x0, x0, #2
  402694:	add	x0, x4, x0
  402698:	orr	w1, w3, w2
  40269c:	sxtb	w1, w1
  4026a0:	strb	w1, [x0]
  4026a4:	ldr	w0, [sp, #44]
  4026a8:	add	w0, w0, #0x1
  4026ac:	str	w0, [sp, #44]
  4026b0:	ldr	w1, [sp, #44]
  4026b4:	ldr	w0, [sp, #40]
  4026b8:	cmp	w1, w0
  4026bc:	b.lt	40260c <tigetstr@plt+0x12ec>  // b.tstop
  4026c0:	b	40276c <tigetstr@plt+0x144c>
  4026c4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4026c8:	add	x0, x0, #0x208
  4026cc:	ldr	x2, [x0]
  4026d0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4026d4:	add	x0, x0, #0x214
  4026d8:	ldr	w0, [x0]
  4026dc:	sxtw	x1, w0
  4026e0:	mov	x0, x1
  4026e4:	lsl	x0, x0, #1
  4026e8:	add	x0, x0, x1
  4026ec:	lsl	x0, x0, #2
  4026f0:	add	x0, x2, x0
  4026f4:	ldr	w0, [x0, #8]
  4026f8:	str	w0, [sp, #40]
  4026fc:	str	wzr, [sp, #44]
  402700:	b	40275c <tigetstr@plt+0x143c>
  402704:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402708:	add	x0, x0, #0x21c
  40270c:	ldr	w3, [x0]
  402710:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402714:	add	x0, x0, #0x208
  402718:	ldr	x2, [x0]
  40271c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402720:	add	x0, x0, #0x214
  402724:	ldr	w1, [x0]
  402728:	ldr	w0, [sp, #44]
  40272c:	add	w0, w1, w0
  402730:	sxtw	x1, w0
  402734:	mov	x0, x1
  402738:	lsl	x0, x0, #1
  40273c:	add	x0, x0, x1
  402740:	lsl	x0, x0, #2
  402744:	add	x0, x2, x0
  402748:	sxtb	w1, w3
  40274c:	strb	w1, [x0]
  402750:	ldr	w0, [sp, #44]
  402754:	add	w0, w0, #0x1
  402758:	str	w0, [sp, #44]
  40275c:	ldr	w1, [sp, #44]
  402760:	ldr	w0, [sp, #40]
  402764:	cmp	w1, w0
  402768:	b.lt	402704 <tigetstr@plt+0x13e4>  // b.tstop
  40276c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402770:	add	x0, x0, #0x214
  402774:	ldr	w1, [x0]
  402778:	ldr	w0, [sp, #40]
  40277c:	add	w0, w1, w0
  402780:	bl	4035d0 <tigetstr@plt+0x22b0>
  402784:	nop
  402788:	ldr	x0, [sp, #24]
  40278c:	bl	4011f0 <getwc@plt>
  402790:	str	w0, [sp, #36]
  402794:	ldr	w0, [sp, #36]
  402798:	cmn	w0, #0x1
  40279c:	b.ne	401e14 <tigetstr@plt+0xaf4>  // b.any
  4027a0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4027a4:	add	x0, x0, #0x218
  4027a8:	ldr	w0, [x0]
  4027ac:	cmp	w0, #0x0
  4027b0:	b.eq	4027b8 <tigetstr@plt+0x1498>  // b.none
  4027b4:	bl	4027c4 <tigetstr@plt+0x14a4>
  4027b8:	nop
  4027bc:	ldp	x29, x30, [sp], #48
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-32]!
  4027c8:	mov	x29, sp
  4027cc:	str	wzr, [sp, #20]
  4027d0:	str	wzr, [sp, #28]
  4027d4:	str	wzr, [sp, #24]
  4027d8:	b	4029b0 <tigetstr@plt+0x1690>
  4027dc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4027e0:	add	x0, x0, #0x208
  4027e4:	ldr	x2, [x0]
  4027e8:	ldrsw	x1, [sp, #24]
  4027ec:	mov	x0, x1
  4027f0:	lsl	x0, x0, #1
  4027f4:	add	x0, x0, x1
  4027f8:	lsl	x0, x0, #2
  4027fc:	add	x0, x2, x0
  402800:	ldrsb	w0, [x0]
  402804:	mov	w1, w0
  402808:	ldr	w0, [sp, #28]
  40280c:	cmp	w0, w1
  402810:	b.eq	402878 <tigetstr@plt+0x1558>  // b.none
  402814:	ldr	w0, [sp, #20]
  402818:	add	w0, w0, #0x1
  40281c:	str	w0, [sp, #20]
  402820:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402824:	add	x0, x0, #0x208
  402828:	ldr	x2, [x0]
  40282c:	ldrsw	x1, [sp, #24]
  402830:	mov	x0, x1
  402834:	lsl	x0, x0, #1
  402838:	add	x0, x0, x1
  40283c:	lsl	x0, x0, #2
  402840:	add	x0, x2, x0
  402844:	ldrsb	w0, [x0]
  402848:	bl	403418 <tigetstr@plt+0x20f8>
  40284c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402850:	add	x0, x0, #0x208
  402854:	ldr	x2, [x0]
  402858:	ldrsw	x1, [sp, #24]
  40285c:	mov	x0, x1
  402860:	lsl	x0, x0, #1
  402864:	add	x0, x0, x1
  402868:	lsl	x0, x0, #2
  40286c:	add	x0, x2, x0
  402870:	ldrsb	w0, [x0]
  402874:	str	w0, [sp, #28]
  402878:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40287c:	add	x0, x0, #0x208
  402880:	ldr	x2, [x0]
  402884:	ldrsw	x1, [sp, #24]
  402888:	mov	x0, x1
  40288c:	lsl	x0, x0, #1
  402890:	add	x0, x0, x1
  402894:	lsl	x0, x0, #2
  402898:	add	x0, x2, x0
  40289c:	ldr	w0, [x0, #4]
  4028a0:	cmp	w0, #0x0
  4028a4:	b.ne	4028e0 <tigetstr@plt+0x15c0>  // b.any
  4028a8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4028ac:	add	x0, x0, #0x224
  4028b0:	ldr	w0, [x0]
  4028b4:	cmp	w0, #0x0
  4028b8:	b.eq	4028d0 <tigetstr@plt+0x15b0>  // b.none
  4028bc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4028c0:	add	x0, x0, #0x1b0
  4028c4:	ldr	x0, [x0]
  4028c8:	bl	403768 <tigetstr@plt+0x2448>
  4028cc:	b	40293c <tigetstr@plt+0x161c>
  4028d0:	mov	w1, #0x1                   	// #1
  4028d4:	mov	w0, #0x20                  	// #32
  4028d8:	bl	403360 <tigetstr@plt+0x2040>
  4028dc:	b	40293c <tigetstr@plt+0x161c>
  4028e0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4028e4:	add	x0, x0, #0x208
  4028e8:	ldr	x2, [x0]
  4028ec:	ldrsw	x1, [sp, #24]
  4028f0:	mov	x0, x1
  4028f4:	lsl	x0, x0, #1
  4028f8:	add	x0, x0, x1
  4028fc:	lsl	x0, x0, #2
  402900:	add	x0, x2, x0
  402904:	ldr	w3, [x0, #4]
  402908:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40290c:	add	x0, x0, #0x208
  402910:	ldr	x2, [x0]
  402914:	ldrsw	x1, [sp, #24]
  402918:	mov	x0, x1
  40291c:	lsl	x0, x0, #1
  402920:	add	x0, x0, x1
  402924:	lsl	x0, x0, #2
  402928:	add	x0, x2, x0
  40292c:	ldr	w0, [x0, #8]
  402930:	mov	w1, w0
  402934:	mov	w0, w3
  402938:	bl	403360 <tigetstr@plt+0x2040>
  40293c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402940:	add	x0, x0, #0x208
  402944:	ldr	x2, [x0]
  402948:	ldrsw	x1, [sp, #24]
  40294c:	mov	x0, x1
  402950:	lsl	x0, x0, #1
  402954:	add	x0, x0, x1
  402958:	lsl	x0, x0, #2
  40295c:	add	x0, x2, x0
  402960:	ldr	w0, [x0, #8]
  402964:	cmp	w0, #0x1
  402968:	b.le	4029a4 <tigetstr@plt+0x1684>
  40296c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402970:	add	x0, x0, #0x208
  402974:	ldr	x2, [x0]
  402978:	ldrsw	x1, [sp, #24]
  40297c:	mov	x0, x1
  402980:	lsl	x0, x0, #1
  402984:	add	x0, x0, x1
  402988:	lsl	x0, x0, #2
  40298c:	add	x0, x2, x0
  402990:	ldr	w0, [x0, #8]
  402994:	sub	w0, w0, #0x1
  402998:	ldr	w1, [sp, #24]
  40299c:	add	w0, w1, w0
  4029a0:	str	w0, [sp, #24]
  4029a4:	ldr	w0, [sp, #24]
  4029a8:	add	w0, w0, #0x1
  4029ac:	str	w0, [sp, #24]
  4029b0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4029b4:	add	x0, x0, #0x218
  4029b8:	ldr	w0, [x0]
  4029bc:	ldr	w1, [sp, #24]
  4029c0:	cmp	w1, w0
  4029c4:	b.lt	4027dc <tigetstr@plt+0x14bc>  // b.tstop
  4029c8:	ldr	w0, [sp, #28]
  4029cc:	cmp	w0, #0x0
  4029d0:	b.eq	4029dc <tigetstr@plt+0x16bc>  // b.none
  4029d4:	mov	w0, #0x0                   	// #0
  4029d8:	bl	403418 <tigetstr@plt+0x20f8>
  4029dc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4029e0:	add	x0, x0, #0x1a4
  4029e4:	ldr	w0, [x0]
  4029e8:	cmp	w0, #0x0
  4029ec:	b.eq	402a00 <tigetstr@plt+0x16e0>  // b.none
  4029f0:	ldr	w0, [sp, #20]
  4029f4:	cmp	w0, #0x0
  4029f8:	b.eq	402a00 <tigetstr@plt+0x16e0>  // b.none
  4029fc:	bl	402a7c <tigetstr@plt+0x175c>
  402a00:	mov	w0, #0xa                   	// #10
  402a04:	bl	401100 <putwchar@plt>
  402a08:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a0c:	add	x0, x0, #0x228
  402a10:	ldr	w0, [x0]
  402a14:	cmp	w0, #0x0
  402a18:	b.eq	402a2c <tigetstr@plt+0x170c>  // b.none
  402a1c:	ldr	w0, [sp, #20]
  402a20:	cmp	w0, #0x0
  402a24:	b.eq	402a2c <tigetstr@plt+0x170c>  // b.none
  402a28:	bl	402cb4 <tigetstr@plt+0x1994>
  402a2c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a30:	add	x0, x0, #0x180
  402a34:	ldr	x0, [x0]
  402a38:	bl	401250 <fflush@plt>
  402a3c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a40:	add	x0, x0, #0x224
  402a44:	ldr	w0, [x0]
  402a48:	cmp	w0, #0x0
  402a4c:	b.eq	402a6c <tigetstr@plt+0x174c>  // b.none
  402a50:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a54:	add	x0, x0, #0x224
  402a58:	ldr	w0, [x0]
  402a5c:	sub	w1, w0, #0x1
  402a60:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a64:	add	x0, x0, #0x224
  402a68:	str	w1, [x0]
  402a6c:	bl	402e6c <tigetstr@plt+0x1b4c>
  402a70:	nop
  402a74:	ldp	x29, x30, [sp], #32
  402a78:	ret
  402a7c:	stp	x29, x30, [sp, #-64]!
  402a80:	mov	x29, sp
  402a84:	stp	x19, x20, [sp, #16]
  402a88:	str	x21, [sp, #32]
  402a8c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402a90:	add	x0, x0, #0x218
  402a94:	ldr	w0, [x0]
  402a98:	add	w0, w0, #0x1
  402a9c:	sxtw	x0, w0
  402aa0:	mov	x1, #0x4                   	// #4
  402aa4:	bl	401550 <tigetstr@plt+0x230>
  402aa8:	mov	x21, x0
  402aac:	mov	x19, x21
  402ab0:	str	wzr, [sp, #60]
  402ab4:	mov	w20, #0x0                   	// #0
  402ab8:	b	402bc0 <tigetstr@plt+0x18a0>
  402abc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402ac0:	add	x0, x0, #0x208
  402ac4:	ldr	x2, [x0]
  402ac8:	sxtw	x1, w20
  402acc:	mov	x0, x1
  402ad0:	lsl	x0, x0, #1
  402ad4:	add	x0, x0, x1
  402ad8:	lsl	x0, x0, #2
  402adc:	add	x0, x2, x0
  402ae0:	ldrsb	w0, [x0]
  402ae4:	cmp	w0, #0x8
  402ae8:	b.eq	402b08 <tigetstr@plt+0x17e8>  // b.none
  402aec:	cmp	w0, #0x10
  402af0:	b.eq	402b1c <tigetstr@plt+0x17fc>  // b.none
  402af4:	mov	x0, x19
  402af8:	add	x19, x0, #0x4
  402afc:	mov	w1, #0x20                  	// #32
  402b00:	str	w1, [x0]
  402b04:	b	402bbc <tigetstr@plt+0x189c>
  402b08:	mov	x0, x19
  402b0c:	add	x19, x0, #0x4
  402b10:	mov	w1, #0x5f                  	// #95
  402b14:	str	w1, [x0]
  402b18:	b	402bbc <tigetstr@plt+0x189c>
  402b1c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402b20:	add	x0, x0, #0x208
  402b24:	ldr	x2, [x0]
  402b28:	sxtw	x1, w20
  402b2c:	mov	x0, x1
  402b30:	lsl	x0, x0, #1
  402b34:	add	x0, x0, x1
  402b38:	lsl	x0, x0, #2
  402b3c:	add	x1, x2, x0
  402b40:	mov	x0, x19
  402b44:	add	x19, x0, #0x4
  402b48:	ldr	w1, [x1, #4]
  402b4c:	str	w1, [x0]
  402b50:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402b54:	add	x0, x0, #0x208
  402b58:	ldr	x2, [x0]
  402b5c:	sxtw	x1, w20
  402b60:	mov	x0, x1
  402b64:	lsl	x0, x0, #1
  402b68:	add	x0, x0, x1
  402b6c:	lsl	x0, x0, #2
  402b70:	add	x0, x2, x0
  402b74:	ldr	w0, [x0, #8]
  402b78:	cmp	w0, #0x1
  402b7c:	b.le	402bb0 <tigetstr@plt+0x1890>
  402b80:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402b84:	add	x0, x0, #0x208
  402b88:	ldr	x2, [x0]
  402b8c:	sxtw	x1, w20
  402b90:	mov	x0, x1
  402b94:	lsl	x0, x0, #1
  402b98:	add	x0, x0, x1
  402b9c:	lsl	x0, x0, #2
  402ba0:	add	x0, x2, x0
  402ba4:	ldr	w0, [x0, #8]
  402ba8:	sub	w0, w0, #0x1
  402bac:	add	w20, w20, w0
  402bb0:	mov	w0, #0x1                   	// #1
  402bb4:	str	w0, [sp, #60]
  402bb8:	nop
  402bbc:	add	w20, w20, #0x1
  402bc0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402bc4:	add	x0, x0, #0x218
  402bc8:	ldr	w0, [x0]
  402bcc:	cmp	w20, w0
  402bd0:	b.lt	402abc <tigetstr@plt+0x179c>  // b.tstop
  402bd4:	mov	w0, #0xd                   	// #13
  402bd8:	bl	401100 <putwchar@plt>
  402bdc:	mov	w0, #0x20                  	// #32
  402be0:	str	w0, [x19]
  402be4:	b	402bf0 <tigetstr@plt+0x18d0>
  402be8:	str	wzr, [x19]
  402bec:	sub	x19, x19, #0x4
  402bf0:	ldr	w0, [x19]
  402bf4:	cmp	w0, #0x20
  402bf8:	b.eq	402be8 <tigetstr@plt+0x18c8>  // b.none
  402bfc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402c00:	add	x0, x0, #0x180
  402c04:	ldr	x0, [x0]
  402c08:	mov	x1, x0
  402c0c:	mov	x0, x21
  402c10:	bl	401270 <fputws@plt>
  402c14:	ldr	w0, [sp, #60]
  402c18:	cmp	w0, #0x0
  402c1c:	b.eq	402c98 <tigetstr@plt+0x1978>  // b.none
  402c20:	mov	w0, #0xd                   	// #13
  402c24:	bl	401100 <putwchar@plt>
  402c28:	mov	x19, x21
  402c2c:	b	402c50 <tigetstr@plt+0x1930>
  402c30:	ldr	w0, [x19]
  402c34:	cmp	w0, #0x5f
  402c38:	b.eq	402c44 <tigetstr@plt+0x1924>  // b.none
  402c3c:	ldr	w0, [x19]
  402c40:	b	402c48 <tigetstr@plt+0x1928>
  402c44:	mov	w0, #0x20                  	// #32
  402c48:	bl	401100 <putwchar@plt>
  402c4c:	add	x19, x19, #0x4
  402c50:	ldr	w0, [x19]
  402c54:	cmp	w0, #0x0
  402c58:	b.ne	402c30 <tigetstr@plt+0x1910>  // b.any
  402c5c:	mov	w0, #0xd                   	// #13
  402c60:	bl	401100 <putwchar@plt>
  402c64:	mov	x19, x21
  402c68:	b	402c8c <tigetstr@plt+0x196c>
  402c6c:	ldr	w0, [x19]
  402c70:	cmp	w0, #0x5f
  402c74:	b.eq	402c80 <tigetstr@plt+0x1960>  // b.none
  402c78:	ldr	w0, [x19]
  402c7c:	b	402c84 <tigetstr@plt+0x1964>
  402c80:	mov	w0, #0x20                  	// #32
  402c84:	bl	401100 <putwchar@plt>
  402c88:	add	x19, x19, #0x4
  402c8c:	ldr	w0, [x19]
  402c90:	cmp	w0, #0x0
  402c94:	b.ne	402c6c <tigetstr@plt+0x194c>  // b.any
  402c98:	mov	x0, x21
  402c9c:	bl	401240 <free@plt>
  402ca0:	nop
  402ca4:	ldp	x19, x20, [sp, #16]
  402ca8:	ldr	x21, [sp, #32]
  402cac:	ldp	x29, x30, [sp], #64
  402cb0:	ret
  402cb4:	stp	x29, x30, [sp, #-48]!
  402cb8:	mov	x29, sp
  402cbc:	stp	x19, x20, [sp, #16]
  402cc0:	str	x21, [sp, #32]
  402cc4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402cc8:	add	x0, x0, #0x218
  402ccc:	ldr	w0, [x0]
  402cd0:	add	w0, w0, #0x1
  402cd4:	sxtw	x0, w0
  402cd8:	mov	x1, #0x4                   	// #4
  402cdc:	bl	401550 <tigetstr@plt+0x230>
  402ce0:	mov	x21, x0
  402ce4:	mov	x19, x21
  402ce8:	mov	w20, #0x0                   	// #0
  402cec:	b	402dfc <tigetstr@plt+0x1adc>
  402cf0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402cf4:	add	x0, x0, #0x208
  402cf8:	ldr	x2, [x0]
  402cfc:	sxtw	x1, w20
  402d00:	mov	x0, x1
  402d04:	lsl	x0, x0, #1
  402d08:	add	x0, x0, x1
  402d0c:	lsl	x0, x0, #2
  402d10:	add	x0, x2, x0
  402d14:	ldrsb	w0, [x0]
  402d18:	cmp	w0, #0x10
  402d1c:	b.eq	402dd0 <tigetstr@plt+0x1ab0>  // b.none
  402d20:	cmp	w0, #0x10
  402d24:	b.gt	402de4 <tigetstr@plt+0x1ac4>
  402d28:	cmp	w0, #0x8
  402d2c:	b.eq	402dbc <tigetstr@plt+0x1a9c>  // b.none
  402d30:	cmp	w0, #0x8
  402d34:	b.gt	402de4 <tigetstr@plt+0x1ac4>
  402d38:	cmp	w0, #0x4
  402d3c:	b.eq	402da8 <tigetstr@plt+0x1a88>  // b.none
  402d40:	cmp	w0, #0x4
  402d44:	b.gt	402de4 <tigetstr@plt+0x1ac4>
  402d48:	cmp	w0, #0x2
  402d4c:	b.eq	402d94 <tigetstr@plt+0x1a74>  // b.none
  402d50:	cmp	w0, #0x2
  402d54:	b.gt	402de4 <tigetstr@plt+0x1ac4>
  402d58:	cmp	w0, #0x0
  402d5c:	b.eq	402d6c <tigetstr@plt+0x1a4c>  // b.none
  402d60:	cmp	w0, #0x1
  402d64:	b.eq	402d80 <tigetstr@plt+0x1a60>  // b.none
  402d68:	b	402de4 <tigetstr@plt+0x1ac4>
  402d6c:	mov	x0, x19
  402d70:	add	x19, x0, #0x4
  402d74:	mov	w1, #0x20                  	// #32
  402d78:	str	w1, [x0]
  402d7c:	b	402df8 <tigetstr@plt+0x1ad8>
  402d80:	mov	x0, x19
  402d84:	add	x19, x0, #0x4
  402d88:	mov	w1, #0x67                  	// #103
  402d8c:	str	w1, [x0]
  402d90:	b	402df8 <tigetstr@plt+0x1ad8>
  402d94:	mov	x0, x19
  402d98:	add	x19, x0, #0x4
  402d9c:	mov	w1, #0x5e                  	// #94
  402da0:	str	w1, [x0]
  402da4:	b	402df8 <tigetstr@plt+0x1ad8>
  402da8:	mov	x0, x19
  402dac:	add	x19, x0, #0x4
  402db0:	mov	w1, #0x76                  	// #118
  402db4:	str	w1, [x0]
  402db8:	b	402df8 <tigetstr@plt+0x1ad8>
  402dbc:	mov	x0, x19
  402dc0:	add	x19, x0, #0x4
  402dc4:	mov	w1, #0x5f                  	// #95
  402dc8:	str	w1, [x0]
  402dcc:	b	402df8 <tigetstr@plt+0x1ad8>
  402dd0:	mov	x0, x19
  402dd4:	add	x19, x0, #0x4
  402dd8:	mov	w1, #0x21                  	// #33
  402ddc:	str	w1, [x0]
  402de0:	b	402df8 <tigetstr@plt+0x1ad8>
  402de4:	mov	x0, x19
  402de8:	add	x19, x0, #0x4
  402dec:	mov	w1, #0x58                  	// #88
  402df0:	str	w1, [x0]
  402df4:	nop
  402df8:	add	w20, w20, #0x1
  402dfc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402e00:	add	x0, x0, #0x218
  402e04:	ldr	w0, [x0]
  402e08:	cmp	w20, w0
  402e0c:	b.lt	402cf0 <tigetstr@plt+0x19d0>  // b.tstop
  402e10:	mov	w0, #0x20                  	// #32
  402e14:	str	w0, [x19]
  402e18:	b	402e24 <tigetstr@plt+0x1b04>
  402e1c:	str	wzr, [x19]
  402e20:	sub	x19, x19, #0x4
  402e24:	ldr	w0, [x19]
  402e28:	cmp	w0, #0x20
  402e2c:	b.eq	402e1c <tigetstr@plt+0x1afc>  // b.none
  402e30:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402e34:	add	x0, x0, #0x180
  402e38:	ldr	x0, [x0]
  402e3c:	mov	x1, x0
  402e40:	mov	x0, x21
  402e44:	bl	401270 <fputws@plt>
  402e48:	mov	w0, #0xa                   	// #10
  402e4c:	bl	401100 <putwchar@plt>
  402e50:	mov	x0, x21
  402e54:	bl	401240 <free@plt>
  402e58:	nop
  402e5c:	ldp	x19, x20, [sp, #16]
  402e60:	ldr	x21, [sp, #32]
  402e64:	ldp	x29, x30, [sp], #48
  402e68:	ret
  402e6c:	stp	x29, x30, [sp, #-16]!
  402e70:	mov	x29, sp
  402e74:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402e78:	add	x0, x0, #0x208
  402e7c:	ldr	x0, [x0]
  402e80:	cmp	x0, #0x0
  402e84:	b.ne	402ec4 <tigetstr@plt+0x1ba4>  // b.any
  402e88:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402e8c:	add	x0, x0, #0x210
  402e90:	mov	w1, #0x2000                	// #8192
  402e94:	str	w1, [x0]
  402e98:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402e9c:	add	x0, x0, #0x210
  402ea0:	ldr	w0, [x0]
  402ea4:	sxtw	x0, w0
  402ea8:	mov	x1, #0xc                   	// #12
  402eac:	bl	401550 <tigetstr@plt+0x230>
  402eb0:	mov	x1, x0
  402eb4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402eb8:	add	x0, x0, #0x208
  402ebc:	str	x1, [x0]
  402ec0:	b	402f00 <tigetstr@plt+0x1be0>
  402ec4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402ec8:	add	x0, x0, #0x208
  402ecc:	ldr	x3, [x0]
  402ed0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402ed4:	add	x0, x0, #0x218
  402ed8:	ldr	w0, [x0]
  402edc:	sxtw	x1, w0
  402ee0:	mov	x0, x1
  402ee4:	lsl	x0, x0, #1
  402ee8:	add	x0, x0, x1
  402eec:	lsl	x0, x0, #2
  402ef0:	mov	x2, x0
  402ef4:	mov	w1, #0x0                   	// #0
  402ef8:	mov	x0, x3
  402efc:	bl	4011a0 <memset@plt>
  402f00:	mov	w0, #0x0                   	// #0
  402f04:	bl	4035d0 <tigetstr@plt+0x22b0>
  402f08:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f0c:	add	x0, x0, #0x218
  402f10:	str	wzr, [x0]
  402f14:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f18:	add	x0, x0, #0x21c
  402f1c:	ldr	w0, [x0]
  402f20:	and	w1, w0, #0x1
  402f24:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f28:	add	x0, x0, #0x21c
  402f2c:	str	w1, [x0]
  402f30:	nop
  402f34:	ldp	x29, x30, [sp], #16
  402f38:	ret
  402f3c:	stp	x29, x30, [sp, #-32]!
  402f40:	mov	x29, sp
  402f44:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f48:	add	x0, x0, #0x214
  402f4c:	ldr	w0, [x0]
  402f50:	str	w0, [sp, #28]
  402f54:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f58:	add	x0, x0, #0x218
  402f5c:	ldr	w0, [x0]
  402f60:	str	w0, [sp, #24]
  402f64:	bl	4027c4 <tigetstr@plt+0x14a4>
  402f68:	ldr	w0, [sp, #28]
  402f6c:	bl	4035d0 <tigetstr@plt+0x22b0>
  402f70:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f74:	add	x0, x0, #0x218
  402f78:	ldr	w1, [sp, #24]
  402f7c:	str	w1, [x0]
  402f80:	nop
  402f84:	ldp	x29, x30, [sp], #32
  402f88:	ret
  402f8c:	stp	x29, x30, [sp, #-16]!
  402f90:	mov	x29, sp
  402f94:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402f98:	add	x0, x0, #0x224
  402f9c:	ldr	w0, [x0]
  402fa0:	add	w1, w0, #0x1
  402fa4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402fa8:	add	x0, x0, #0x224
  402fac:	str	w1, [x0]
  402fb0:	bl	402f3c <tigetstr@plt+0x1c1c>
  402fb4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402fb8:	add	x0, x0, #0x1a8
  402fbc:	ldr	x0, [x0]
  402fc0:	bl	403768 <tigetstr@plt+0x2448>
  402fc4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402fc8:	add	x0, x0, #0x1a8
  402fcc:	ldr	x0, [x0]
  402fd0:	bl	403768 <tigetstr@plt+0x2448>
  402fd4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402fd8:	add	x0, x0, #0x224
  402fdc:	ldr	w0, [x0]
  402fe0:	add	w1, w0, #0x1
  402fe4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  402fe8:	add	x0, x0, #0x224
  402fec:	str	w1, [x0]
  402ff0:	nop
  402ff4:	ldp	x29, x30, [sp], #16
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-16]!
  403000:	mov	x29, sp
  403004:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403008:	add	x0, x0, #0xb58
  40300c:	bl	401320 <tigetstr@plt>
  403010:	mov	x1, x0
  403014:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403018:	add	x0, x0, #0x1a8
  40301c:	str	x1, [x0]
  403020:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403024:	add	x0, x0, #0xb60
  403028:	bl	401320 <tigetstr@plt>
  40302c:	mov	x1, x0
  403030:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403034:	add	x0, x0, #0x1b0
  403038:	str	x1, [x0]
  40303c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403040:	add	x0, x0, #0xb68
  403044:	bl	401320 <tigetstr@plt>
  403048:	mov	x1, x0
  40304c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403050:	add	x0, x0, #0x1b8
  403054:	str	x1, [x0]
  403058:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40305c:	add	x0, x0, #0x1b8
  403060:	ldr	x0, [x0]
  403064:	cmp	x0, #0x0
  403068:	b.ne	403080 <tigetstr@plt+0x1d60>  // b.any
  40306c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403070:	add	x0, x0, #0x1b8
  403074:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  403078:	add	x1, x1, #0xb70
  40307c:	str	x1, [x0]
  403080:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403084:	add	x0, x0, #0xb78
  403088:	bl	401320 <tigetstr@plt>
  40308c:	mov	x1, x0
  403090:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403094:	add	x0, x0, #0x1c0
  403098:	str	x1, [x0]
  40309c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4030a0:	add	x0, x0, #0xb80
  4030a4:	bl	401320 <tigetstr@plt>
  4030a8:	mov	x1, x0
  4030ac:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4030b0:	add	x0, x0, #0x1c8
  4030b4:	str	x1, [x0]
  4030b8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4030bc:	add	x0, x0, #0xb88
  4030c0:	bl	401320 <tigetstr@plt>
  4030c4:	mov	x1, x0
  4030c8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4030cc:	add	x0, x0, #0x1d0
  4030d0:	str	x1, [x0]
  4030d4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4030d8:	add	x0, x0, #0xb90
  4030dc:	bl	401320 <tigetstr@plt>
  4030e0:	mov	x1, x0
  4030e4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4030e8:	add	x0, x0, #0x1d8
  4030ec:	str	x1, [x0]
  4030f0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4030f4:	add	x0, x0, #0xb98
  4030f8:	bl	401320 <tigetstr@plt>
  4030fc:	mov	x1, x0
  403100:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403104:	add	x0, x0, #0x1e0
  403108:	str	x1, [x0]
  40310c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403110:	add	x0, x0, #0xba0
  403114:	bl	401320 <tigetstr@plt>
  403118:	mov	x1, x0
  40311c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403120:	add	x0, x0, #0x1e8
  403124:	str	x1, [x0]
  403128:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40312c:	add	x0, x0, #0xba8
  403130:	bl	401320 <tigetstr@plt>
  403134:	mov	x1, x0
  403138:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40313c:	add	x0, x0, #0x1f0
  403140:	str	x1, [x0]
  403144:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403148:	add	x0, x0, #0xbb0
  40314c:	bl	401320 <tigetstr@plt>
  403150:	mov	x1, x0
  403154:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403158:	add	x0, x0, #0x200
  40315c:	str	x1, [x0]
  403160:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403164:	add	x0, x0, #0x1e8
  403168:	ldr	x0, [x0]
  40316c:	cmp	x0, #0x0
  403170:	b.ne	4031a0 <tigetstr@plt+0x1e80>  // b.any
  403174:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403178:	add	x0, x0, #0x1f0
  40317c:	ldr	x0, [x0]
  403180:	cmp	x0, #0x0
  403184:	b.eq	4031a0 <tigetstr@plt+0x1e80>  // b.none
  403188:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40318c:	add	x0, x0, #0x1f0
  403190:	ldr	x1, [x0]
  403194:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403198:	add	x0, x0, #0x1e8
  40319c:	str	x1, [x0]
  4031a0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031a4:	add	x0, x0, #0x1e8
  4031a8:	ldr	x0, [x0]
  4031ac:	cmp	x0, #0x0
  4031b0:	b.ne	4031e0 <tigetstr@plt+0x1ec0>  // b.any
  4031b4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031b8:	add	x0, x0, #0x1c0
  4031bc:	ldr	x0, [x0]
  4031c0:	cmp	x0, #0x0
  4031c4:	b.eq	4031e0 <tigetstr@plt+0x1ec0>  // b.none
  4031c8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031cc:	add	x0, x0, #0x1c0
  4031d0:	ldr	x1, [x0]
  4031d4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031d8:	add	x0, x0, #0x1e8
  4031dc:	str	x1, [x0]
  4031e0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031e4:	add	x0, x0, #0x1d0
  4031e8:	ldr	x0, [x0]
  4031ec:	cmp	x0, #0x0
  4031f0:	b.ne	403238 <tigetstr@plt+0x1f18>  // b.any
  4031f4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4031f8:	add	x0, x0, #0x1c0
  4031fc:	ldr	x0, [x0]
  403200:	cmp	x0, #0x0
  403204:	b.eq	403238 <tigetstr@plt+0x1f18>  // b.none
  403208:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40320c:	add	x0, x0, #0x1c0
  403210:	ldr	x1, [x0]
  403214:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403218:	add	x0, x0, #0x1d0
  40321c:	str	x1, [x0]
  403220:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403224:	add	x0, x0, #0x1c8
  403228:	ldr	x1, [x0]
  40322c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403230:	add	x0, x0, #0x1d8
  403234:	str	x1, [x0]
  403238:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40323c:	add	x0, x0, #0x1e0
  403240:	ldr	x0, [x0]
  403244:	cmp	x0, #0x0
  403248:	b.ne	403278 <tigetstr@plt+0x1f58>  // b.any
  40324c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403250:	add	x0, x0, #0x1c0
  403254:	ldr	x0, [x0]
  403258:	cmp	x0, #0x0
  40325c:	b.eq	403278 <tigetstr@plt+0x1f58>  // b.none
  403260:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403264:	add	x0, x0, #0x1c0
  403268:	ldr	x1, [x0]
  40326c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403270:	add	x0, x0, #0x1e0
  403274:	str	x1, [x0]
  403278:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40327c:	add	x0, x0, #0x1f0
  403280:	ldr	x0, [x0]
  403284:	cmp	x0, #0x0
  403288:	b.ne	4032b8 <tigetstr@plt+0x1f98>  // b.any
  40328c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403290:	add	x0, x0, #0x1c0
  403294:	ldr	x0, [x0]
  403298:	cmp	x0, #0x0
  40329c:	b.eq	4032b8 <tigetstr@plt+0x1f98>  // b.none
  4032a0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032a4:	add	x0, x0, #0x1c0
  4032a8:	ldr	x1, [x0]
  4032ac:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032b0:	add	x0, x0, #0x1f0
  4032b4:	str	x1, [x0]
  4032b8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032bc:	add	x0, x0, #0x200
  4032c0:	ldr	x0, [x0]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.ne	4032f8 <tigetstr@plt+0x1fd8>  // b.any
  4032cc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032d0:	add	x0, x0, #0x1c8
  4032d4:	ldr	x0, [x0]
  4032d8:	cmp	x0, #0x0
  4032dc:	b.eq	4032f8 <tigetstr@plt+0x1fd8>  // b.none
  4032e0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032e4:	add	x0, x0, #0x1c8
  4032e8:	ldr	x1, [x0]
  4032ec:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4032f0:	add	x0, x0, #0x200
  4032f4:	str	x1, [x0]
  4032f8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4032fc:	add	x0, x0, #0xbb8
  403300:	bl	401320 <tigetstr@plt>
  403304:	mov	x1, x0
  403308:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40330c:	add	x0, x0, #0x1f8
  403310:	str	x1, [x0]
  403314:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403318:	add	x0, x0, #0x1f8
  40331c:	ldr	x0, [x0]
  403320:	cmp	x0, #0x0
  403324:	b.eq	403344 <tigetstr@plt+0x2024>  // b.none
  403328:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40332c:	add	x0, x0, #0x1d0
  403330:	ldr	x0, [x0]
  403334:	cmp	x0, #0x0
  403338:	b.ne	403344 <tigetstr@plt+0x2024>  // b.any
  40333c:	mov	w0, #0x1                   	// #1
  403340:	b	403348 <tigetstr@plt+0x2028>
  403344:	mov	w0, #0x0                   	// #0
  403348:	adrp	x1, 415000 <tigetstr@plt+0x13ce0>
  40334c:	add	x1, x1, #0x1a0
  403350:	str	w0, [x1]
  403354:	nop
  403358:	ldp	x29, x30, [sp], #16
  40335c:	ret
  403360:	stp	x29, x30, [sp, #-48]!
  403364:	mov	x29, sp
  403368:	str	w0, [sp, #28]
  40336c:	str	w1, [sp, #24]
  403370:	ldr	w0, [sp, #28]
  403374:	bl	401100 <putwchar@plt>
  403378:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40337c:	add	x0, x0, #0x1a0
  403380:	ldr	w0, [x0]
  403384:	cmp	w0, #0x0
  403388:	b.eq	40340c <tigetstr@plt+0x20ec>  // b.none
  40338c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403390:	add	x0, x0, #0x22c
  403394:	ldr	w0, [x0]
  403398:	and	w0, w0, #0x8
  40339c:	cmp	w0, #0x0
  4033a0:	b.eq	40340c <tigetstr@plt+0x20ec>  // b.none
  4033a4:	str	wzr, [sp, #44]
  4033a8:	b	4033c8 <tigetstr@plt+0x20a8>
  4033ac:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4033b0:	add	x0, x0, #0x1b8
  4033b4:	ldr	x0, [x0]
  4033b8:	bl	403768 <tigetstr@plt+0x2448>
  4033bc:	ldr	w0, [sp, #44]
  4033c0:	add	w0, w0, #0x1
  4033c4:	str	w0, [sp, #44]
  4033c8:	ldr	w1, [sp, #44]
  4033cc:	ldr	w0, [sp, #24]
  4033d0:	cmp	w1, w0
  4033d4:	b.lt	4033ac <tigetstr@plt+0x208c>  // b.tstop
  4033d8:	str	wzr, [sp, #44]
  4033dc:	b	4033fc <tigetstr@plt+0x20dc>
  4033e0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4033e4:	add	x0, x0, #0x1f8
  4033e8:	ldr	x0, [x0]
  4033ec:	bl	403768 <tigetstr@plt+0x2448>
  4033f0:	ldr	w0, [sp, #44]
  4033f4:	add	w0, w0, #0x1
  4033f8:	str	w0, [sp, #44]
  4033fc:	ldr	w1, [sp, #44]
  403400:	ldr	w0, [sp, #24]
  403404:	cmp	w1, w0
  403408:	b.lt	4033e0 <tigetstr@plt+0x20c0>  // b.tstop
  40340c:	nop
  403410:	ldp	x29, x30, [sp], #48
  403414:	ret
  403418:	stp	x29, x30, [sp, #-32]!
  40341c:	mov	x29, sp
  403420:	str	w0, [sp, #28]
  403424:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403428:	add	x0, x0, #0x228
  40342c:	ldr	w0, [x0]
  403430:	cmp	w0, #0x0
  403434:	b.ne	4035b0 <tigetstr@plt+0x2290>  // b.any
  403438:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40343c:	add	x0, x0, #0x22c
  403440:	ldr	w0, [x0]
  403444:	cmp	w0, #0x0
  403448:	b.eq	403460 <tigetstr@plt+0x2140>  // b.none
  40344c:	ldr	w0, [sp, #28]
  403450:	cmp	w0, #0x0
  403454:	b.eq	403460 <tigetstr@plt+0x2140>  // b.none
  403458:	mov	w0, #0x0                   	// #0
  40345c:	bl	403418 <tigetstr@plt+0x20f8>
  403460:	ldr	w0, [sp, #28]
  403464:	cmp	w0, #0x10
  403468:	b.eq	403588 <tigetstr@plt+0x2268>  // b.none
  40346c:	ldr	w0, [sp, #28]
  403470:	cmp	w0, #0x10
  403474:	b.gt	40359c <tigetstr@plt+0x227c>
  403478:	ldr	w0, [sp, #28]
  40347c:	cmp	w0, #0x8
  403480:	b.eq	403574 <tigetstr@plt+0x2254>  // b.none
  403484:	ldr	w0, [sp, #28]
  403488:	cmp	w0, #0x8
  40348c:	b.gt	40359c <tigetstr@plt+0x227c>
  403490:	ldr	w0, [sp, #28]
  403494:	cmp	w0, #0x4
  403498:	b.eq	403560 <tigetstr@plt+0x2240>  // b.none
  40349c:	ldr	w0, [sp, #28]
  4034a0:	cmp	w0, #0x4
  4034a4:	b.gt	40359c <tigetstr@plt+0x227c>
  4034a8:	ldr	w0, [sp, #28]
  4034ac:	cmp	w0, #0x2
  4034b0:	b.eq	40353c <tigetstr@plt+0x221c>  // b.none
  4034b4:	ldr	w0, [sp, #28]
  4034b8:	cmp	w0, #0x2
  4034bc:	b.gt	40359c <tigetstr@plt+0x227c>
  4034c0:	ldr	w0, [sp, #28]
  4034c4:	cmp	w0, #0x0
  4034c8:	b.eq	4034dc <tigetstr@plt+0x21bc>  // b.none
  4034cc:	ldr	w0, [sp, #28]
  4034d0:	cmp	w0, #0x1
  4034d4:	b.eq	403528 <tigetstr@plt+0x2208>  // b.none
  4034d8:	b	40359c <tigetstr@plt+0x227c>
  4034dc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4034e0:	add	x0, x0, #0x22c
  4034e4:	ldr	w0, [x0]
  4034e8:	cmp	w0, #0x0
  4034ec:	b.eq	403520 <tigetstr@plt+0x2200>  // b.none
  4034f0:	cmp	w0, #0x8
  4034f4:	b.ne	40350c <tigetstr@plt+0x21ec>  // b.any
  4034f8:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4034fc:	add	x0, x0, #0x1d8
  403500:	ldr	x0, [x0]
  403504:	bl	403768 <tigetstr@plt+0x2448>
  403508:	b	403524 <tigetstr@plt+0x2204>
  40350c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403510:	add	x0, x0, #0x200
  403514:	ldr	x0, [x0]
  403518:	bl	403768 <tigetstr@plt+0x2448>
  40351c:	b	403524 <tigetstr@plt+0x2204>
  403520:	nop
  403524:	b	4035b4 <tigetstr@plt+0x2294>
  403528:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40352c:	add	x0, x0, #0x1f0
  403530:	ldr	x0, [x0]
  403534:	bl	403768 <tigetstr@plt+0x2448>
  403538:	b	4035b4 <tigetstr@plt+0x2294>
  40353c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403540:	add	x0, x0, #0x1d0
  403544:	ldr	x0, [x0]
  403548:	bl	403768 <tigetstr@plt+0x2448>
  40354c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403550:	add	x0, x0, #0x1e0
  403554:	ldr	x0, [x0]
  403558:	bl	403768 <tigetstr@plt+0x2448>
  40355c:	b	4035b4 <tigetstr@plt+0x2294>
  403560:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403564:	add	x0, x0, #0x1e0
  403568:	ldr	x0, [x0]
  40356c:	bl	403768 <tigetstr@plt+0x2448>
  403570:	b	4035b4 <tigetstr@plt+0x2294>
  403574:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403578:	add	x0, x0, #0x1d0
  40357c:	ldr	x0, [x0]
  403580:	bl	403768 <tigetstr@plt+0x2448>
  403584:	b	4035b4 <tigetstr@plt+0x2294>
  403588:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40358c:	add	x0, x0, #0x1e8
  403590:	ldr	x0, [x0]
  403594:	bl	403768 <tigetstr@plt+0x2448>
  403598:	b	4035b4 <tigetstr@plt+0x2294>
  40359c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4035a0:	add	x0, x0, #0x1c0
  4035a4:	ldr	x0, [x0]
  4035a8:	bl	403768 <tigetstr@plt+0x2448>
  4035ac:	b	4035b4 <tigetstr@plt+0x2294>
  4035b0:	nop
  4035b4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4035b8:	add	x0, x0, #0x22c
  4035bc:	ldr	w1, [sp, #28]
  4035c0:	str	w1, [x0]
  4035c4:	nop
  4035c8:	ldp	x29, x30, [sp], #32
  4035cc:	ret
  4035d0:	stp	x29, x30, [sp, #-32]!
  4035d4:	mov	x29, sp
  4035d8:	str	w0, [sp, #28]
  4035dc:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4035e0:	add	x0, x0, #0x214
  4035e4:	ldr	w1, [sp, #28]
  4035e8:	str	w1, [x0]
  4035ec:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4035f0:	add	x0, x0, #0x214
  4035f4:	ldr	w0, [x0]
  4035f8:	cmp	w0, #0x0
  4035fc:	b.ge	403610 <tigetstr@plt+0x22f0>  // b.tcont
  403600:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403604:	add	x0, x0, #0x214
  403608:	str	wzr, [x0]
  40360c:	b	403640 <tigetstr@plt+0x2320>
  403610:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403614:	add	x0, x0, #0x214
  403618:	ldr	w1, [x0]
  40361c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403620:	add	x0, x0, #0x218
  403624:	ldr	w0, [x0]
  403628:	cmp	w1, w0
  40362c:	b.le	403640 <tigetstr@plt+0x2320>
  403630:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403634:	add	x0, x0, #0x214
  403638:	ldr	w0, [x0]
  40363c:	bl	40364c <tigetstr@plt+0x232c>
  403640:	nop
  403644:	ldp	x29, x30, [sp], #32
  403648:	ret
  40364c:	stp	x29, x30, [sp, #-32]!
  403650:	mov	x29, sp
  403654:	str	w0, [sp, #28]
  403658:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  40365c:	add	x0, x0, #0x218
  403660:	ldr	w1, [sp, #28]
  403664:	str	w1, [x0]
  403668:	b	40372c <tigetstr@plt+0x240c>
  40366c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403670:	add	x0, x0, #0x210
  403674:	ldr	w1, [x0]
  403678:	mov	w0, #0x7fffffff            	// #2147483647
  40367c:	cmp	w1, w0
  403680:	b.ne	40369c <tigetstr@plt+0x237c>  // b.any
  403684:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  403688:	add	x0, x0, #0xbc0
  40368c:	bl	4012d0 <gettext@plt>
  403690:	mov	x1, x0
  403694:	mov	w0, #0x1                   	// #1
  403698:	bl	401280 <errx@plt>
  40369c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036a0:	add	x0, x0, #0x210
  4036a4:	ldr	w1, [x0]
  4036a8:	mov	w0, #0x3ffffffe            	// #1073741822
  4036ac:	cmp	w1, w0
  4036b0:	b.gt	4036d4 <tigetstr@plt+0x23b4>
  4036b4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036b8:	add	x0, x0, #0x210
  4036bc:	ldr	w0, [x0]
  4036c0:	lsl	w1, w0, #1
  4036c4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036c8:	add	x0, x0, #0x210
  4036cc:	str	w1, [x0]
  4036d0:	b	4036e4 <tigetstr@plt+0x23c4>
  4036d4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036d8:	add	x0, x0, #0x210
  4036dc:	mov	w1, #0x7fffffff            	// #2147483647
  4036e0:	str	w1, [x0]
  4036e4:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036e8:	add	x0, x0, #0x208
  4036ec:	ldr	x2, [x0]
  4036f0:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  4036f4:	add	x0, x0, #0x210
  4036f8:	ldr	w0, [x0]
  4036fc:	sxtw	x1, w0
  403700:	mov	x0, x1
  403704:	lsl	x0, x0, #1
  403708:	add	x0, x0, x1
  40370c:	lsl	x0, x0, #2
  403710:	mov	x1, x0
  403714:	mov	x0, x2
  403718:	bl	4014f8 <tigetstr@plt+0x1d8>
  40371c:	mov	x1, x0
  403720:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403724:	add	x0, x0, #0x208
  403728:	str	x1, [x0]
  40372c:	adrp	x0, 415000 <tigetstr@plt+0x13ce0>
  403730:	add	x0, x0, #0x210
  403734:	ldr	w0, [x0]
  403738:	ldr	w1, [sp, #28]
  40373c:	cmp	w1, w0
  403740:	b.ge	40366c <tigetstr@plt+0x234c>  // b.tcont
  403744:	nop
  403748:	nop
  40374c:	ldp	x29, x30, [sp], #32
  403750:	ret
  403754:	stp	x29, x30, [sp, #-32]!
  403758:	mov	x29, sp
  40375c:	str	w0, [sp, #28]
  403760:	mov	w0, #0x0                   	// #0
  403764:	bl	401080 <_exit@plt>
  403768:	stp	x29, x30, [sp, #-32]!
  40376c:	mov	x29, sp
  403770:	str	x0, [sp, #24]
  403774:	ldr	x0, [sp, #24]
  403778:	cmp	x0, #0x0
  40377c:	b.eq	403798 <tigetstr@plt+0x2478>  // b.none
  403780:	adrp	x0, 401000 <_exit@plt-0x80>
  403784:	add	x2, x0, #0x718
  403788:	mov	w1, #0x1                   	// #1
  40378c:	ldr	x0, [sp, #24]
  403790:	bl	4010d0 <tputs@plt>
  403794:	b	40379c <tigetstr@plt+0x247c>
  403798:	nop
  40379c:	ldp	x29, x30, [sp], #32
  4037a0:	ret
  4037a4:	nop
  4037a8:	stp	x29, x30, [sp, #-64]!
  4037ac:	mov	x29, sp
  4037b0:	stp	x19, x20, [sp, #16]
  4037b4:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4037b8:	add	x20, x20, #0xde0
  4037bc:	stp	x21, x22, [sp, #32]
  4037c0:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4037c4:	add	x21, x21, #0xdd8
  4037c8:	sub	x20, x20, x21
  4037cc:	mov	w22, w0
  4037d0:	stp	x23, x24, [sp, #48]
  4037d4:	mov	x23, x1
  4037d8:	mov	x24, x2
  4037dc:	bl	401040 <_exit@plt-0x40>
  4037e0:	cmp	xzr, x20, asr #3
  4037e4:	b.eq	403810 <tigetstr@plt+0x24f0>  // b.none
  4037e8:	asr	x20, x20, #3
  4037ec:	mov	x19, #0x0                   	// #0
  4037f0:	ldr	x3, [x21, x19, lsl #3]
  4037f4:	mov	x2, x24
  4037f8:	add	x19, x19, #0x1
  4037fc:	mov	x1, x23
  403800:	mov	w0, w22
  403804:	blr	x3
  403808:	cmp	x20, x19
  40380c:	b.ne	4037f0 <tigetstr@plt+0x24d0>  // b.any
  403810:	ldp	x19, x20, [sp, #16]
  403814:	ldp	x21, x22, [sp, #32]
  403818:	ldp	x23, x24, [sp, #48]
  40381c:	ldp	x29, x30, [sp], #64
  403820:	ret
  403824:	nop
  403828:	ret
  40382c:	nop
  403830:	adrp	x2, 415000 <tigetstr@plt+0x13ce0>
  403834:	mov	x1, #0x0                   	// #0
  403838:	ldr	x2, [x2, #352]
  40383c:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403840 <.fini>:
  403840:	stp	x29, x30, [sp, #-16]!
  403844:	mov	x29, sp
  403848:	ldp	x29, x30, [sp], #16
  40384c:	ret
