{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555102616800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555102616865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:56:56 2019 " "Processing started: Fri Apr 12 16:56:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555102616865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102616865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final-Project -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102616866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555102634255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555102634256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "../vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102726676 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102726676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102726676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-BHV " "Found design unit 1: mux_4x1-BHV" {  } { { "../vhdl/comb_logic/mux_4x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102726834 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../vhdl/comb_logic/mux_4x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_4x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102726834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102726834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-BHV " "Found design unit 1: mux_2x1-BHV" {  } { { "../vhdl/comb_logic/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../vhdl/comb_logic/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/mux_2x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-BHV " "Found design unit 1: extender-BHV" {  } { { "../vhdl/comb_logic/extender.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727160 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../vhdl/comb_logic/extender.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/extender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/comb_logic/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../vhdl/comb_logic/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727396 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../vhdl/comb_logic/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/comb_logic/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/registers_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file-async_read " "Found design unit 1: registers_file-async_read" {  } { { "../vhdl/seq_logic/registers_file.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727626 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file " "Found entity 1: registers_file" {  } { { "../vhdl/seq_logic/registers_file.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/registers_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-ASYNC_RST " "Found design unit 1: reg-ASYNC_RST" {  } { { "../vhdl/seq_logic/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727798 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../vhdl/seq_logic/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-IO_WRAP " "Found design unit 1: memory-IO_WRAP" {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727940 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102727940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102727940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728104 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102728104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/mips_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/mips_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_LIB " "Found design unit 1: MIPS_LIB" {  } { { "../vhdl/MIPS_LIB.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/MIPS_LIB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102728253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Found design unit 1: datapath-STR" {  } { { "../vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728515 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102728515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-FSM " "Found design unit 1: controller-FSM" {  } { { "../vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728754 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102728754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/final-project/vhdl/seq_logic/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728943 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102728943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102728943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555102733690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:U_DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:U_DATAPATH\"" {  } { { "../vhdl/top_level.vhd" "U_DATAPATH" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102735045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER " "Elaborating entity \"reg\" for hierarchy \"datapath:U_DATAPATH\|reg:U_PROGRAM_COUNTER\"" {  } { { "../vhdl/datapath.vhd" "U_PROGRAM_COUNTER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102735513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:U_DATAPATH\|memory:U_MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\"" {  } { { "../vhdl/datapath.vhd" "U_MEMORY" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102735809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:U_DATAPATH\|memory:U_MEMORY\|mux_4x1:U_OUT_MUX " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|mux_4x1:U_OUT_MUX\"" {  } { { "../vhdl/seq_logic/memory.vhd" "U_OUT_MUX" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102735996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM " "Elaborating entity \"ram\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\"" {  } { { "../vhdl/seq_logic/memory.vhd" "U_RAM" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102736347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/seq_logic/ram.vhd" "altsyncram_component" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102737634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102737805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif " "Parameter \"init_file\" = \"Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102737806 ""}  } { { "../vhdl/seq_logic/ram.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555102737806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4k04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k04 " "Found entity 1: altsyncram_4k04" {  } { { "db/altsyncram_4k04.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/altsyncram_4k04.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102738913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102738913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4k04 datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4k04:auto_generated " "Elaborating entity \"altsyncram_4k04\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4k04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102739010 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "178 256 0 2 2 " "178 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 79 " "Addresses ranging from 49 to 79 are not initialized" {  } { { "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" "" { Text "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1555102739138 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "109 255 " "Addresses ranging from 109 to 255 are not initialized" {  } { { "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" "" { Text "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1555102739138 ""}  } { { "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" "" { Text "Y:/GitHub/digital-design/Final-Project/test-cases/bubble_sort.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1555102739138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_A\"" {  } { { "../vhdl/datapath.vhd" "U_MUX_2x1_A" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102744260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_DATAPATH\|mux_2x1:U_MUX_2x1_B\"" {  } { { "../vhdl/datapath.vhd" "U_MUX_2x1_B" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102744519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE " "Elaborating entity \"registers_file\" for hierarchy \"datapath:U_DATAPATH\|registers_file:U_REGISTERS_FILE\"" {  } { { "../vhdl/datapath.vhd" "U_REGISTERS_FILE" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102744769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A " "Elaborating entity \"extender\" for hierarchy \"datapath:U_DATAPATH\|extender:U_SIGN_EXTEND_MUX_4A\"" {  } { { "../vhdl/datapath.vhd" "U_SIGN_EXTEND_MUX_4A" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102745215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:U_DATAPATH\|alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:U_DATAPATH\|alu:U_ALU\"" {  } { { "../vhdl/datapath.vhd" "U_ALU" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/datapath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102745503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_CONTROLLER " "Elaborating entity \"controller\" for hierarchy \"controller:U_CONTROLLER\"" {  } { { "../vhdl/top_level.vhd" "U_CONTROLLER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102746408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR20downto16 controller.vhd(355) " "VHDL Process Statement warning at controller.vhd(355): signal \"IR20downto16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555102746467 "|top_level|controller:U_CONTROLLER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR20downto16 controller.vhd(357) " "VHDL Process Statement warning at controller.vhd(357): signal \"IR20downto16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/controller.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555102746467 "|top_level|controller:U_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "../vhdl/top_level.vhd" "U_LED5" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102746989 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_DATAPATH\|alu:U_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_DATAPATH\|alu:U_ALU\|Mult0\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "Mult0" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555102753089 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_DATAPATH\|alu:U_ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_DATAPATH\|alu:U_ALU\|Mult1\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "Mult1" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555102753089 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555102753089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult0\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102754204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102754204 ""}  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555102754204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102754848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102754848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult1\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102755143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"datapath:U_DATAPATH\|alu:U_ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555102755143 ""}  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/alu/alu.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555102755143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/board/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555102755730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102755730 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1555102757676 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1555102757676 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/seq_logic/memory.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/seq_logic/memory.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555102757778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555102757779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "../vhdl/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Final-Project/vhdl/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555102760659 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555102760659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555102760936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555102768642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555102771591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555102771591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4138 " "Implemented 4138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555102772707 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555102772707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4019 " "Implemented 4019 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555102772707 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555102772707 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555102772707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555102772707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555102772795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:59:32 2019 " "Processing ended: Fri Apr 12 16:59:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555102772795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555102772795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555102772795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555102772795 ""}
