// Seed: 1297401437
module module_0 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    output supply0 id_16
    , id_19, id_20,
    output supply1 id_17
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
    , id_9,
    output wor id_2,
    input tri id_3,
    output supply1 id_4,
    input tri1 void id_5,
    input uwire id_6,
    output supply1 id_7
);
  logic id_10;
  ;
  assign id_2 = id_9 & 1;
  wire id_11;
  tri1 id_12 = -1;
  assign id_10 = id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_1,
      id_5,
      id_4,
      id_3,
      id_6,
      id_1,
      id_7,
      id_0,
      id_7,
      id_1,
      id_6,
      id_0,
      id_0,
      id_4,
      id_7
  );
endmodule
