// Seed: 1272660229
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10
);
  assign id_1#(
      .id_2 (1),
      .id_10(-1),
      .id_2 (1)
  ) = 1;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd35
) (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri0 id_4
    , id_21,
    output wor id_5,
    input wor id_6,
    output logic id_7,
    input tri1 id_8,
    output wire id_9,
    output wire id_10,
    output tri0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    input supply1 id_15,
    input supply0 id_16
    , id_22,
    input tri1 id_17,
    input supply0 id_18,
    input uwire _id_19
);
  always @(posedge id_1) id_7 <= -1;
  wire [1 : id_19] id_23;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_2,
      id_9,
      id_2,
      id_17,
      id_11,
      id_17,
      id_11,
      id_16
  );
endmodule
