{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697653721479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697653721479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 01:28:41 2023 " "Processing started: Thu Oct 19 01:28:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697653721479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697653721479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Cau3 -c Cau3 --generate_functional_sim_netlist " "Command: quartus_map Cau3 -c Cau3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697653721479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697653721746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_BCD " "Found entity 1: Counter_BCD" {  } { { "Counter_BCD.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Counter_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653721782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653721782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_led7.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led7 " "Found entity 1: bcd_to_led7" {  } { { "bcd_to_led7.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/bcd_to_led7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653721783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653721783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cau3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau3_1 " "Found entity 1: Cau3_1" {  } { { "Cau3_1.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653721784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653721784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653721785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653721785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock_1s Clock_1s Cau3_2.v(5) " "Verilog HDL Declaration information at Cau3_2.v(5): object \"clock_1s\" differs only in case from object \"Clock_1s\" in the same scope" {  } { { "Cau3_2.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1697653721787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file cau3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau3_2 " "Found entity 1: Cau3_2" {  } { { "Cau3_2.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653721787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653721787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divider " "Elaborating entity \"clock_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697653721809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(17) " "Verilog HDL assignment warning at clock_divider.v(17): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/clock_divider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697653721810 "|clock_divider"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697653721857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 01:28:41 2023 " "Processing ended: Thu Oct 19 01:28:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697653721857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697653721857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697653721857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697653721857 ""}
