Warning (10268): Verilog HDL information at AEC.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC.v Line: 27
