;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -717, <-32
	MOV -17, <-20
	SLT <301, 103
	MOV -11, <-20
	DJN -1, @-20
	SUB #10, <462
	MOV -11, <-20
	JMP <121, #106
	ADD #12, @1
	MOV -11, <-20
	SPL 0, #-2
	SUB @127, <106
	SUB @127, @106
	SLT 102, 620
	MOV 10, 30
	ADD <127, @-106
	ADD #12, @1
	ADD <127, @-106
	MOV -11, <-20
	MOV -11, <-20
	ADD 110, 9
	MOV -11, <-20
	SUB @171, @106
	SLT 272, @12
	ADD 110, 9
	SUB -737, <-32
	ADD 110, 9
	MOV 10, 30
	SUB #10, <462
	ADD <27, @-106
	SLT <301, 103
	SUB @127, 106
	MOV -11, <-20
	SUB #10, <462
	SUB @127, 106
	MOV -11, <-20
	MOV -717, <-32
	SUB #10, <462
	SPL 0, #-2
	ADD 110, 9
	SPL 100, 90
	SPL 0, #-2
	SUB #10, <462
	SPL 0, #-2
	JMP <121, #106
	SPL 0, #-2
	MOV -717, <-32
	SUB #10, <462
	SUB #10, <462
