,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_64_8:1,WRITE_1_7,< -2.31,-2.486,"< (-0.7 * VAR(""VDDW""))",,near,-2.774,-2.098,< -2.31,-2.547,< -2.31,-2.361,< -2.31,-2.098,< -2.31,-2.774
THESIS:TB_TOP_128_64_8:1,WRITE_1_6,> 2.31,2.513,"> (0.7 * VAR(""VDDW""))",,pass,2.452,2.563,> 2.31,2.54,> 2.31,2.472,> 2.31,2.452,> 2.31,2.563
THESIS:TB_TOP_128_64_8:1,WRITE_1_5,< -2.31,-2.436,"< (-0.7 * VAR(""VDDW""))",,fail,-2.735,-2.011,< -2.31,-2.485,< -2.31,-2.307,< -2.31,-2.011,< -2.31,-2.735
THESIS:TB_TOP_128_64_8:1,WRITE_1_4,> 2.31,2.512,"> (0.7 * VAR(""VDDW""))",,pass,2.449,2.563,> 2.31,2.539,> 2.31,2.47,> 2.31,2.449,> 2.31,2.563
THESIS:TB_TOP_128_64_8:1,WRITE_1_3,< -2.31,-2.439,"< (-0.7 * VAR(""VDDW""))",,fail,-2.738,-2.016,< -2.31,-2.49,< -2.31,-2.31,< -2.31,-2.016,< -2.31,-2.738
THESIS:TB_TOP_128_64_8:1,WRITE_1_2,> 2.31,2.513,"> (0.7 * VAR(""VDDW""))",,pass,2.448,2.564,> 2.31,2.541,> 2.31,2.472,> 2.31,2.448,> 2.31,2.564
THESIS:TB_TOP_128_64_8:1,WRITE_1_1,< -2.31,-2.446,"< (-0.7 * VAR(""VDDW""))",,fail,-2.742,-2.034,< -2.31,-2.496,< -2.31,-2.32,< -2.31,-2.034,< -2.31,-2.742
THESIS:TB_TOP_128_64_8:1,WRITE_1_0,> 2.31,2.558,"> (0.7 * VAR(""VDDW""))",,pass,2.493,2.6,> 2.31,2.581,> 2.31,2.522,> 2.31,2.493,> 2.31,2.6
THESIS:TB_TOP_128_64_8:1,WRITE_2_7,> 2.31,2.56,"> (0.7 * VAR(""VDDW""))",,pass,2.482,2.594,> 2.31,2.576,> 2.31,2.536,> 2.31,2.482,> 2.31,2.594
THESIS:TB_TOP_128_64_8:1,WRITE_2_6,< -2.31,-2.415,"< (-0.7 * VAR(""VDDW""))",,fail,-2.763,-1.896,< -2.31,-2.436,< -2.31,-2.282,< -2.31,-1.896,< -2.31,-2.763
THESIS:TB_TOP_128_64_8:1,WRITE_2_5,> 2.31,2.51,"> (0.7 * VAR(""VDDW""))",,pass,2.387,2.565,> 2.31,2.535,> 2.31,2.464,> 2.31,2.387,> 2.31,2.565
THESIS:TB_TOP_128_64_8:1,WRITE_2_4,< -2.31,-2.411,"< (-0.7 * VAR(""VDDW""))",,fail,-2.766,-1.876,< -2.31,-2.435,< -2.31,-2.27,< -2.31,-1.876,< -2.31,-2.766
THESIS:TB_TOP_128_64_8:1,WRITE_2_3,> 2.31,2.511,"> (0.7 * VAR(""VDDW""))",,pass,2.396,2.565,> 2.31,2.535,> 2.31,2.466,> 2.31,2.396,> 2.31,2.565
THESIS:TB_TOP_128_64_8:1,WRITE_2_2,< -2.31,-2.417,"< (-0.7 * VAR(""VDDW""))",,fail,-2.77,-1.88,< -2.31,-2.444,< -2.31,-2.275,< -2.31,-1.88,< -2.31,-2.77
THESIS:TB_TOP_128_64_8:1,WRITE_2_1,> 2.31,2.517,"> (0.7 * VAR(""VDDW""))",,pass,2.418,2.568,> 2.31,2.54,> 2.31,2.478,> 2.31,2.418,> 2.31,2.568
THESIS:TB_TOP_128_64_8:1,WRITE_2_0,< -2.31,-2.496,"< (-0.7 * VAR(""VDDW""))",,fail,-2.818,-2.057,< -2.31,-2.562,< -2.31,-2.362,< -2.31,-2.057,< -2.31,-2.818
THESIS:TB_TOP_128_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_1,,19.34e-6,< 0.3,,fail,-6.115e-6,1.799,,1.799,,-1.623e-6,,-6.115e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_3,,-2.018e-6,< 0.3,,fail,-6.632e-6,1.799,,1.799,,-408.6e-9,,-6.632e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_5,,-11.45e-6,< 0.3,,pass,-53.94e-6,-1.028e-6,,-1.028e-6,,-42.04e-6,,-41.23e-6,,-53.94e-6
THESIS:TB_TOP_128_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_7,,-5.509e-6,< 0.3,,pass,-18.67e-6,1.094e-6,,906.5e-9,,-1.478e-6,,1.094e-6,,-18.67e-6
THESIS:TB_TOP_128_64_8:1,READ_2_0,,36.11e-6,< 0.3,,pass,-17.32e-6,36.11e-6,,-16.31e-6,,-8.696e-6,,-17.32e-6,,-5.932e-6
THESIS:TB_TOP_128_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_2,,15.16e-6,< 0.3,,fail,-15.49e-6,1.799,,-4.115e-6,,39.97e-6,,-15.49e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_4,,42.91e-6,< 0.3,,fail,-4.535e-6,1.799,,23.05e-6,,34.21e-6,,-4.535e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_6,,-3.829e-6,< 0.3,,fail,-8.848e-6,1.799,,1.799,,-8.848e-6,,-6.875e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

