3D_CHICKEN
3D_CHICKEN2
3D_CHICKEN3
3D_CHICKEN4
3D Scoreboard Hashing Enable
__assert_fail
Async Flip Performance mode
  (bit %2d) FAIL: %s must be %s
  (bit %2d) OK:   %s
  (bit %2d) PERF: %s should be %s
__bss_start
CACHE_MODE_0
CACHE_MODE_1
COMMON_SLICE_CHICKEN1
COMMON_SLICE_CHICKEN2
Couldn't find graphics card
Couldn't find path to dri/debugfs entry
Couldn't initialize PCI system: %s
Couldn't map MMIO region: %s
Couldn't mmap %s: %s
Couldn't open %s: %s
Couldn't probe graphics card: %s
CPU Fence Enable
DAP Instruction and State Cache Invalidate
Data Disable
Depth Cache LRA Hunt Feature Disable
Depth Read Hit Write-Only Optimization Disable
Depth Related Cache Pipelined Flush Disable
DPFC_CONTROL_SA
__errno_location
FF_SLICE_CHICKEN
FF_SLICE_CS_CHICKEN1
FF_SLICE_CS_CHICKEN2
FF_SLICE_CS_CHICKEN3
Flush Performance Mode
Flush TLB Invalidation Mode
__fprintf_chk
Full Rate Sampler Disable
Full Size SF FIFO Disable
Full Size URB Disable
__fxstat
Gen2/3 Ranges are not supported. Please use unsafe access.
GFX_MODE
GLIBC_2.0
GLIBC_2.3.4
GLIBC_2.4
__gmon_start__
Graphics card is non-intel
HALF_SLICE_CHICKEN
HALF_SLICE_CHICKEN2
Hierarchical Z Disable
Hierarchical Z RAW Stall Optimization Disable
HIZ LRA Eviction Policy
Instruction and State L1 Cache Disable
Instruction and State L2 Cache Disable
Instruction L1 Cache and In-Flight Queue Disable
Instruction L2 Cache Fill Buffers Disable
intel_get_drm_devid
intel_get_total_ram_mb
intel_get_total_swap_mb
intel_register_access_init
intel_register_read
intel_register_write
_IO_stdin_used
_Jv_RegisterClasses
libc.so.6
__libc_start_main
../../lib/intel_drm.c
../../lib/intel_mmio.c
/lib/ld-linux.so.2
libpciaccess.so.0
MCS Cache Disable
MI_FLUSH enable
mmio_data.inited
mmio_data.key != -1
mmio != ((void *)0)
           OK:   chicken bits unset
           OK:   other non-thread deps bits unset
pci_device_find_by_slot
pci_device_map_range
pci_device_probe
pci_system_init
Pixel Backend sub-span collection Optimization Disable
__printf_chk
RCC LRA Eviction Policy
Register read blocked for safety (*0x%08x)
Register write blocked for safety (*0x%08x = 0x%x)
Render Cache Operational Flush
ret == 0
ROW_CHICKEN
ROW_CHICKEN2
%s (0x%x): 0x%08x
Sampler L2 Disable
Sampler L2 TLB Prefetch Enable
%s/%i/i915_forcewake_user
%s/%i/name
__snprintf_chk
__stack_chk_fail
STC Address Lookup Optimization Disable
STC LRA Eviction Policy
strerror
/sys/kernel/debug/dri
#t$$9t$$t
TD Four Row Dispatch Disable
Vertex Shader Cache Mode
Vertex Shader Timer Dispatch Enable
VS Quad Thread Dispatch Disable
           WARN: chicken bits set
         WARN:   other non-thread deps bits set
WIZ Hashing disable
WM_CHICKEN
