<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 14.39 and Figure 14.40 in the textbook, which shows the NAND gate.</p> <p>Refer to Figure 14.37 (e) in the textbook.</p> <p>The circuit is loaded with a large capacitance, the worst case delay are equal to that of the inverter.</p> <p>The two PMOS transistors, <img src="images/3657-14-50P-i1.png" /> are connected in series and are to be replaced by an equivalent transistor action of <img src="images/3657-14-50P-i2.png" /> .</p> <p>The two NMOS transistors, <img src="images/3657-14-50P-i3.png" /> are connected in parallel and are to be replaced by an equivalent transistor action of <img src="images/3657-14-50P-i4.png" /> .</p> <p>The equivalent width-to-length ratio of the transistors when connected in parallel is the addition of the width-to-length ratios of the transistors.</p> <p>Therefore, the relation between the transistors width-to-length ratios is,</p> <p> <img src="images/3657-14-50P-i5.png" /> .</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>The equivalent width-to-length ratio of the transistors when connected in series is,</p> <p> <img src="images/3657-14-50P-i6.png" /> </p> <p>Thus, the relation between the <img src="images/3657-14-50P-i7.png" /> ratios of the transistors is,</p> <p> <img src="images/3657-14-50P-i8.png" />.</p></div>