

================================================================
== Vivado HLS Report for 'p_fir_config_cpp_lin'
================================================================
* Date:           Sun Feb  4 23:54:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------+-------+-----+-----+-----+-----+---------+
        |               |       |  Latency  |  Interval | Pipeline|
        |    Instance   | Module| min | max | min | max |   Type  |
        +---------------+-------+-----+-----+-----+-----+---------+
        |grp_run_fu_54  |run    |   28|   28|   28|   28|   none  |
        +---------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     21|     236|     213|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      51|
|Register         |        -|      -|       4|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     21|     240|     272|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------+-------+---------+-------+-----+-----+
    |    Instance   | Module| BRAM_18K| DSP48E|  FF | LUT |
    +---------------+-------+---------+-------+-----+-----+
    |grp_run_fu_54  |run    |        0|     21|  236|  213|
    +---------------+-------+---------+-------+-----+-----+
    |Total          |       |        0|     21|  236|  213|
    +---------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |fir_config_V_read  |   9|          2|    1|          2|
    |fir_in_read        |   9|          2|    1|          2|
    |fir_out_write      |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  51|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ap_reg_grp_run_fu_54_ap_start  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  4|   0|    4|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_start              |  in |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_done               | out |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_idle               | out |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|ap_ready              | out |    1| ap_ctrl_hs | __fir_config.cpp_lin | return value |
|fir_in_dout           |  in |   16|   ap_fifo  |        fir_in        |    pointer   |
|fir_in_empty_n        |  in |    1|   ap_fifo  |        fir_in        |    pointer   |
|fir_in_read           | out |    1|   ap_fifo  |        fir_in        |    pointer   |
|fir_out_din           | out |   24|   ap_fifo  |        fir_out       |    pointer   |
|fir_out_full_n        |  in |    1|   ap_fifo  |        fir_out       |    pointer   |
|fir_out_write         | out |    1|   ap_fifo  |        fir_out       |    pointer   |
|fir_config_V_dout     |  in |    8|   ap_fifo  |     fir_config_V     |    pointer   |
|fir_config_V_empty_n  |  in |    1|   ap_fifo  |     fir_config_V     |    pointer   |
|fir_config_V_read     | out |    1|   ap_fifo  |     fir_config_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

