RISC-V SoC Tapeout Odyssey

This repository documents my work in the VSD RISC-V Reference SoC Tapeout Program (Phase-2).
It presents a structured exploration of the open-source ASIC design flow â€” progressing from RTL to GDSII â€” utilizing the SKY130 process design kit (PDK) and a suite of open-source EDA tools.

ğŸ“Œ Program Overview

The VSD Tapeout Program is an industry-oriented initiative designed to provide end-to-end exposure to the ASIC design ecosystem. The program emphasizes:

RISC-V based SoC architecture design and integration

RTL-to-GDSII implementation using OpenLane

Timing closure, power analysis, floorplanning, placement, and routing

Tapeout readiness using the open-source SKY130 PDK

ğŸ“– For additional context, refer to the official announcement:
ğŸ”— Silicon Sovereignty â€“ Why It Matters (Phase-2 Launch)

ğŸ“‚ Repository Organization

docs/ â†’ Technical documentation, design notes, and reports

src/ â†’ RTL source files and verification testbenches

scripts/ â†’ OpenLane automation and supporting scripts

results/ â†’ Generated layouts, timing/power reports, and logs

images/ â†’ Architecture diagrams, flowcharts, and visualizations

ğŸ› ï¸ Tools & Technologies

OpenLane â€“ Automated RTL-to-GDSII flow

Yosys â€“ Logic synthesis framework

OpenROAD â€“ Floorplanning, placement, clock tree synthesis, and routing

Magic VLSI â€“ Physical verification (DRC/LVS) and layout inspection

ngspice â€“ Circuit simulation and analysis

SKY130 PDK â€“ Open-source technology node for fabrication

ğŸ¯ Key Learning Outcomes

Comprehensive understanding of the end-to-end ASIC design flow

Practical experience with tapeout-ready SoC implementation

Enhanced knowledge of RISC-V architecture and open-source EDA tools

Familiarity with industry-aligned design methodologies for silicon fabrication
