// Seed: 397551978
module module_0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wire id_4,
    input  wand id_5,
    input  wand id_6,
    input  wand id_7,
    input  tri1 id_8
);
  initial $clog2(58);
  ;
  module_0 modCall_1 ();
  assign id_0 = 1 - -1;
  logic id_10;
  wire [-1 : 1 'b0] id_11, id_12, id_13;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  ;
  module_0 modCall_1 ();
  wire id_10;
  ;
endmodule
