# ============================================================================
# VAELIX | SENTINEL MARK I (WOKWI TWIN)
# ============================================================================
# PROJECT IDENTITY: Vaelix Challenge Coin
# TARGET: Tiny Tapeout 06 (IHP 130nm)
# ============================================================================

project:
  # [ACTION REQUIRED] REPLACE '0' WITH YOUR ACTUAL WOKWI PROJECT ID
  # NOTE: wokwi_id is 0 because this is a custom Verilog project, not Wokwi
  wokwi_id: 0

  title: "Vaelix Sentinel Mark I"
  author: "Vaelix Systems R&D"
  discord: ""
  description: "Hardware-level cryptographic Challenge Coin. 8-bit authorization gate (Key: 0xB6)."
  language: "Verilog" # Custom Verilog project (not Wokwi)
  clock_hz: 25000000 # Optimized for Stability (25 MHz)

  # Custom Verilog project configuration
  top_module: "tt_um_vaelix_sentinel"
  source_files:
    - tt_um_vaelix_sentinel.v
    - cells.v

  # Footprint: Standard 1x1 Tile for High-Yield Fabrication
  tiles: "1x1"

# ============================================================================
# SENTINEL INTERFACE PROTOCOL
# ============================================================================
pinout:
  # INPUTS: THE VAELIX KEY (0xB6 / 10110110)
  ui[0]: "KEY_BIT0"
  ui[1]: "KEY_BIT1"
  ui[2]: "KEY_BIT2"
  ui[3]: "KEY_BIT3"
  ui[4]: "KEY_BIT4"
  ui[5]: "KEY_BIT5"
  ui[6]: "KEY_BIT6"
  ui[7]: "KEY_BIT7"

  # OUTPUTS: TELEMETRY (7-SEGMENT / ACTIVE LOW)
  uo[0]: "SEG_A"
  uo[1]: "SEG_B"
  uo[2]: "SEG_C"
  uo[3]: "SEG_D"
  uo[4]: "SEG_E"
  uo[5]: "SEG_F"
  uo[6]: "SEG_G"
  uo[7]: "SEG_DP"

  # IO: STATUS ARRAY (VAELIX GLOW)
  uio[0]: "STATUS_0"
  uio[1]: "STATUS_1"
  uio[2]: "STATUS_2"
  uio[3]: "STATUS_3"
  uio[4]: "STATUS_4"
  uio[5]: "STATUS_5"
  uio[6]: "STATUS_6"
  uio[7]: "STATUS_7"

# COMPLIANCE CHECK
yaml_version: 6
