###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:03:21 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.974
- Setup                         0.691
+ Phase Shift                   3.000
= Required Time                 3.283
- Arrival Time                  3.891
= Slack Time                   -0.608
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.508 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.363 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.017 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.319 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1429_0         | A ^ -> Y ^     | OR2X1    | 0.107 | 0.253 |   2.862 |    2.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | B ^ -> Y v     | NAND2X1  | 0.133 | 0.118 |   2.980 |    2.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B v -> Y ^     | NOR3X1   | 0.158 | 0.141 |   3.120 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C ^ -> Y v     | NAND3X1  | 0.172 | 0.114 |   3.235 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B v -> Y v     | AND2X2   | 0.195 | 0.340 |   3.575 |    2.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A v -> Y ^     | INVX8    | 0.174 | 0.166 |   3.741 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0         | B ^ -> Y v     | AOI21X1  | 0.198 | 0.150 |   3.891 |    3.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   3.891 |    3.283 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.708 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.853 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.199 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.391 | 0.036 |   0.974 |    1.582 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
- Setup                         0.799
+ Phase Shift                   3.000
= Required Time                 3.133
- Arrival Time                  3.740
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.507 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.362 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.016 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.320 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    1.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.173 | 0.152 |   2.761 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.219 | 0.177 |   2.939 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.154 | 0.105 |   3.044 |    2.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.135 |   3.179 |    2.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.329 |    2.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   3.595 |    2.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0         | A ^ -> Y v     | MUX2X1   | 0.203 | 0.145 |   3.739 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.203 | 0.000 |   3.740 |    3.133 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.707 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.852 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.198 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.373 | 0.012 |   0.931 |    1.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.949
- Setup                         0.739
+ Phase Shift                   3.000
= Required Time                 3.209
- Arrival Time                  3.750
= Slack Time                   -0.540
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.440 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.295 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.050 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q ^   | DFFSR    | 0.213 | 0.662 |   1.562 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A ^ -> Y ^     | BUFX4    | 0.158 | 0.283 |   1.845 |    1.305 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A ^ -> Y v     | INVX1    | 0.125 | 0.138 |   1.983 |    1.442 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C v -> Y ^     | NAND3X1  | 0.194 | 0.145 |   2.128 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A ^ -> Y v     | INVX2    | 0.147 | 0.146 |   2.274 |    1.734 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A v -> Y v     | BUFX4    | 0.236 | 0.326 |   2.600 |    2.060 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC353_FE_RN_ | A v -> Y v     | BUFX2    | 0.082 | 0.231 |   2.831 |    2.291 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1722_0         | D v -> Y ^     | AOI22X1  | 0.202 | 0.132 |   2.962 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | B ^ -> Y v     | NAND3X1  | 0.136 | 0.083 |   3.046 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.135 | 0.131 |   3.176 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.217 | 0.165 |   3.341 |    2.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.276 | 0.251 |   3.593 |    3.052 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.203 | 0.157 |   3.750 |    3.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.203 | 0.000 |   3.750 |    3.209 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.640 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.785 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.131 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.407 | 0.036 |   0.949 |    1.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.960
- Setup                         0.682
+ Phase Shift                   3.000
= Required Time                 3.278
- Arrival Time                  3.758
= Slack Time                   -0.480
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.380 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.235 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.111 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.447 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    1.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.173 | 0.152 |   2.761 |    2.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.219 | 0.177 |   2.939 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.154 | 0.105 |   3.044 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.135 |   3.179 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.329 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   3.595 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0          | B ^ -> Y v     | AOI21X1  | 0.195 | 0.163 |   3.757 |    3.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.195 | 0.000 |   3.758 |    3.278 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.580 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.725 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.070 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.347 | 0.019 |   0.960 |    1.440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.972
- Setup                         0.607
+ Phase Shift                   3.000
= Required Time                 3.365
- Arrival Time                  3.820
= Slack Time                   -0.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.354 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.210 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.136 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.472 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    1.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.167 | 0.191 |   2.800 |    2.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.221 | 0.182 |   2.982 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.093 |   3.075 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.188 | 0.142 |   3.218 |    2.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.182 | 0.159 |   3.376 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   3.628 |    3.173 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B ^ -> Y v     | AOI21X1  | 0.194 | 0.192 |   3.820 |    3.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.194 | 0.000 |   3.820 |    3.365 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.699 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.045 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.410 | 0.060 |   0.972 |    1.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.943
- Setup                         0.595
+ Phase Shift                   3.000
= Required Time                 3.348
- Arrival Time                  3.773
= Slack Time                   -0.425
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.325 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.180 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.166 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.502 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.173 | 0.152 |   2.761 |    2.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.219 | 0.177 |   2.939 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.154 | 0.105 |   3.044 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.135 |   3.179 |    2.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.329 |    2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   3.595 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0          | B ^ -> Y v     | AOI21X1  | 0.191 | 0.178 |   3.773 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   3.773 |    3.348 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.525 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.669 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.015 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.346 | 0.014 |   0.943 |    1.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.955
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.551
- Arrival Time                  3.973
= Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.322 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.178 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.168 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.504 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.615 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.290 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.157 | 0.080 |   3.445 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   3.647 |    3.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   3.823 |    3.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                  | A v -> Y ^     | MUX2X1   | 0.155 | 0.150 |   3.973 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   3.973 |    3.551 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.667 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.013 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.014 |   0.954 |    1.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.974
- Setup                         0.629
+ Phase Shift                   3.000
= Required Time                 3.345
- Arrival Time                  3.764
= Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.319 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.175 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.171 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.507 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.167 | 0.191 |   2.800 |    2.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.221 | 0.182 |   2.982 |    2.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.093 |   3.075 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.188 | 0.142 |   3.218 |    2.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.182 | 0.159 |   3.376 |    2.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   3.628 |    3.209 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A ^ -> Y v     | MUX2X1   | 0.195 | 0.136 |   3.764 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.195 | 0.000 |   3.764 |    3.345 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.519 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.664 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.010 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.410 | 0.061 |   0.974 |    1.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.942
- Setup                         0.405
+ Phase Shift                   3.000
= Required Time                 3.537
- Arrival Time                  3.952
= Slack Time                   -0.415
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.315 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.171 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.175 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.511 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.622 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.297 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.157 | 0.080 |   3.445 |    3.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   3.647 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   3.823 |    3.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2110_0         | B v -> Y ^     | AOI21X1  | 0.174 | 0.129 |   3.952 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.952 |    3.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.515 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.660 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.006 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.346 | 0.012 |   0.941 |    1.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.950
- Setup                         0.625
+ Phase Shift                   3.000
= Required Time                 3.324
- Arrival Time                  3.736
= Slack Time                   -0.412
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.312 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.167 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.179 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q ^   | DFFSR    | 0.213 | 0.662 |   1.562 |    1.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A ^ -> Y ^     | BUFX4    | 0.158 | 0.283 |   1.845 |    1.433 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A ^ -> Y v     | INVX1    | 0.125 | 0.138 |   1.983 |    1.571 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C v -> Y ^     | NAND3X1  | 0.194 | 0.145 |   2.128 |    1.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A ^ -> Y v     | INVX2    | 0.147 | 0.146 |   2.274 |    1.862 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A v -> Y v     | BUFX4    | 0.236 | 0.326 |   2.600 |    2.188 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC353_FE_RN_ | A v -> Y v     | BUFX2    | 0.082 | 0.231 |   2.831 |    2.419 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1722_0         | D v -> Y ^     | AOI22X1  | 0.202 | 0.132 |   2.962 |    2.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | B ^ -> Y v     | NAND3X1  | 0.136 | 0.083 |   3.046 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.135 | 0.131 |   3.176 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.217 | 0.165 |   3.341 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.276 | 0.251 |   3.593 |    3.181 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.193 | 0.143 |   3.735 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.193 | 0.001 |   3.736 |    3.324 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.512 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.657 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.003 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    1.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.952
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.549
- Arrival Time                  3.961
= Slack Time                   -0.412
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.312 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.167 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.179 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.515 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.626 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.301 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.157 | 0.080 |   3.445 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   3.647 |    3.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   3.823 |    3.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | A v -> Y ^     | MUX2X1   | 0.141 | 0.138 |   3.961 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.141 | 0.000 |   3.961 |    3.549 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.512 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.657 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.002 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    1.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.937
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.521
- Arrival Time                  3.932
= Slack Time                   -0.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.311 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.166 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.180 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.516 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.626 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.301 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.195 | 0.145 |   3.511 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   3.793 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   3.931 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   3.932 |    3.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.511 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.656 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    1.002 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.378 | 0.017 |   0.937 |    1.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.959
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.555
- Arrival Time                  3.963
= Slack Time                   -0.407
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.307 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.162 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.183 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.520 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.630 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.305 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.157 | 0.080 |   3.445 |    3.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   3.647 |    3.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   3.823 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | A v -> Y ^     | MUX2X1   | 0.147 | 0.140 |   3.962 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   3.963 |    3.555 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.507 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.652 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.998 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.018 |   0.959 |    1.366 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.955
- Setup                         0.421
+ Phase Shift                   3.000
= Required Time                 3.533
- Arrival Time                  3.937
= Slack Time                   -0.404
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.304 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.159 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.187 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.523 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.634 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.308 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.195 | 0.145 |   3.511 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   3.793 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   3.937 |    3.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   3.937 |    3.533 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.504 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.994 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.389 | 0.035 |   0.955 |    1.358 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.940
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.537
- Arrival Time                  3.936
= Slack Time                   -0.399
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.299 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.154 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.192 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.528 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.639 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.314 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    2.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.195 | 0.145 |   3.511 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   3.793 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   3.936 |    3.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   3.936 |    3.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.499 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.989 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.346 | 0.010 |   0.940 |    1.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.974
- Setup                         0.605
+ Phase Shift                   3.000
= Required Time                 3.368
- Arrival Time                  3.765
= Slack Time                   -0.397
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.297 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.152 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.194 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.530 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.167 | 0.191 |   2.800 |    2.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.221 | 0.182 |   2.982 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.093 |   3.075 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.188 | 0.142 |   3.218 |    2.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.182 | 0.159 |   3.376 |    2.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   3.628 |    3.231 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A ^ -> Y v     | MUX2X1   | 0.194 | 0.137 |   3.765 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.194 | 0.000 |   3.765 |    3.368 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.497 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.642 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.988 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.409 | 0.062 |   0.974 |    1.371 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.951
- Setup                         0.427
+ Phase Shift                   3.000
= Required Time                 3.525
- Arrival Time                  3.912
= Slack Time                   -0.387
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.287 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.142 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.204 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.540 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.650 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.242 | 0.217 |   2.746 |    2.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.270 | 0.255 |   3.001 |    2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.222 | 0.208 |   3.209 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.121 | 0.065 |   3.274 |    2.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.196 |   3.470 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.347 | 0.293 |   3.763 |    3.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0          | B v -> Y ^     | AOI21X1  | 0.188 | 0.148 |   3.911 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.188 | 0.000 |   3.912 |    3.525 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.487 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.632 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.978 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.388 | 0.032 |   0.951 |    1.338 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.949
- Setup                         0.423
+ Phase Shift                   3.000
= Required Time                 3.526
- Arrival Time                  3.903
= Slack Time                   -0.377
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.277 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.132 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.214 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.550 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.661 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.242 | 0.217 |   2.746 |    2.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.270 | 0.255 |   3.001 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.222 | 0.208 |   3.209 |    2.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.121 | 0.065 |   3.274 |    2.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.196 |   3.470 |    3.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.347 | 0.293 |   3.763 |    3.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_876_0          | B v -> Y ^     | AOI21X1  | 0.159 | 0.140 |   3.903 |    3.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.903 |    3.526 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.477 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.622 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.967 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.387 | 0.030 |   0.949 |    1.326 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.952
- Setup                         0.427
+ Phase Shift                   3.000
= Required Time                 3.525
- Arrival Time                  3.901
= Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.276 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.131 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.214 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.551 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.661 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.242 | 0.217 |   2.746 |    2.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.270 | 0.255 |   3.001 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.222 | 0.208 |   3.209 |    2.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.121 | 0.065 |   3.274 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.196 |   3.470 |    3.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.347 | 0.293 |   3.763 |    3.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_752_0          | B v -> Y ^     | AOI21X1  | 0.184 | 0.138 |   3.901 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   3.901 |    3.525 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.476 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.621 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.967 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.388 | 0.032 |   0.952 |    1.328 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.001
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.548
- Arrival Time                  3.921
= Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.273 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.128 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.217 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.554 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.664 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.228 | 0.182 |   2.711 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.278 | 0.258 |   2.969 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.137 | 0.165 |   3.134 |    2.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.156 | 0.108 |   3.242 |    2.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.228 | 0.202 |   3.444 |    3.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.353 | 0.275 |   3.719 |    3.346 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A v -> Y ^     | MUX2X1   | 0.195 | 0.202 |   3.921 |    3.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.195 | 0.000 |   3.921 |    3.548 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.473 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.618 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.964 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.439 | 0.101 |   1.001 |    1.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.997
- Setup                         0.544
+ Phase Shift                   3.000
= Required Time                 3.453
- Arrival Time                  3.823
= Slack Time                   -0.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.270 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.126 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.220 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.556 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.167 | 0.191 |   2.800 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.221 | 0.182 |   2.982 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.093 |   3.075 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.188 | 0.142 |   3.218 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.182 | 0.159 |   3.376 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   3.628 |    3.258 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B ^ -> Y v     | AOI21X1  | 0.191 | 0.195 |   3.823 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   3.823 |    3.453 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.615 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.961 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.441 | 0.097 |   0.997 |    1.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.943
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.539
- Arrival Time                  3.909
= Slack Time                   -0.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.270 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.126 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.220 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.556 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.667 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.242 | 0.217 |   2.746 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.270 | 0.255 |   3.001 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.222 | 0.208 |   3.209 |    2.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.121 | 0.065 |   3.274 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.196 |   3.470 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.347 | 0.293 |   3.763 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_755_0          | B v -> Y ^     | AOI21X1  | 0.159 | 0.146 |   3.909 |    3.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.909 |    3.539 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.615 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.961 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.346 | 0.013 |   0.943 |    1.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.946
- Setup                         0.433
+ Phase Shift                   3.000
= Required Time                 3.513
- Arrival Time                  3.879
= Slack Time                   -0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.266 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.121 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.224 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.561 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.671 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.357 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B v -> Y ^     | AOI21X1  | 0.165 | 0.155 |   3.879 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.165 | 0.001 |   3.879 |    3.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.611 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.957 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.406 | 0.034 |   0.946 |    1.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.974
- Setup                         0.464
+ Phase Shift                   3.000
= Required Time                 3.510
- Arrival Time                  3.873
= Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.263 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.118 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.227 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.564 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.097 | 0.273 |   2.882 |    2.519 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.179 | 0.132 |   3.014 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.106 | 0.110 |   3.124 |    2.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.125 | 0.095 |   3.219 |    2.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.158 | 0.118 |   3.337 |    2.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.499 |    3.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.278 | 0.235 |   3.735 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | A ^ -> Y v     | MUX2X1   | 0.184 | 0.138 |   3.873 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.184 | 0.000 |   3.873 |    3.510 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.608 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.954 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.409 | 0.062 |   0.974 |    1.337 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.949
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.534
- Arrival Time                  3.896
= Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.262 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.117 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.229 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.565 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.675 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.362 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.191 | 0.172 |   3.895 |    3.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.191 | 0.000 |   3.896 |    3.534 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.462 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.607 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.953 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.367 | 0.039 |   0.949 |    1.311 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.947
- Setup                         0.569
+ Phase Shift                   3.000
= Required Time                 3.379
- Arrival Time                  3.738
= Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.259 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.114 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.231 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.568 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2366_0         | B ^ -> Y v     | OAI22X1  | 0.169 | 0.179 |   2.788 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | A v -> Y ^     | NOR2X1   | 0.190 | 0.165 |   2.953 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C ^ -> Y v     | NAND3X1  | 0.128 | 0.079 |   3.031 |    2.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A v -> Y ^     | NAND2X1  | 0.138 | 0.142 |   3.174 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B ^ -> Y v     | NAND2X1  | 0.184 | 0.158 |   3.332 |    2.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.280 | 0.236 |   3.567 |    3.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2299_0         | B ^ -> Y v     | AOI21X1  | 0.190 | 0.170 |   3.737 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.190 | 0.000 |   3.738 |    3.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.459 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.604 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.950 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.366 | 0.037 |   0.947 |    1.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.921
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.517
- Arrival Time                  3.873
= Slack Time                   -0.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.256 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.111 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.234 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.571 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.681 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1864_0         | B v -> Y ^     | AOI21X1  | 0.144 | 0.145 |   3.873 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.144 | 0.000 |   3.873 |    3.517 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.456 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.601 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.947 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.350 | 0.011 |   0.921 |    1.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.962
- Setup                         0.406
+ Phase Shift                   3.000
= Required Time                 3.556
- Arrival Time                  3.912
= Slack Time                   -0.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.256 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.111 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.235 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.571 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.681 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.228 | 0.182 |   2.711 |    2.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.278 | 0.258 |   2.969 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.137 | 0.165 |   3.134 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.156 | 0.108 |   3.242 |    2.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.228 | 0.202 |   3.444 |    3.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.353 | 0.275 |   3.719 |    3.363 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1826_0         | A v -> Y ^     | AOI21X1  | 0.183 | 0.193 |   3.912 |    3.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.912 |    3.556 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.456 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.601 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.946 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.347 | 0.021 |   0.962 |    1.318 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.961
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.557
- Arrival Time                  3.911
= Slack Time                   -0.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.255 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.110 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.236 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.572 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.683 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.242 | 0.217 |   2.746 |    2.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.270 | 0.255 |   3.001 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.222 | 0.208 |   3.209 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.121 | 0.065 |   3.274 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.196 |   3.470 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.347 | 0.293 |   3.763 |    3.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_352_0          | B v -> Y ^     | AOI21X1  | 0.158 | 0.148 |   3.911 |    3.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.911 |    3.557 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.455 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.599 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.945 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.347 | 0.020 |   0.961 |    1.315 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.935
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.520
- Arrival Time                  3.867
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.247 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.102 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.243 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.580 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.690 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.085 | 0.268 |   2.712 |    2.365 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.217 | 0.139 |   2.851 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.198 | 0.223 |   3.074 |    2.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.344 | 0.291 |   3.365 |    3.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.195 | 0.145 |   3.511 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC253_n32       | A v -> Y v     | BUFX2    | 0.095 | 0.221 |   3.731 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_397_0          | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   3.867 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.867 |    3.520 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.447 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.592 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.938 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    1.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.377 | 0.015 |   0.935 |    1.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.975
- Setup                         0.436
+ Phase Shift                   3.000
= Required Time                 3.539
- Arrival Time                  3.885
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.247 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.102 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.244 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.580 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.690 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.377 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.172 | 0.161 |   3.885 |    3.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.885 |    3.539 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.447 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.592 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.938 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.409 | 0.062 |   0.975 |    1.322 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.934
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.524
- Arrival Time                  3.870
= Slack Time                   -0.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.246 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.101 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.245 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.581 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.691 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                  | B v -> Y ^     | MUX2X1   | 0.150 | 0.141 |   3.869 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   3.870 |    3.524 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.446 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.591 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.936 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.361 | 0.024 |   0.934 |    1.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.938
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.528
- Arrival Time                  3.874
= Slack Time                   -0.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.246 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.101 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.245 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.581 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.692 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294                 | A v -> Y ^     | MUX2X1   | 0.146 | 0.145 |   3.873 |    3.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   3.874 |    3.528 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.446 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.591 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.936 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.363 | 0.028 |   0.938 |    1.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.949
- Setup                         0.435
+ Phase Shift                   3.000
= Required Time                 3.515
- Arrival Time                  3.857
= Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.242 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.249 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.585 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.696 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.382 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.169 | 0.133 |   3.856 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.857 |    3.515 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.442 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.587 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.932 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.407 | 0.037 |   0.949 |    1.291 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.927
- Setup                         0.406
+ Phase Shift                   3.000
= Required Time                 3.521
- Arrival Time                  3.862
= Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.241 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.096 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.250 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.586 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.697 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1541_0         | B v -> Y ^     | AOI21X1  | 0.133 | 0.133 |   3.861 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.133 | 0.000 |   3.862 |    3.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.441 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.586 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.931 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.356 | 0.017 |   0.927 |    1.267 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.999
- Setup                         0.449
+ Phase Shift                   3.000
= Required Time                 3.550
- Arrival Time                  3.886
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.236 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.091 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.254 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.591 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.701 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.228 | 0.182 |   2.711 |    2.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.278 | 0.258 |   2.969 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.137 | 0.165 |   3.134 |    2.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.156 | 0.108 |   3.242 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.228 | 0.202 |   3.444 |    3.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.353 | 0.275 |   3.719 |    3.383 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B v -> Y ^     | AOI21X1  | 0.164 | 0.167 |   3.886 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   3.886 |    3.550 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.436 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.581 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.927 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.440 | 0.100 |   0.999 |    1.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.942
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.528
- Arrival Time                  3.863
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.236 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.091 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.255 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.591 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.702 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.187 | 0.173 |   3.863 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.187 | 0.000 |   3.863 |    3.528 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.436 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.580 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.926 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.365 | 0.032 |   0.942 |    1.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.961
- Setup                         0.438
+ Phase Shift                   3.000
= Required Time                 3.522
- Arrival Time                  3.856
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.089 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.257 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.593 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.704 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.390 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.183 | 0.132 |   3.856 |    3.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.856 |    3.522 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.578 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.924 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.410 | 0.048 |   0.961 |    1.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.976
- Setup                         0.438
+ Phase Shift                   3.000
= Required Time                 3.538
- Arrival Time                  3.871
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.088 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.258 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.594 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.704 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.228 | 0.182 |   2.711 |    2.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.278 | 0.258 |   2.969 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.137 | 0.165 |   3.134 |    2.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.156 | 0.108 |   3.242 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.228 | 0.202 |   3.444 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.353 | 0.275 |   3.719 |    3.386 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B v -> Y ^     | AOI21X1  | 0.178 | 0.152 |   3.871 |    3.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.871 |    3.538 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.578 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.923 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.409 | 0.064 |   0.976 |    1.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.930
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.520
- Arrival Time                  3.853
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.088 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.258 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.594 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.705 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1550_0         | B v -> Y ^     | AOI21X1  | 0.161 | 0.163 |   3.852 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   3.853 |    3.520 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.577 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.923 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.358 | 0.020 |   0.930 |    1.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.975
- Setup                         0.424
+ Phase Shift                   3.000
= Required Time                 3.551
- Arrival Time                  3.883
= Slack Time                   -0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.232 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.087 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.259 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.595 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.705 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297                 | A v -> Y ^     | MUX2X1   | 0.157 | 0.154 |   3.882 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   3.883 |    3.551 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.432 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.577 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.923 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.391 | 0.037 |   0.975 |    1.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.967
- Setup                         0.431
+ Phase Shift                   3.000
= Required Time                 3.536
- Arrival Time                  3.867
= Slack Time                   -0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.231 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.260 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.596 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.706 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.237 | 0.193 |   2.722 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.252 | 0.238 |   2.960 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.198 | 0.181 |   3.141 |    2.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.122 | 0.098 |   3.239 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   3.453 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   3.724 |    3.393 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B v -> Y ^     | AOI21X1  | 0.150 | 0.143 |   3.866 |    3.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   3.867 |    3.536 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.431 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.576 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.921 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.410 | 0.055 |   0.967 |    1.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.938
- Setup                         0.414
+ Phase Shift                   3.000
= Required Time                 3.524
- Arrival Time                  3.853
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.228 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.084 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.262 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.598 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.709 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | A v -> Y ^     | MUX2X1   | 0.175 | 0.163 |   3.852 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.175 | 0.000 |   3.853 |    3.524 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.428 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.573 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.919 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.363 | 0.028 |   0.938 |    1.266 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.972
- Setup                         0.531
+ Phase Shift                   3.000
= Required Time                 3.440
- Arrival Time                  3.767
= Slack Time                   -0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.227 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.082 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.264 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.600 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1676_0         | B ^ -> Y v     | NOR2X1   | 0.192 | 0.219 |   2.829 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1675_0         | B v -> Y ^     | NOR2X1   | 0.141 | 0.124 |   2.953 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | A ^ -> Y v     | NAND3X1  | 0.148 | 0.101 |   3.054 |    2.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B v -> Y ^     | OAI21X1  | 0.179 | 0.148 |   3.202 |    2.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B ^ -> Y v     | NAND2X1  | 0.186 | 0.162 |   3.364 |    3.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   3.610 |    3.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1538_0         | B ^ -> Y v     | AOI21X1  | 0.188 | 0.156 |   3.766 |    3.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.188 | 0.000 |   3.767 |    3.440 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.427 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.572 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.917 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.391 | 0.034 |   0.972 |    1.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.950
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.547
- Arrival Time                  3.873
= Slack Time                   -0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.227 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.082 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.264 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.600 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.711 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295                 | A v -> Y ^     | MUX2X1   | 0.144 | 0.145 |   3.873 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.144 | 0.000 |   3.873 |    3.547 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.427 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.572 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.917 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.347 | 0.010 |   0.950 |    1.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.950
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.535
- Arrival Time                  3.856
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.221 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.077 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.269 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.605 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.716 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.176 | 0.167 |   3.856 |    3.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.856 |    3.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.421 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.566 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.912 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    1.272 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.998
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.588
- Arrival Time                  3.908
= Slack Time                   -0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.220 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.075 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.270 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.607 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.226 |   2.153 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.441 |    2.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.206 | 0.168 |   2.609 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.097 | 0.273 |   2.882 |    2.562 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.179 | 0.132 |   3.014 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.106 | 0.110 |   3.124 |    2.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.125 | 0.095 |   3.219 |    2.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.158 | 0.118 |   3.337 |    3.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.499 |    3.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.278 | 0.235 |   3.735 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2104_0         | B ^ -> Y v     | AOI21X1  | 0.177 | 0.173 |   3.908 |    3.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.177 | 0.000 |   3.908 |    3.588 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.420 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.565 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.911 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    1.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.441 | 0.098 |   0.998 |    1.318 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.950
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.535
- Arrival Time                  3.855
= Slack Time                   -0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.220 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.075 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.271 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.607 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.717 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.165 |   3.855 |    3.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.855 |    3.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.420 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.565 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.911 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    1.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    1.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.974
- Setup                         0.421
+ Phase Shift                   3.000
= Required Time                 3.552
- Arrival Time                  3.868
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.216 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.071 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.275 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.611 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.722 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.178 | 0.138 |   2.176 |    1.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.127 |   2.303 |    1.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.185 | 0.141 |   2.444 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.244 |   2.688 |    2.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.180 | 0.169 |   2.857 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.260 | 0.242 |   3.098 |    2.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.255 | 0.219 |   3.317 |    3.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.196 | 0.246 |   3.563 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   3.728 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292                 | A v -> Y ^     | MUX2X1   | 0.141 | 0.140 |   3.868 |    3.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.141 | 0.000 |   3.868 |    3.552 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.416 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.560 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.906 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.391 | 0.036 |   0.974 |    1.289 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.952
- Setup                         0.405
+ Phase Shift                   3.000
= Required Time                 3.547
- Arrival Time                  3.857
= Slack Time                   -0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.209 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.065 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.281 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.220 | 0.725 |   1.625 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.156 | 0.302 |   1.927 |    1.617 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.102 | 0.110 |   2.037 |    1.728 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.119 | 0.084 |   2.122 |    1.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.339 | 0.407 |   2.529 |    2.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.230 | 0.211 |   2.740 |    2.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.250 | 0.234 |   2.975 |    2.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.173 |   3.148 |    2.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.120 | 0.083 |   3.231 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   3.431 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   3.689 |    3.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | A v -> Y ^     | MUX2X1   | 0.170 | 0.167 |   3.857 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.857 |    3.547 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.409 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |    0.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.900 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    1.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

