<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Papilio_AVR8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM32to16.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM32to16_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Papilio_AVR8.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Papilio_AVR8.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Papilio_AVR8.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Papilio_AVR8.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Papilio_AVR8.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Papilio_AVR8.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Papilio_AVR8.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Papilio_AVR8.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Papilio_AVR8.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Papilio_AVR8.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Papilio_AVR8.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Papilio_AVR8.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Papilio_AVR8.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Papilio_AVR8.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Papilio_AVR8.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Papilio_AVR8.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Papilio_AVR8.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Papilio_AVR8.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Papilio_AVR8.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Papilio_AVR8.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Papilio_AVR8_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Papilio_AVR8_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Papilio_AVR8_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Papilio_AVR8_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Papilio_AVR8_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Papilio_AVR8_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Papilio_AVR8_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Papilio_AVR8_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Papilio_AVR8_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Papilio_AVR8_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Papilio_AVR8_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Papilio_AVR8_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Papilio_AVR8_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Papilio_AVR8_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Papilio_AVR8_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="papilio_avr8.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="papilio_avr8.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="papilio_avr8.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1299624707" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1299624707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624707" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2150646502090520859" xil_pn:start_ts="1299624707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624707" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1030542762929199047" xil_pn:start_ts="1299624707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624707" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1299624707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624708" xil_pn:in_ck="3597099248867875760" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4951759905664313767" xil_pn:start_ts="1299624707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM32to16.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1299624708" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1299624708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624708" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7466090522587467459" xil_pn:start_ts="1299624708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624957" xil_pn:in_ck="-9217725340901146480" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3778162749732305878" xil_pn:start_ts="1299624708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Papilio_AVR8.lso"/>
      <outfile xil_pn:name="Papilio_AVR8.ngc"/>
      <outfile xil_pn:name="Papilio_AVR8.ngr"/>
      <outfile xil_pn:name="Papilio_AVR8.prj"/>
      <outfile xil_pn:name="Papilio_AVR8.stx"/>
      <outfile xil_pn:name="Papilio_AVR8.syr"/>
      <outfile xil_pn:name="Papilio_AVR8.xst"/>
      <outfile xil_pn:name="Papilio_AVR8_vhdl.prj"/>
      <outfile xil_pn:name="Papilio_AVR8_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1299624957" xil_pn:in_ck="-1296419792941372325" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4536615338085964690" xil_pn:start_ts="1299624957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299624968" xil_pn:in_ck="-5623703160979625401" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4156033175662049862" xil_pn:start_ts="1299624957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_AVR8.bld"/>
      <outfile xil_pn:name="Papilio_AVR8.ngd"/>
      <outfile xil_pn:name="Papilio_AVR8_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1299625000" xil_pn:in_ck="8005364999250248336" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8535960543883491901" xil_pn:start_ts="1299624968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_AVR8.pcf"/>
      <outfile xil_pn:name="Papilio_AVR8_map.map"/>
      <outfile xil_pn:name="Papilio_AVR8_map.mrp"/>
      <outfile xil_pn:name="Papilio_AVR8_map.ncd"/>
      <outfile xil_pn:name="Papilio_AVR8_map.ngm"/>
      <outfile xil_pn:name="Papilio_AVR8_map.xrpt"/>
      <outfile xil_pn:name="Papilio_AVR8_summary.xml"/>
      <outfile xil_pn:name="Papilio_AVR8_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1299625157" xil_pn:in_ck="-7078190003183438071" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1299625000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_AVR8.ncd"/>
      <outfile xil_pn:name="Papilio_AVR8.pad"/>
      <outfile xil_pn:name="Papilio_AVR8.par"/>
      <outfile xil_pn:name="Papilio_AVR8.ptwx"/>
      <outfile xil_pn:name="Papilio_AVR8.unroutes"/>
      <outfile xil_pn:name="Papilio_AVR8.xpi"/>
      <outfile xil_pn:name="Papilio_AVR8_pad.csv"/>
      <outfile xil_pn:name="Papilio_AVR8_pad.txt"/>
      <outfile xil_pn:name="Papilio_AVR8_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1299625181" xil_pn:in_ck="-5888365648033869231" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1299625157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_AVR8.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="papilio_avr8.bgn"/>
      <outfile xil_pn:name="papilio_avr8.bit"/>
      <outfile xil_pn:name="papilio_avr8.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1299625157" xil_pn:in_ck="4859937306393475724" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1299625130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_AVR8.twr"/>
      <outfile xil_pn:name="Papilio_AVR8.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
