// Seed: 666089647
module module_0;
  assign id_1 = 1'd0;
  bit id_2, id_3;
  always_ff begin : LABEL_0
    id_1 = 1;
  end
  assign module_1.type_3 = 0;
  bit id_4;
  assign id_2 = id_2;
  id_5 :
  assert property (@(posedge 1) -1) id_4 <= id_4 + -id_1;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    output wire id_3,
    output wor id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7
);
  parameter id_9 = ~1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
