****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 10
        -report_by design
        -nosplit
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 19:12:17 2025
****************************************

  Startpoint: core_i/sleep_unit_i/core_busy_q_reg (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.063      0.063

  core_i/sleep_unit_i/core_busy_q_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                   0.000      0.063 r
  core_i/sleep_unit_i/core_busy_q_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                    0.024      0.087 f
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/SI (SAEDRVT14_FSDPSBQ_V2LP_2)    0.000      0.087 f
  data arrival time                                                                              0.087

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.073      0.073
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/CK (SAEDRVT14_FSDPSBQ_V2LP_2)    0.000      0.073 r
  library hold time                                                                   0.007      0.080
  data required time                                                                             0.080
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.080
  data arrival time                                                                             -0.087
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.007



  Startpoint: core_i/load_store_unit_i/rdata_q_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/load_store_unit_i/rdata_q_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.068      0.068

  core_i/load_store_unit_i/rdata_q_reg[11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)              0.000      0.068 r
  core_i/load_store_unit_i/rdata_q_reg[11]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)               0.024      0.091 f
  core_i/load_store_unit_i/rdata_q_reg[8]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.091 f
  data arrival time                                                                              0.091

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074
  core_i/load_store_unit_i/rdata_q_reg[8]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.074 r
  library hold time                                                                   0.008      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.091
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.010



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[24][6] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[25][8] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.067      0.067

  core_i/id_stage_i/register_file_i/mem_reg[24][6]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.067 r
  core_i/id_stage_i/register_file_i/mem_reg[24][6]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.027      0.094 f
  core_i/id_stage_i/register_file_i/mem_reg[25][8]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.094 f
  data arrival time                                                                              0.094

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.076      0.076
  core_i/id_stage_i/register_file_i/mem_reg[25][8]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.076 r
  library hold time                                                                   0.008      0.084
  data required time                                                                             0.084
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.084
  data arrival time                                                                             -0.094
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.010



  Startpoint: core_i/load_store_unit_i/rdata_q_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/load_store_unit_i/rdata_q_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.068      0.068

  core_i/load_store_unit_i/rdata_q_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.068 r
  core_i/load_store_unit_i/rdata_q_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                0.025      0.092 f
  core_i/load_store_unit_i/rdata_q_reg[12]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)              0.000      0.092 f
  data arrival time                                                                              0.092

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074
  core_i/load_store_unit_i/rdata_q_reg[12]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)              0.000      0.074 r
  library hold time                                                                   0.008      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.092
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.010



  Startpoint: core_i/load_store_unit_i/rdata_q_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[2][9] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.067      0.067

  core_i/load_store_unit_i/rdata_q_reg[14]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)              0.000      0.067 r
  core_i/load_store_unit_i/rdata_q_reg[14]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)               0.025      0.092 f
  core_i/id_stage_i/register_file_i/mem_reg[2][9]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)       0.000      0.092 f
  data arrival time                                                                              0.092

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074
  core_i/id_stage_i/register_file_i/mem_reg[2][9]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)       0.000      0.074 r
  library hold time                                                                   0.008      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.092
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.011



  Startpoint: core_i/cs_registers_i/mscratch_q_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.071      0.071

  core_i/cs_registers_i/mscratch_q_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.071 r
  core_i/cs_registers_i/mscratch_q_reg[2]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                0.026      0.097 f
  core_i/cs_registers_i/mcause_q_reg[5]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.000      0.097 f
  data arrival time                                                                              0.097

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.076      0.076
  core_i/cs_registers_i/mcause_q_reg[5]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.000      0.076 r
  library hold time                                                                   0.008      0.084
  data required time                                                                             0.084
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.084
  data arrival time                                                                             -0.097
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[1][14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[1][15] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.067      0.067

  core_i/id_stage_i/register_file_i/mem_reg[1][14]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.067 r
  core_i/id_stage_i/register_file_i/mem_reg[1][14]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.027      0.094 f
  core_i/id_stage_i/register_file_i/mem_reg[1][15]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.094 f
  data arrival time                                                                              0.094

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.073      0.073
  core_i/id_stage_i/register_file_i/mem_reg[1][15]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.073 r
  library hold time                                                                   0.008      0.081
  data required time                                                                             0.081
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.081
  data arrival time                                                                             -0.094
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[19][26] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][28] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.070      0.070

  core_i/id_stage_i/register_file_i/mem_reg[19][26]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.070 r
  core_i/id_stage_i/register_file_i/mem_reg[19][26]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.026      0.096 f
  core_i/id_stage_i/register_file_i/mem_reg[19][28]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.096 f
  data arrival time                                                                              0.096

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.075      0.075
  core_i/id_stage_i/register_file_i/mem_reg[19][28]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.075 r
  library hold time                                                                   0.007      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.096
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.014



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[19][24] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][25] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.069      0.069

  core_i/id_stage_i/register_file_i/mem_reg[19][24]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.069 r
  core_i/id_stage_i/register_file_i/mem_reg[19][24]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.026      0.095 f
  core_i/id_stage_i/register_file_i/mem_reg[19][25]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.095 f
  data arrival time                                                                              0.095

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074
  core_i/id_stage_i/register_file_i/mem_reg[19][25]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.074 r
  library hold time                                                                   0.007      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.095
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.014



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[30][11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[28][11] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.069      0.069

  core_i/id_stage_i/register_file_i/mem_reg[30][11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.069 r
  core_i/id_stage_i/register_file_i/mem_reg[30][11]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.027      0.096 f
  core_i/id_stage_i/register_file_i/mem_reg[28][11]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.096 f
  data arrival time                                                                              0.096

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074
  core_i/id_stage_i/register_file_i/mem_reg[28][11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.074 r
  library hold time                                                                   0.008      0.082
  data required time                                                                             0.082
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.082
  data arrival time                                                                             -0.096
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.014


1
