Analysis & Elaboration report for lab4
Sun Nov 29 15:19:37 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: alu:logicBox
  5. Parameter Settings for User Entity Instance: bram:memory
  6. Parameter Settings for User Entity Instance: IRreg:Instr_Reg
  7. Parameter Settings for User Entity Instance: fsm:state_machine
  8. Parameter Settings for User Entity Instance: vga:screener|address_generator:addr_gen
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "vga:screener|bitgen:bgen"
 11. Port Connectivity Checks: "vga:screener|address_generator:addr_gen|glyph_rom:glyphs"
 12. Port Connectivity Checks: "bram:memory"
 13. Port Connectivity Checks: "mux_2_to_1:phoneCntl"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Nov 29 15:19:37 2020       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; lab4                                        ;
; Top-level Entity Name         ; lab4                                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:logicBox ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; carry_f        ; 100      ; Unsigned Binary               ;
; low_f          ; 011      ; Unsigned Binary               ;
; overflow_f     ; 010      ; Unsigned Binary               ;
; zero_f         ; 001      ; Unsigned Binary               ;
; negative_f     ; 000      ; Unsigned Binary               ;
; ADD            ; 00000101 ; Unsigned Binary               ;
; ADDI           ; 0101XXXX ; Unsigned Binary               ;
; ADDU           ; 00000110 ; Unsigned Binary               ;
; ADDUI          ; 0110XXXX ; Unsigned Binary               ;
; ADDC           ; 00000111 ; Unsigned Binary               ;
; ADDCI          ; 0111XXXX ; Unsigned Binary               ;
; SUB            ; 00001001 ; Unsigned Binary               ;
; SUBI           ; 1001XXXX ; Unsigned Binary               ;
; SUBC           ; 00001010 ; Unsigned Binary               ;
; SUBCI          ; 1010XXXX ; Unsigned Binary               ;
; CMP            ; 00001011 ; Unsigned Binary               ;
; CMPI           ; 1011XXXX ; Unsigned Binary               ;
; AND            ; 00000001 ; Unsigned Binary               ;
; ANDI           ; 0001XXXX ; Unsigned Binary               ;
; OR             ; 00000010 ; Unsigned Binary               ;
; ORI            ; 0010XXXX ; Unsigned Binary               ;
; XOR            ; 00000011 ; Unsigned Binary               ;
; XORI           ; 0011XXXX ; Unsigned Binary               ;
; MOV            ; 00001101 ; Unsigned Binary               ;
; MOVI           ; 1101XXXX ; Unsigned Binary               ;
; LSH            ; 10000100 ; Unsigned Binary               ;
; LSHI           ; 1000000X ; Unsigned Binary               ;
; ASHU           ; 10000110 ; Unsigned Binary               ;
; ASHUI          ; 1000001X ; Unsigned Binary               ;
; LUI            ; 1111XXXX ; Unsigned Binary               ;
; LOAD           ; 01000000 ; Unsigned Binary               ;
; STOR           ; 01000100 ; Unsigned Binary               ;
; Bcond          ; 1100XXXX ; Unsigned Binary               ;
; Jcond          ; 01001100 ; Unsigned Binary               ;
; JAL            ; 01001000 ; Unsigned Binary               ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:memory ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IRreg:Instr_Reg ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; LOAD           ; 01000000 ; Unsigned Binary                  ;
; STOR           ; 01000100 ; Unsigned Binary                  ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:state_machine ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; LOAD           ; 01000000 ; Unsigned Binary                    ;
; STOR           ; 01000100 ; Unsigned Binary                    ;
; Bcond          ; 1100     ; Unsigned Binary                    ;
; Jcond          ; 01001100 ; Unsigned Binary                    ;
; JAL            ; 01001000 ; Unsigned Binary                    ;
; PHONE          ; 11111111 ; Unsigned Binary                    ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:screener|address_generator:addr_gen ;
+----------------+------------------+--------------------------------------------------+
; Parameter Name ; Value            ; Type                                             ;
+----------------+------------------+--------------------------------------------------+
; VGA_BASE_ADDR  ; 1011000000000000 ; Unsigned Binary                                  ;
+----------------+------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab4               ; lab4               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:screener|bitgen:bgen"                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_en ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; bg_pixel ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; hcount   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vcount   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:screener|address_generator:addr_gen|glyph_rom:glyphs"                                                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; glyph_addr ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "glyph_addr[16..16]" will be connected to GND. ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bram:memory"          ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; we_b ; Input ; Info     ; Explicitly unconnected ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_2_to_1:phoneCntl" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; r1[15..8] ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 29 15:19:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/glyph_rom.v
    Info (12023): Found entity 1: glyph_rom File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga_control.v
    Info (12023): Found entity 1: vga_control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/bitgen.v
    Info (12023): Found entity 1: bitgen File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/bitgen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/address_generator.v
    Info (12023): Found entity 1: address_generator File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/mobile_controller/mobile_receiver.v
    Info (12023): Found entity 1: mobile_receiver File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/mobile_controller/mobile_receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab3/bram.v
    Info (12023): Found entity 1: bram File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/regfile_2d_memory.v
    Info (12023): Found entity 1: regfile_2D_memory File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/regfile_2D_memory.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1 File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux_2_to_1.v Line: 5
Warning (12090): Entity "mux" obtained from "../lab2/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux.v
    Info (12023): Found entity 1: mux File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/hex2seg.v
    Info (12023): Found entity 1: hex2seg File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/hex2seg.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/alu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: lab4 File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/program_counter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: fsm File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irreg.v
    Info (12023): Found entity 1: IRreg File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/IRreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_irreg.v
    Info (12023): Found entity 1: tb_IRreg File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/tb_IRreg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab4_tb.v
    Info (12023): Found entity 1: lab4_tb File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file flags_register.v
    Info (12023): Found entity 1: flags_register File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/flags_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_clk_divider.v
    Info (12023): Found entity 1: tb_clk_divider File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/tb_clk_divider.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/clk_divider.v Line: 1
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Info (12128): Elaborating entity "regfile_2D_memory" for hierarchy "regfile_2D_memory:registers" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 81
Info (12128): Elaborating entity "mux" for hierarchy "mux:muxSrc" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 102
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:immMux" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 130
Info (12128): Elaborating entity "alu" for hierarchy "alu:logicBox" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 145
Info (12128): Elaborating entity "bram" for hierarchy "bram:memory" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 173
Warning (10850): Verilog HDL warning at bram.v(23): number of words (7) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v Line: 23
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:prog_count" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 184
Info (12128): Elaborating entity "IRreg" for hierarchy "IRreg:Instr_Reg" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 197
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:state_machine" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at fsm.v(10): object "delay_Ren" assigned a value but never read File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 10
Warning (10235): Verilog HDL Always Construct warning at fsm.v(91): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at fsm.v(92): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at fsm.v(93): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at fsm.v(94): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at fsm.v(95): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at fsm.v(96): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at fsm.v(97): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at fsm.v(98): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at fsm.v(99): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at fsm.v(100): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at fsm.v(102): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at fsm.v(150): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at fsm.v(178): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at fsm.v(202): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 202
Warning (10235): Verilog HDL Always Construct warning at fsm.v(204): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at fsm.v(207): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 207
Warning (10235): Verilog HDL Always Construct warning at fsm.v(210): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at fsm.v(213): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at fsm.v(216): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at fsm.v(219): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at fsm.v(222): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at fsm.v(225): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at fsm.v(228): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at fsm.v(231): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at fsm.v(234): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at fsm.v(237): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at fsm.v(240): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at fsm.v(243): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 243
Warning (10235): Verilog HDL Always Construct warning at fsm.v(265): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at fsm.v(267): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 267
Warning (10235): Verilog HDL Always Construct warning at fsm.v(270): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 270
Warning (10235): Verilog HDL Always Construct warning at fsm.v(273): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 273
Warning (10235): Verilog HDL Always Construct warning at fsm.v(276): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at fsm.v(279): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 279
Warning (10235): Verilog HDL Always Construct warning at fsm.v(282): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 282
Warning (10235): Verilog HDL Always Construct warning at fsm.v(285): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 285
Warning (10235): Verilog HDL Always Construct warning at fsm.v(288): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at fsm.v(291): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at fsm.v(294): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 294
Warning (10235): Verilog HDL Always Construct warning at fsm.v(297): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 297
Warning (10235): Verilog HDL Always Construct warning at fsm.v(300): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at fsm.v(303): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at fsm.v(306): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 306
Warning (10235): Verilog HDL Always Construct warning at fsm.v(335): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at fsm.v(367): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v Line: 367
Info (12128): Elaborating entity "flags_register" for hierarchy "flags_register:flags" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 224
Info (12128): Elaborating entity "mobile_receiver" for hierarchy "mobile_receiver:phoneoneon" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 249
Info (12128): Elaborating entity "vga" for hierarchy "vga:screener" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 261
Info (12128): Elaborating entity "vga_control" for hierarchy "vga:screener|vga_control:control" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v Line: 20
Info (12128): Elaborating entity "address_generator" for hierarchy "vga:screener|address_generator:addr_gen" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v Line: 31
Info (12128): Elaborating entity "glyph_rom" for hierarchy "vga:screener|address_generator:addr_gen|glyph_rom:glyphs" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v Line: 28
Warning (10030): Net "glyph_rom.data_a" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v Line: 14
Warning (10030): Net "glyph_rom.waddr_a" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v Line: 14
Warning (10030): Net "glyph_rom.we_a" at glyph_rom.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v Line: 14
Info (12128): Elaborating entity "bitgen" for hierarchy "vga:screener|bitgen:bgen" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v Line: 39
Info (12128): Elaborating entity "hex2seg" for hierarchy "hex2seg:seg4" File: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v Line: 269
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/output_files/lab4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Sun Nov 29 15:19:37 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/output_files/lab4.map.smsg.


