
Mastering_In_Embedded_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08008880  08008880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d1c  08008d1c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008d1c  08008d1c  00018d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d24  08008d24  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d24  08008d24  00018d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d28  08008d28  00018d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008d2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000b49c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000b514  2000b514  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000294fa  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000515f  00000000  00000000  000495a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001820  00000000  00000000  0004e708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000280ec  00000000  00000000  0004ff28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021049  00000000  00000000  00078014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da2ac  00000000  00000000  0009905d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00173309  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 000015f0  00000000  00000000  00173360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006a5c  00000000  00000000  00174950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008868 	.word	0x08008868

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008868 	.word	0x08008868

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <LED_GPIO_Init>:



/* -------------------- GPIO INIT -------------------- */
void LED_GPIO_Init(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
    // Enable GPIOD (LEDs)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <LED_GPIO_Init+0x34>)
 800056e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000570:	4a0a      	ldr	r2, [pc, #40]	; (800059c <LED_GPIO_Init+0x34>)
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	6313      	str	r3, [r2, #48]	; 0x30

    // PD12–PD15 as output (LEDs)
    GPIOD->MODER &= ~((3U<<(12*2)) | (3U<<(13*2)) | (3U<<(14*2)) | (3U<<(15*2)));
 8000578:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <LED_GPIO_Init+0x38>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <LED_GPIO_Init+0x38>)
 800057e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000582:	6013      	str	r3, [r2, #0]
    GPIOD->MODER |=  ((1U<<(12*2)) | (1U<<(13*2)) | (1U<<(14*2)) | (1U<<(15*2)));
 8000584:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <LED_GPIO_Init+0x38>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a05      	ldr	r2, [pc, #20]	; (80005a0 <LED_GPIO_Init+0x38>)
 800058a:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800
 80005a0:	40020c00 	.word	0x40020c00

080005a4 <Red_LED_ON>:


void Red_LED_ON()
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
    GPIOD->ODR |= (1U<<12);  //GPIOD->ODR ^= (1U<<12);//Toggle
 80005a8:	4b05      	ldr	r3, [pc, #20]	; (80005c0 <Red_LED_ON+0x1c>)
 80005aa:	695b      	ldr	r3, [r3, #20]
 80005ac:	4a04      	ldr	r2, [pc, #16]	; (80005c0 <Red_LED_ON+0x1c>)
 80005ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005b2:	6153      	str	r3, [r2, #20]
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40020c00 	.word	0x40020c00

080005c4 <Red_LED_OFF>:

void Red_LED_OFF()
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
    // Toggle LEDs
    GPIOD->ODR &= ~(1U<<12);
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <Red_LED_OFF+0x1c>)
 80005ca:	695b      	ldr	r3, [r3, #20]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <Red_LED_OFF+0x1c>)
 80005ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80005d2:	6153      	str	r3, [r2, #20]
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40020c00 	.word	0x40020c00

080005e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	db0b      	blt.n	800060e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	f003 021f 	and.w	r2, r3, #31
 80005fc:	4907      	ldr	r1, [pc, #28]	; (800061c <__NVIC_EnableIRQ+0x38>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	095b      	lsrs	r3, r3, #5
 8000604:	2001      	movs	r0, #1
 8000606:	fa00 f202 	lsl.w	r2, r0, r2
 800060a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800060e:	bf00      	nop
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000e100 	.word	0xe000e100

08000620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800062c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	db0a      	blt.n	800064a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	b2da      	uxtb	r2, r3
 8000638:	490c      	ldr	r1, [pc, #48]	; (800066c <__NVIC_SetPriority+0x4c>)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	0112      	lsls	r2, r2, #4
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	440b      	add	r3, r1
 8000644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000648:	e00a      	b.n	8000660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4908      	ldr	r1, [pc, #32]	; (8000670 <__NVIC_SetPriority+0x50>)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	f003 030f 	and.w	r3, r3, #15
 8000656:	3b04      	subs	r3, #4
 8000658:	0112      	lsls	r2, r2, #4
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	440b      	add	r3, r1
 800065e:	761a      	strb	r2, [r3, #24]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	e000e100 	.word	0xe000e100
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <GPIO_Init>:
static int test;
void delayMs(uint32_t ms);

/* -------------------- GPIO INIT -------------------- */
void GPIO_Init(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
    // Enable GPIOA (Button) and GPIOD (LEDs)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000678:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <GPIO_Init+0x34>)
 800067a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067c:	4a0a      	ldr	r2, [pc, #40]	; (80006a8 <GPIO_Init+0x34>)
 800067e:	f043 0301 	orr.w	r3, r3, #1
 8000682:	6313      	str	r3, [r2, #48]	; 0x30

    // PA0 as input (user button)
    GPIOA->MODER &= ~(3U << (0 * 2));  // Input mode
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <GPIO_Init+0x38>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a08      	ldr	r2, [pc, #32]	; (80006ac <GPIO_Init+0x38>)
 800068a:	f023 0303 	bic.w	r3, r3, #3
 800068e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR |= (2U << (0 * 2));  // 10 = Pull-down
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <GPIO_Init+0x38>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	4a05      	ldr	r2, [pc, #20]	; (80006ac <GPIO_Init+0x38>)
 8000696:	f043 0302 	orr.w	r3, r3, #2
 800069a:	60d3      	str	r3, [r2, #12]

}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40020000 	.word	0x40020000

080006b0 <EXTI0_Init>:



/* -------------------- EXTI0 INIT (Button Interrupt) -------------------- */
void EXTI0_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
    // Enable SYSCFG clock (for EXTI line configuration)
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80006b4:	4b13      	ldr	r3, [pc, #76]	; (8000704 <EXTI0_Init+0x54>)
 80006b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b8:	4a12      	ldr	r2, [pc, #72]	; (8000704 <EXTI0_Init+0x54>)
 80006ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006be:	6453      	str	r3, [r2, #68]	; 0x44

    // Connect EXTI Line0 to PA0
    SYSCFG->EXTICR[0] &= ~(0xF << 0);   // EXTI0 from PA0
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <EXTI0_Init+0x58>)
 80006c2:	689b      	ldr	r3, [r3, #8]
 80006c4:	4a10      	ldr	r2, [pc, #64]	; (8000708 <EXTI0_Init+0x58>)
 80006c6:	f023 030f 	bic.w	r3, r3, #15
 80006ca:	6093      	str	r3, [r2, #8]

    // Configure EXTI line 0 for rising edge trigger (button press)
    EXTI->IMR  |= (1U << 0);   // Unmask line 0
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <EXTI0_Init+0x5c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a0e      	ldr	r2, [pc, #56]	; (800070c <EXTI0_Init+0x5c>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	6013      	str	r3, [r2, #0]
    EXTI->RTSR |= (1U << 0);   // Rising edge trigger
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <EXTI0_Init+0x5c>)
 80006da:	689b      	ldr	r3, [r3, #8]
 80006dc:	4a0b      	ldr	r2, [pc, #44]	; (800070c <EXTI0_Init+0x5c>)
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~(1U << 0);  // No falling edge
 80006e4:	4b09      	ldr	r3, [pc, #36]	; (800070c <EXTI0_Init+0x5c>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	4a08      	ldr	r2, [pc, #32]	; (800070c <EXTI0_Init+0x5c>)
 80006ea:	f023 0301 	bic.w	r3, r3, #1
 80006ee:	60d3      	str	r3, [r2, #12]

    // Enable EXTI0 interrupt in NVIC
    NVIC_EnableIRQ(EXTI0_IRQn);
 80006f0:	2006      	movs	r0, #6
 80006f2:	f7ff ff77 	bl	80005e4 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI0_IRQn, 5);
 80006f6:	2105      	movs	r1, #5
 80006f8:	2006      	movs	r0, #6
 80006fa:	f7ff ff91 	bl	8000620 <__NVIC_SetPriority>
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40013800 	.word	0x40013800
 800070c:	40013c00 	.word	0x40013c00

08000710 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]

    if (EXTI->PR & (1U << 0))
 800071a:	4b12      	ldr	r3, [pc, #72]	; (8000764 <EXTI0_IRQHandler+0x54>)
 800071c:	695b      	ldr	r3, [r3, #20]
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	2b00      	cmp	r3, #0
 8000724:	d019      	beq.n	800075a <EXTI0_IRQHandler+0x4a>
    {
    	test++;
 8000726:	4b10      	ldr	r3, [pc, #64]	; (8000768 <EXTI0_IRQHandler+0x58>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	4a0e      	ldr	r2, [pc, #56]	; (8000768 <EXTI0_IRQHandler+0x58>)
 800072e:	6013      	str	r3, [r2, #0]

    	//printf(">>> EXTI0 Interrupt Triggered! (HIGH PRIORITY)\n");

        EXTI->PR = (1U << 0);  // Clear pending
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <EXTI0_IRQHandler+0x54>)
 8000732:	2201      	movs	r2, #1
 8000734:	615a      	str	r2, [r3, #20]

        xSemaphoreGiveFromISR(Motor_Fault, &xHigherPriorityTaskWoken);
 8000736:	4b0d      	ldr	r3, [pc, #52]	; (800076c <EXTI0_IRQHandler+0x5c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	1d3a      	adds	r2, r7, #4
 800073c:	4611      	mov	r1, r2
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fc21 	bl	8002f86 <xQueueGiveFromISR>

        //delayMs(400);

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d007      	beq.n	800075a <EXTI0_IRQHandler+0x4a>
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <EXTI0_IRQHandler+0x60>)
 800074c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	f3bf 8f4f 	dsb	sy
 8000756:	f3bf 8f6f 	isb	sy
    }
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40013c00 	.word	0x40013c00
 8000768:	20000094 	.word	0x20000094
 800076c:	2000b3ac 	.word	0x2000b3ac
 8000770:	e000ed04 	.word	0xe000ed04

08000774 <__NVIC_EnableIRQ>:
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800077e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000782:	2b00      	cmp	r3, #0
 8000784:	db0b      	blt.n	800079e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	f003 021f 	and.w	r2, r3, #31
 800078c:	4907      	ldr	r1, [pc, #28]	; (80007ac <__NVIC_EnableIRQ+0x38>)
 800078e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000792:	095b      	lsrs	r3, r3, #5
 8000794:	2001      	movs	r0, #1
 8000796:	fa00 f202 	lsl.w	r2, r0, r2
 800079a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000e100 	.word	0xe000e100

080007b0 <__NVIC_SetPriority>:
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	6039      	str	r1, [r7, #0]
 80007ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	db0a      	blt.n	80007da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	490c      	ldr	r1, [pc, #48]	; (80007fc <__NVIC_SetPriority+0x4c>)
 80007ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ce:	0112      	lsls	r2, r2, #4
 80007d0:	b2d2      	uxtb	r2, r2
 80007d2:	440b      	add	r3, r1
 80007d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80007d8:	e00a      	b.n	80007f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	4908      	ldr	r1, [pc, #32]	; (8000800 <__NVIC_SetPriority+0x50>)
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	f003 030f 	and.w	r3, r3, #15
 80007e6:	3b04      	subs	r3, #4
 80007e8:	0112      	lsls	r2, r2, #4
 80007ea:	b2d2      	uxtb	r2, r2
 80007ec:	440b      	add	r3, r1
 80007ee:	761a      	strb	r2, [r3, #24]
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	e000e100 	.word	0xe000e100
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <TIM3_Init>:

volatile int tim3_counter = 0;


void TIM3_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
    // Enable TIM3 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000808:	4b10      	ldr	r3, [pc, #64]	; (800084c <TIM3_Init+0x48>)
 800080a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080c:	4a0f      	ldr	r2, [pc, #60]	; (800084c <TIM3_Init+0x48>)
 800080e:	f043 0302 	orr.w	r3, r3, #2
 8000812:	6413      	str	r3, [r2, #64]	; 0x40

    /* TIM3 @ 1 ms tick
       PSC = 16000 - 1 = 1 kHz tick
       ARR = 1000 - 1 = 1 second overflow
    */
    TIM3->PSC = 1600 - 1;   //TIM3->PSC = 16000 - 1;
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <TIM3_Init+0x4c>)
 8000816:	f240 623f 	movw	r2, #1599	; 0x63f
 800081a:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 12 - 1;      //TIM3->ARR = 1000 - 1;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <TIM3_Init+0x4c>)
 800081e:	220b      	movs	r2, #11
 8000820:	62da      	str	r2, [r3, #44]	; 0x2c

    // Enable interrupt
    TIM3->DIER |= TIM_DIER_UIE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <TIM3_Init+0x4c>)
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <TIM3_Init+0x4c>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	60d3      	str	r3, [r2, #12]

    // Enable timer
    TIM3->CR1 |= TIM_CR1_CEN;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <TIM3_Init+0x4c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a07      	ldr	r2, [pc, #28]	; (8000850 <TIM3_Init+0x4c>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6013      	str	r3, [r2, #0]

    // Set Low Priority (6)
    NVIC_SetPriority(TIM3_IRQn, 6);
 800083a:	2106      	movs	r1, #6
 800083c:	201d      	movs	r0, #29
 800083e:	f7ff ffb7 	bl	80007b0 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);
 8000842:	201d      	movs	r0, #29
 8000844:	f7ff ff96 	bl	8000774 <__NVIC_EnableIRQ>
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40023800 	.word	0x40023800
 8000850:	40000400 	.word	0x40000400

08000854 <TIM3_IRQHandler>:




void TIM3_IRQHandler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF)
 8000858:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <TIM3_IRQHandler+0x30>)
 800085a:	691b      	ldr	r3, [r3, #16]
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	2b00      	cmp	r3, #0
 8000862:	d00a      	beq.n	800087a <TIM3_IRQHandler+0x26>
    {
        TIM3->SR &= ~TIM_SR_UIF;   // Clear flag
 8000864:	4b07      	ldr	r3, [pc, #28]	; (8000884 <TIM3_IRQHandler+0x30>)
 8000866:	691b      	ldr	r3, [r3, #16]
 8000868:	4a06      	ldr	r2, [pc, #24]	; (8000884 <TIM3_IRQHandler+0x30>)
 800086a:	f023 0301 	bic.w	r3, r3, #1
 800086e:	6113      	str	r3, [r2, #16]

        tim3_counter++;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <TIM3_IRQHandler+0x34>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	3301      	adds	r3, #1
 8000876:	4a04      	ldr	r2, [pc, #16]	; (8000888 <TIM3_IRQHandler+0x34>)
 8000878:	6013      	str	r3, [r2, #0]
        // Simulate long processing (busy loop)
        //for(int i = 0; i < 20000; i++);

        //printf("TIM3 IRQ Running... Count = %d\n", tim3_counter);
    }
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40000400 	.word	0x40000400
 8000888:	20000098 	.word	0x20000098

0800088c <__NVIC_EnableIRQ>:
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	db0b      	blt.n	80008b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	f003 021f 	and.w	r2, r3, #31
 80008a4:	4907      	ldr	r1, [pc, #28]	; (80008c4 <__NVIC_EnableIRQ+0x38>)
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	2001      	movs	r0, #1
 80008ae:	fa00 f202 	lsl.w	r2, r0, r2
 80008b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80008b6:	bf00      	nop
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <UART2_Init>:
#include "Protocols/UART/Uart.h"


void UART2_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000920:	4b1b      	ldr	r3, [pc, #108]	; (8000990 <UART2_Init+0x74>)
 8000922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000924:	4a1a      	ldr	r2, [pc, #104]	; (8000990 <UART2_Init+0x74>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 800092c:	4b18      	ldr	r3, [pc, #96]	; (8000990 <UART2_Init+0x74>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000930:	4a17      	ldr	r2, [pc, #92]	; (8000990 <UART2_Init+0x74>)
 8000932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000936:	6413      	str	r3, [r2, #64]	; 0x40

    // PA3 → USART2_RX (AF7)
    GPIOA->MODER |= (2U << (3*2));
 8000938:	4b16      	ldr	r3, [pc, #88]	; (8000994 <UART2_Init+0x78>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a15      	ldr	r2, [pc, #84]	; (8000994 <UART2_Init+0x78>)
 800093e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000942:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (7U << (3*4));
 8000944:	4b13      	ldr	r3, [pc, #76]	; (8000994 <UART2_Init+0x78>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	4a12      	ldr	r2, [pc, #72]	; (8000994 <UART2_Init+0x78>)
 800094a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800094e:	6213      	str	r3, [r2, #32]

    USART2->BRR = 0x1117;              // 115200 @16MHz
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <UART2_Init+0x7c>)
 8000952:	f241 1217 	movw	r2, #4375	; 0x1117
 8000956:	609a      	str	r2, [r3, #8]
    USART2->CR1 |= USART_CR1_RE;       // Receiver enable
 8000958:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <UART2_Init+0x7c>)
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	4a0e      	ldr	r2, [pc, #56]	; (8000998 <UART2_Init+0x7c>)
 800095e:	f043 0304 	orr.w	r3, r3, #4
 8000962:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_RXNEIE;   // RX interrupt enable
 8000964:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <UART2_Init+0x7c>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	4a0b      	ldr	r2, [pc, #44]	; (8000998 <UART2_Init+0x7c>)
 800096a:	f043 0320 	orr.w	r3, r3, #32
 800096e:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_UE;       // USART enable
 8000970:	4b09      	ldr	r3, [pc, #36]	; (8000998 <UART2_Init+0x7c>)
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	4a08      	ldr	r2, [pc, #32]	; (8000998 <UART2_Init+0x7c>)
 8000976:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800097a:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(USART2_IRQn, 5);
 800097c:	2105      	movs	r1, #5
 800097e:	2026      	movs	r0, #38	; 0x26
 8000980:	f7ff ffa2 	bl	80008c8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 8000984:	2026      	movs	r0, #38	; 0x26
 8000986:	f7ff ff81 	bl	800088c <__NVIC_EnableIRQ>
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800
 8000994:	40020000 	.word	0x40020000
 8000998:	40004400 	.word	0x40004400

0800099c <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]

    if (USART2->SR & USART_SR_RXNE)
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <USART2_IRQHandler+0x4c>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f003 0320 	and.w	r3, r3, #32
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d015      	beq.n	80009de <USART2_IRQHandler+0x42>
    {
        uint8_t byte = USART2->DR;                                       // Read data
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <USART2_IRQHandler+0x4c>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	70fb      	strb	r3, [r7, #3]

        xQueueSendFromISR(uartQueue, &byte, &xHigherPriorityTaskWoken);  // Send received byte to queue
 80009ba:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <USART2_IRQHandler+0x50>)
 80009bc:	6818      	ldr	r0, [r3, #0]
 80009be:	1d3a      	adds	r2, r7, #4
 80009c0:	1cf9      	adds	r1, r7, #3
 80009c2:	2300      	movs	r3, #0
 80009c4:	f002 fa30 	bl	8002e28 <xQueueGenericSendFromISR>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d007      	beq.n	80009de <USART2_IRQHandler+0x42>
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <USART2_IRQHandler+0x54>)
 80009d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	f3bf 8f4f 	dsb	sy
 80009da:	f3bf 8f6f 	isb	sy
    }
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40004400 	.word	0x40004400
 80009ec:	2000b3b8 	.word	0x2000b3b8
 80009f0:	e000ed04 	.word	0xe000ed04

080009f4 <ProducerTask>:
#include "RTOS/Counting_Semaphore.h"


void ProducerTask(void *argument)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	while(1)
	{
		  // Simulate sensor reading
		  vTaskDelay(pdMS_TO_TICKS(500));
 80009fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a00:	f003 f988 	bl	8003d14 <vTaskDelay>

		  // Add one item into the buffer
		  xSemaphoreGive(CountSem);
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <ProducerTask+0x28>)
 8000a06:	6818      	ldr	r0, [r3, #0]
 8000a08:	2300      	movs	r3, #0
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	f002 f8e5 	bl	8002bdc <xQueueGenericSend>

		  printf("Produced 1 item\n");
 8000a12:	4803      	ldr	r0, [pc, #12]	; (8000a20 <ProducerTask+0x2c>)
 8000a14:	f006 ffe2 	bl	80079dc <puts>
		  vTaskDelay(pdMS_TO_TICKS(500));
 8000a18:	e7f0      	b.n	80009fc <ProducerTask+0x8>
 8000a1a:	bf00      	nop
 8000a1c:	2000b390 	.word	0x2000b390
 8000a20:	08008880 	.word	0x08008880

08000a24 <ConsumerTask>:
	}
}


void ConsumerTask(void *argument)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	while(1)
	{
	  // Wait until at least one item is available
	  xSemaphoreTake(CountSem, portMAX_DELAY);
 8000a2c:	4b07      	ldr	r3, [pc, #28]	; (8000a4c <ConsumerTask+0x28>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	4618      	mov	r0, r3
 8000a36:	f002 fc57 	bl	80032e8 <xQueueSemaphoreTake>

	  printf("Consumed 1 item\n");
 8000a3a:	4805      	ldr	r0, [pc, #20]	; (8000a50 <ConsumerTask+0x2c>)
 8000a3c:	f006 ffce 	bl	80079dc <puts>

	  vTaskDelay(pdMS_TO_TICKS(5000));  // slow consumer
 8000a40:	f241 3088 	movw	r0, #5000	; 0x1388
 8000a44:	f003 f966 	bl	8003d14 <vTaskDelay>
	  xSemaphoreTake(CountSem, portMAX_DELAY);
 8000a48:	e7f0      	b.n	8000a2c <ConsumerTask+0x8>
 8000a4a:	bf00      	nop
 8000a4c:	2000b390 	.word	0x2000b390
 8000a50:	08008890 	.word	0x08008890

08000a54 <RTOS_INIT>:
void Calculate_Heap_Size();
void First_Task(void *PVparamater);
xTaskHandle First_Task_Handle;

void RTOS_INIT()
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af02      	add	r7, sp, #8
	Motor_Fault     = xSemaphoreCreateBinary();
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f001 fff4 	bl	8002a4c <xQueueGenericCreate>
 8000a64:	4603      	mov	r3, r0
 8000a66:	4a74      	ldr	r2, [pc, #464]	; (8000c38 <RTOS_INIT+0x1e4>)
 8000a68:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000a6a:	f000 f949 	bl	8000d00 <Calculate_Heap_Size>

	Dummy           = xSemaphoreCreateBinary();
 8000a6e:	2203      	movs	r2, #3
 8000a70:	2100      	movs	r1, #0
 8000a72:	2001      	movs	r0, #1
 8000a74:	f001 ffea 	bl	8002a4c <xQueueGenericCreate>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4a70      	ldr	r2, [pc, #448]	; (8000c3c <RTOS_INIT+0x1e8>)
 8000a7c:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000a7e:	f000 f93f 	bl	8000d00 <Calculate_Heap_Size>

	Duplicate_mutex = xSemaphoreCreateBinary();
 8000a82:	2203      	movs	r2, #3
 8000a84:	2100      	movs	r1, #0
 8000a86:	2001      	movs	r0, #1
 8000a88:	f001 ffe0 	bl	8002a4c <xQueueGenericCreate>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	4a6c      	ldr	r2, [pc, #432]	; (8000c40 <RTOS_INIT+0x1ec>)
 8000a90:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000a92:	f000 f935 	bl	8000d00 <Calculate_Heap_Size>

	CountSem = xSemaphoreCreateCounting(10, 1);
 8000a96:	2101      	movs	r1, #1
 8000a98:	200a      	movs	r0, #10
 8000a9a:	f002 f86c 	bl	8002b76 <xQueueCreateCountingSemaphore>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a68      	ldr	r2, [pc, #416]	; (8000c44 <RTOS_INIT+0x1f0>)
 8000aa2:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000aa4:	f000 f92c 	bl	8000d00 <Calculate_Heap_Size>

	xUartMutex = xSemaphoreCreateMutex();
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	f002 f84c 	bl	8002b46 <xQueueCreateMutex>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a65      	ldr	r2, [pc, #404]	; (8000c48 <RTOS_INIT+0x1f4>)
 8000ab2:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000ab4:	f000 f924 	bl	8000d00 <Calculate_Heap_Size>

	uartQueue = xQueueCreate(32, sizeof(uint8_t));
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2101      	movs	r1, #1
 8000abc:	2020      	movs	r0, #32
 8000abe:	f001 ffc5 	bl	8002a4c <xQueueGenericCreate>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	4a61      	ldr	r2, [pc, #388]	; (8000c4c <RTOS_INIT+0x1f8>)
 8000ac6:	6013      	str	r3, [r2, #0]
	Calculate_Heap_Size();
 8000ac8:	f000 f91a 	bl	8000d00 <Calculate_Heap_Size>

	if(Motor_Fault==NULL)
 8000acc:	4b5a      	ldr	r3, [pc, #360]	; (8000c38 <RTOS_INIT+0x1e4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <RTOS_INIT+0x86>
	{
		printf("Motor_Fault semaphore allocation failed");
 8000ad4:	485e      	ldr	r0, [pc, #376]	; (8000c50 <RTOS_INIT+0x1fc>)
 8000ad6:	f006 fefb 	bl	80078d0 <iprintf>
	}
	if(Dummy == NULL)
 8000ada:	4b58      	ldr	r3, [pc, #352]	; (8000c3c <RTOS_INIT+0x1e8>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d102      	bne.n	8000ae8 <RTOS_INIT+0x94>
	{
		printf("Dummy semaphore allocation failed");
 8000ae2:	485c      	ldr	r0, [pc, #368]	; (8000c54 <RTOS_INIT+0x200>)
 8000ae4:	f006 fef4 	bl	80078d0 <iprintf>
	}
	if(Duplicate_mutex == NULL)
 8000ae8:	4b55      	ldr	r3, [pc, #340]	; (8000c40 <RTOS_INIT+0x1ec>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d102      	bne.n	8000af6 <RTOS_INIT+0xa2>
	{
		printf("Duplicate_mutex semaphore allocation failed");
 8000af0:	4859      	ldr	r0, [pc, #356]	; (8000c58 <RTOS_INIT+0x204>)
 8000af2:	f006 feed 	bl	80078d0 <iprintf>
	}
	if(CountSem == NULL)
 8000af6:	4b53      	ldr	r3, [pc, #332]	; (8000c44 <RTOS_INIT+0x1f0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d102      	bne.n	8000b04 <RTOS_INIT+0xb0>
	{
		printf("CountSem semaphore allocation failed");
 8000afe:	4857      	ldr	r0, [pc, #348]	; (8000c5c <RTOS_INIT+0x208>)
 8000b00:	f006 fee6 	bl	80078d0 <iprintf>
	}

	xTaskCreate(First_Task,"First Task",128,NULL,6,&First_Task_Handle);
 8000b04:	4b56      	ldr	r3, [pc, #344]	; (8000c60 <RTOS_INIT+0x20c>)
 8000b06:	9301      	str	r3, [sp, #4]
 8000b08:	2306      	movs	r3, #6
 8000b0a:	9300      	str	r3, [sp, #0]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	2280      	movs	r2, #128	; 0x80
 8000b10:	4954      	ldr	r1, [pc, #336]	; (8000c64 <RTOS_INIT+0x210>)
 8000b12:	4855      	ldr	r0, [pc, #340]	; (8000c68 <RTOS_INIT+0x214>)
 8000b14:	f002 ff0f 	bl	8003936 <xTaskCreate>

	xTaskCreate(Motor_Saftey,"T1",128,NULL,5,&Motor_Saftey_Handle);
 8000b18:	4b54      	ldr	r3, [pc, #336]	; (8000c6c <RTOS_INIT+0x218>)
 8000b1a:	9301      	str	r3, [sp, #4]
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	9300      	str	r3, [sp, #0]
 8000b20:	2300      	movs	r3, #0
 8000b22:	2280      	movs	r2, #128	; 0x80
 8000b24:	4952      	ldr	r1, [pc, #328]	; (8000c70 <RTOS_INIT+0x21c>)
 8000b26:	4853      	ldr	r0, [pc, #332]	; (8000c74 <RTOS_INIT+0x220>)
 8000b28:	f002 ff05 	bl	8003936 <xTaskCreate>
	xTaskCreate(Task2,"T2",128,NULL,5,&Task_Handle);
 8000b2c:	4b52      	ldr	r3, [pc, #328]	; (8000c78 <RTOS_INIT+0x224>)
 8000b2e:	9301      	str	r3, [sp, #4]
 8000b30:	2305      	movs	r3, #5
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	2300      	movs	r3, #0
 8000b36:	2280      	movs	r2, #128	; 0x80
 8000b38:	4950      	ldr	r1, [pc, #320]	; (8000c7c <RTOS_INIT+0x228>)
 8000b3a:	4851      	ldr	r0, [pc, #324]	; (8000c80 <RTOS_INIT+0x22c>)
 8000b3c:	f002 fefb 	bl	8003936 <xTaskCreate>
	Calculate_Heap_Size();
 8000b40:	f000 f8de 	bl	8000d00 <Calculate_Heap_Size>

	xTaskCreate(High_Task,"High",128,NULL,4,&High_Handle);
 8000b44:	4b4f      	ldr	r3, [pc, #316]	; (8000c84 <RTOS_INIT+0x230>)
 8000b46:	9301      	str	r3, [sp, #4]
 8000b48:	2304      	movs	r3, #4
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	2280      	movs	r2, #128	; 0x80
 8000b50:	494d      	ldr	r1, [pc, #308]	; (8000c88 <RTOS_INIT+0x234>)
 8000b52:	484e      	ldr	r0, [pc, #312]	; (8000c8c <RTOS_INIT+0x238>)
 8000b54:	f002 feef 	bl	8003936 <xTaskCreate>
	xTaskCreate(Medium_Task,"Medium",128,NULL,3,&Medium_Handle);
 8000b58:	4b4d      	ldr	r3, [pc, #308]	; (8000c90 <RTOS_INIT+0x23c>)
 8000b5a:	9301      	str	r3, [sp, #4]
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2300      	movs	r3, #0
 8000b62:	2280      	movs	r2, #128	; 0x80
 8000b64:	494b      	ldr	r1, [pc, #300]	; (8000c94 <RTOS_INIT+0x240>)
 8000b66:	484c      	ldr	r0, [pc, #304]	; (8000c98 <RTOS_INIT+0x244>)
 8000b68:	f002 fee5 	bl	8003936 <xTaskCreate>
	xTaskCreate(Low_Task,"Low",128,NULL,2,&Low_Handle);
 8000b6c:	4b4b      	ldr	r3, [pc, #300]	; (8000c9c <RTOS_INIT+0x248>)
 8000b6e:	9301      	str	r3, [sp, #4]
 8000b70:	2302      	movs	r3, #2
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	2300      	movs	r3, #0
 8000b76:	2280      	movs	r2, #128	; 0x80
 8000b78:	4949      	ldr	r1, [pc, #292]	; (8000ca0 <RTOS_INIT+0x24c>)
 8000b7a:	484a      	ldr	r0, [pc, #296]	; (8000ca4 <RTOS_INIT+0x250>)
 8000b7c:	f002 fedb 	bl	8003936 <xTaskCreate>
	Calculate_Heap_Size();
 8000b80:	f000 f8be 	bl	8000d00 <Calculate_Heap_Size>

	xTaskCreate(ProducerTask, "Producer", 128, NULL, 2, &Producer_Handle);
 8000b84:	4b48      	ldr	r3, [pc, #288]	; (8000ca8 <RTOS_INIT+0x254>)
 8000b86:	9301      	str	r3, [sp, #4]
 8000b88:	2302      	movs	r3, #2
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	2280      	movs	r2, #128	; 0x80
 8000b90:	4946      	ldr	r1, [pc, #280]	; (8000cac <RTOS_INIT+0x258>)
 8000b92:	4847      	ldr	r0, [pc, #284]	; (8000cb0 <RTOS_INIT+0x25c>)
 8000b94:	f002 fecf 	bl	8003936 <xTaskCreate>
	xTaskCreate(ConsumerTask, "Consumer", 128, NULL, 2, &Consumer_Handle);
 8000b98:	4b46      	ldr	r3, [pc, #280]	; (8000cb4 <RTOS_INIT+0x260>)
 8000b9a:	9301      	str	r3, [sp, #4]
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	2280      	movs	r2, #128	; 0x80
 8000ba4:	4944      	ldr	r1, [pc, #272]	; (8000cb8 <RTOS_INIT+0x264>)
 8000ba6:	4845      	ldr	r0, [pc, #276]	; (8000cbc <RTOS_INIT+0x268>)
 8000ba8:	f002 fec5 	bl	8003936 <xTaskCreate>
	Calculate_Heap_Size();
 8000bac:	f000 f8a8 	bl	8000d00 <Calculate_Heap_Size>


    xTaskCreate(MotorTask,  "Motor",  256, NULL, 2, &Motor_Handle);
 8000bb0:	4b43      	ldr	r3, [pc, #268]	; (8000cc0 <RTOS_INIT+0x26c>)
 8000bb2:	9301      	str	r3, [sp, #4]
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bbe:	4941      	ldr	r1, [pc, #260]	; (8000cc4 <RTOS_INIT+0x270>)
 8000bc0:	4841      	ldr	r0, [pc, #260]	; (8000cc8 <RTOS_INIT+0x274>)
 8000bc2:	f002 feb8 	bl	8003936 <xTaskCreate>
    xTaskCreate(SensorTask, "Sensor", 256, NULL, 2, &Sensor_Handle);
 8000bc6:	4b41      	ldr	r3, [pc, #260]	; (8000ccc <RTOS_INIT+0x278>)
 8000bc8:	9301      	str	r3, [sp, #4]
 8000bca:	2302      	movs	r3, #2
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	2300      	movs	r3, #0
 8000bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bd4:	493e      	ldr	r1, [pc, #248]	; (8000cd0 <RTOS_INIT+0x27c>)
 8000bd6:	483f      	ldr	r0, [pc, #252]	; (8000cd4 <RTOS_INIT+0x280>)
 8000bd8:	f002 fead 	bl	8003936 <xTaskCreate>
    Calculate_Heap_Size();
 8000bdc:	f000 f890 	bl	8000d00 <Calculate_Heap_Size>

    xTaskCreate(UART_Task, "UART", 256, NULL, 2, &UART_Handle);
 8000be0:	4b3d      	ldr	r3, [pc, #244]	; (8000cd8 <RTOS_INIT+0x284>)
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	2302      	movs	r3, #2
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	2300      	movs	r3, #0
 8000bea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bee:	493b      	ldr	r1, [pc, #236]	; (8000cdc <RTOS_INIT+0x288>)
 8000bf0:	483b      	ldr	r0, [pc, #236]	; (8000ce0 <RTOS_INIT+0x28c>)
 8000bf2:	f002 fea0 	bl	8003936 <xTaskCreate>
    Calculate_Heap_Size();
 8000bf6:	f000 f883 	bl	8000d00 <Calculate_Heap_Size>

    xTaskCreate(Task1_Stack, "T1 stack", 128, NULL, 2, &Task1_stack_Handle);   // Task1 → 128 words = 512 bytes
 8000bfa:	4b3a      	ldr	r3, [pc, #232]	; (8000ce4 <RTOS_INIT+0x290>)
 8000bfc:	9301      	str	r3, [sp, #4]
 8000bfe:	2302      	movs	r3, #2
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2300      	movs	r3, #0
 8000c04:	2280      	movs	r2, #128	; 0x80
 8000c06:	4938      	ldr	r1, [pc, #224]	; (8000ce8 <RTOS_INIT+0x294>)
 8000c08:	4838      	ldr	r0, [pc, #224]	; (8000cec <RTOS_INIT+0x298>)
 8000c0a:	f002 fe94 	bl	8003936 <xTaskCreate>
    xTaskCreate(Task2_Stack, "T2 stack", 256, NULL, 2, &Task2_stack_Handle);   // Task2 → 256 words = 1024 bytes
 8000c0e:	4b38      	ldr	r3, [pc, #224]	; (8000cf0 <RTOS_INIT+0x29c>)
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	2302      	movs	r3, #2
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	2300      	movs	r3, #0
 8000c18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c1c:	4935      	ldr	r1, [pc, #212]	; (8000cf4 <RTOS_INIT+0x2a0>)
 8000c1e:	4836      	ldr	r0, [pc, #216]	; (8000cf8 <RTOS_INIT+0x2a4>)
 8000c20:	f002 fe89 	bl	8003936 <xTaskCreate>
    Calculate_Heap_Size();
 8000c24:	f000 f86c 	bl	8000d00 <Calculate_Heap_Size>

	printf("Now Starting Scheduler...\n");
 8000c28:	4834      	ldr	r0, [pc, #208]	; (8000cfc <RTOS_INIT+0x2a8>)
 8000c2a:	f006 fed7 	bl	80079dc <puts>

	vTaskStartScheduler();
 8000c2e:	f003 f92d 	bl	8003e8c <vTaskStartScheduler>


}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	2000b3ac 	.word	0x2000b3ac
 8000c3c:	2000b388 	.word	0x2000b388
 8000c40:	2000b3c8 	.word	0x2000b3c8
 8000c44:	2000b390 	.word	0x2000b390
 8000c48:	2000b3a8 	.word	0x2000b3a8
 8000c4c:	2000b3b8 	.word	0x2000b3b8
 8000c50:	080088a0 	.word	0x080088a0
 8000c54:	080088c8 	.word	0x080088c8
 8000c58:	080088ec 	.word	0x080088ec
 8000c5c:	08008918 	.word	0x08008918
 8000c60:	2000b3cc 	.word	0x2000b3cc
 8000c64:	08008940 	.word	0x08008940
 8000c68:	08000d39 	.word	0x08000d39
 8000c6c:	2000b3bc 	.word	0x2000b3bc
 8000c70:	0800894c 	.word	0x0800894c
 8000c74:	08000eb9 	.word	0x08000eb9
 8000c78:	2000b384 	.word	0x2000b384
 8000c7c:	08008950 	.word	0x08008950
 8000c80:	08000efd 	.word	0x08000efd
 8000c84:	2000b3b4 	.word	0x2000b3b4
 8000c88:	08008954 	.word	0x08008954
 8000c8c:	08000f89 	.word	0x08000f89
 8000c90:	2000b3a4 	.word	0x2000b3a4
 8000c94:	0800895c 	.word	0x0800895c
 8000c98:	08000f6d 	.word	0x08000f6d
 8000c9c:	2000b3a0 	.word	0x2000b3a0
 8000ca0:	08008964 	.word	0x08008964
 8000ca4:	08000f31 	.word	0x08000f31
 8000ca8:	2000b3b0 	.word	0x2000b3b0
 8000cac:	08008968 	.word	0x08008968
 8000cb0:	080009f5 	.word	0x080009f5
 8000cb4:	2000b398 	.word	0x2000b398
 8000cb8:	08008974 	.word	0x08008974
 8000cbc:	08000a25 	.word	0x08000a25
 8000cc0:	2000b394 	.word	0x2000b394
 8000cc4:	08008980 	.word	0x08008980
 8000cc8:	08000ddd 	.word	0x08000ddd
 8000ccc:	2000b39c 	.word	0x2000b39c
 8000cd0:	08008988 	.word	0x08008988
 8000cd4:	08000e21 	.word	0x08000e21
 8000cd8:	2000b38c 	.word	0x2000b38c
 8000cdc:	08008990 	.word	0x08008990
 8000ce0:	08000e85 	.word	0x08000e85
 8000ce4:	2000b3c0 	.word	0x2000b3c0
 8000ce8:	08008998 	.word	0x08008998
 8000cec:	08000fe5 	.word	0x08000fe5
 8000cf0:	2000b3c4 	.word	0x2000b3c4
 8000cf4:	080089a4 	.word	0x080089a4
 8000cf8:	08001035 	.word	0x08001035
 8000cfc:	080089b0 	.word	0x080089b0

08000d00 <Calculate_Heap_Size>:

void Calculate_Heap_Size()
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
    uint32_t free_heap_size;
    static uint32_t old_size=20472;
	free_heap_size = xPortGetFreeHeapSize();
 8000d06:	f004 fead 	bl	8005a64 <xPortGetFreeHeapSize>
 8000d0a:	6078      	str	r0, [r7, #4]
	uint32_t result= old_size - free_heap_size;
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <Calculate_Heap_Size+0x30>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	1ad3      	subs	r3, r2, r3
 8000d14:	603b      	str	r3, [r7, #0]
	printf("Free Heap Size is %lu bytes----- This event has taken %lu bytes\n", free_heap_size,result);
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	6879      	ldr	r1, [r7, #4]
 8000d1a:	4806      	ldr	r0, [pc, #24]	; (8000d34 <Calculate_Heap_Size+0x34>)
 8000d1c:	f006 fdd8 	bl	80078d0 <iprintf>
	old_size = free_heap_size;
 8000d20:	4a03      	ldr	r2, [pc, #12]	; (8000d30 <Calculate_Heap_Size+0x30>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6013      	str	r3, [r2, #0]
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000000 	.word	0x20000000
 8000d34:	080089cc 	.word	0x080089cc

08000d38 <First_Task>:



void First_Task(void *PVparamater)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	while(1)
	{
        //vTaskSuspend(Motor_Saftey_Handle);
    	//vTaskSuspend(Task_Handle);
    	vTaskSuspend(High_Handle);
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <First_Task+0x78>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f003 f81d 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Medium_Handle);
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <First_Task+0x7c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 f818 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Low_Handle);
 8000d54:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <First_Task+0x80>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f003 f813 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Producer_Handle);
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <First_Task+0x84>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f003 f80e 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Consumer_Handle);
 8000d68:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <First_Task+0x88>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f003 f809 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Motor_Handle);
 8000d72:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <First_Task+0x8c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f003 f804 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Sensor_Handle);
 8000d7c:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <First_Task+0x90>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f002 ffff 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(UART_Handle);
 8000d86:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <First_Task+0x94>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f002 fffa 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Task1_stack_Handle);
 8000d90:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <First_Task+0x98>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 fff5 	bl	8003d84 <vTaskSuspend>
    	vTaskSuspend(Task2_stack_Handle);
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <First_Task+0x9c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 fff0 	bl	8003d84 <vTaskSuspend>
        vTaskDelete(First_Task_Handle);
 8000da4:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <First_Task+0xa0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 ff27 	bl	8003bfc <vTaskDelete>
    	vTaskSuspend(High_Handle);
 8000dae:	e7c7      	b.n	8000d40 <First_Task+0x8>
 8000db0:	2000b3b4 	.word	0x2000b3b4
 8000db4:	2000b3a4 	.word	0x2000b3a4
 8000db8:	2000b3a0 	.word	0x2000b3a0
 8000dbc:	2000b3b0 	.word	0x2000b3b0
 8000dc0:	2000b398 	.word	0x2000b398
 8000dc4:	2000b394 	.word	0x2000b394
 8000dc8:	2000b39c 	.word	0x2000b39c
 8000dcc:	2000b38c 	.word	0x2000b38c
 8000dd0:	2000b3c0 	.word	0x2000b3c0
 8000dd4:	2000b3c4 	.word	0x2000b3c4
 8000dd8:	2000b3cc 	.word	0x2000b3cc

08000ddc <MotorTask>:

int Read_Temperature();


void MotorTask(void *argument)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
    while(1)
    {
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <MotorTask+0x3c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dec:	4618      	mov	r0, r3
 8000dee:	f002 fa7b 	bl	80032e8 <xQueueSemaphoreTake>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d109      	bne.n	8000e0c <MotorTask+0x30>
        {
            printf("Motor Task: Motor Running...\n");
 8000df8:	4808      	ldr	r0, [pc, #32]	; (8000e1c <MotorTask+0x40>)
 8000dfa:	f006 fdef 	bl	80079dc <puts>
            xSemaphoreGive(xUartMutex);
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <MotorTask+0x3c>)
 8000e00:	6818      	ldr	r0, [r3, #0]
 8000e02:	2300      	movs	r3, #0
 8000e04:	2200      	movs	r2, #0
 8000e06:	2100      	movs	r1, #0
 8000e08:	f001 fee8 	bl	8002bdc <xQueueGenericSend>
        }

        vTaskDelay(3000);
 8000e0c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e10:	f002 ff80 	bl	8003d14 <vTaskDelay>
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000e14:	e7e6      	b.n	8000de4 <MotorTask+0x8>
 8000e16:	bf00      	nop
 8000e18:	2000b3a8 	.word	0x2000b3a8
 8000e1c:	08008a10 	.word	0x08008a10

08000e20 <SensorTask>:
    }
}


void SensorTask(void *argument)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    while(1)
    {
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <SensorTask+0x44>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e30:	4618      	mov	r0, r3
 8000e32:	f002 fa59 	bl	80032e8 <xQueueSemaphoreTake>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d10d      	bne.n	8000e58 <SensorTask+0x38>
        {
            printf("Sensor Task: Temp = %d C\n", Read_Temperature());
 8000e3c:	f000 f816 	bl	8000e6c <Read_Temperature>
 8000e40:	4603      	mov	r3, r0
 8000e42:	4619      	mov	r1, r3
 8000e44:	4808      	ldr	r0, [pc, #32]	; (8000e68 <SensorTask+0x48>)
 8000e46:	f006 fd43 	bl	80078d0 <iprintf>
            xSemaphoreGive(xUartMutex);
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <SensorTask+0x44>)
 8000e4c:	6818      	ldr	r0, [r3, #0]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	2200      	movs	r2, #0
 8000e52:	2100      	movs	r1, #0
 8000e54:	f001 fec2 	bl	8002bdc <xQueueGenericSend>
        }

        vTaskDelay(3000);
 8000e58:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e5c:	f002 ff5a 	bl	8003d14 <vTaskDelay>
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000e60:	e7e2      	b.n	8000e28 <SensorTask+0x8>
 8000e62:	bf00      	nop
 8000e64:	2000b3a8 	.word	0x2000b3a8
 8000e68:	08008a30 	.word	0x08008a30

08000e6c <Read_Temperature>:
    }
}


int Read_Temperature()
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
	int temp=100;
 8000e72:	2364      	movs	r3, #100	; 0x64
 8000e74:	607b      	str	r3, [r7, #4]
	return temp;
 8000e76:	687b      	ldr	r3, [r7, #4]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <UART_Task>:
#include "RTOS/Queue.h"


void UART_Task(void *argument)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    uint8_t rx;

    while(1)
    {
        // Block until data available
        if (xQueueReceive(uartQueue, &rx, portMAX_DELAY) == pdTRUE)
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <UART_Task+0x2c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f107 010f 	add.w	r1, r7, #15
 8000e94:	f04f 32ff 	mov.w	r2, #4294967295
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f002 f915 	bl	80030c8 <xQueueReceive>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d1f3      	bne.n	8000e8c <UART_Task+0x8>
        {
            printf("Received Byte: %c\n", rx);
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <UART_Task+0x30>)
 8000eaa:	f006 fd11 	bl	80078d0 <iprintf>
        if (xQueueReceive(uartQueue, &rx, portMAX_DELAY) == pdTRUE)
 8000eae:	e7ed      	b.n	8000e8c <UART_Task+0x8>
 8000eb0:	2000b3b8 	.word	0x2000b3b8
 8000eb4:	08008a4c 	.word	0x08008a4c

08000eb8 <Motor_Saftey>:
#include "RTOS/Semaphore.h"



void Motor_Saftey(void *PVparamater)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	while(1)
	{
		xSemaphoreTake(Motor_Fault,portMAX_DELAY);
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <Motor_Saftey+0x38>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 fa0d 	bl	80032e8 <xQueueSemaphoreTake>
        printf("Motor Turned off\n");
 8000ece:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <Motor_Saftey+0x3c>)
 8000ed0:	f006 fd84 	bl	80079dc <puts>
        Red_LED_ON();
 8000ed4:	f7ff fb66 	bl	80005a4 <Red_LED_ON>
		xSemaphoreGive(Dummy);
 8000ed8:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <Motor_Saftey+0x40>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	2300      	movs	r3, #0
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	f001 fe7b 	bl	8002bdc <xQueueGenericSend>
        vTaskDelay(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f002 ff14 	bl	8003d14 <vTaskDelay>
		xSemaphoreTake(Motor_Fault,portMAX_DELAY);
 8000eec:	e7e8      	b.n	8000ec0 <Motor_Saftey+0x8>
 8000eee:	bf00      	nop
 8000ef0:	2000b3ac 	.word	0x2000b3ac
 8000ef4:	08008a60 	.word	0x08008a60
 8000ef8:	2000b388 	.word	0x2000b388

08000efc <Task2>:
	}
}
void Task2(void *PVparamater)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]

	while(1)
	{

		xSemaphoreTake(Dummy,portMAX_DELAY);
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <Task2+0x2c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f002 f9eb 	bl	80032e8 <xQueueSemaphoreTake>
		printf("Task2\n");
 8000f12:	4806      	ldr	r0, [pc, #24]	; (8000f2c <Task2+0x30>)
 8000f14:	f006 fd62 	bl	80079dc <puts>
		vTaskDelay(5000);
 8000f18:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f1c:	f002 fefa 	bl	8003d14 <vTaskDelay>
		Red_LED_OFF();
 8000f20:	f7ff fb50 	bl	80005c4 <Red_LED_OFF>
		xSemaphoreTake(Dummy,portMAX_DELAY);
 8000f24:	e7ee      	b.n	8000f04 <Task2+0x8>
 8000f26:	bf00      	nop
 8000f28:	2000b388 	.word	0x2000b388
 8000f2c:	08008a74 	.word	0x08008a74

08000f30 <Low_Task>:
}



void Low_Task(void *pvParameters)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
    while (1)
    {
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Holds the resource
 8000f38:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <Low_Task+0x34>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	4618      	mov	r0, r3
 8000f42:	f002 f9d1 	bl	80032e8 <xQueueSemaphoreTake>
        printf("Low Task: Using shared resource\n");
 8000f46:	4808      	ldr	r0, [pc, #32]	; (8000f68 <Low_Task+0x38>)
 8000f48:	f006 fd48 	bl	80079dc <puts>
        vTaskDelay(10000);                              // Simulate long processing
 8000f4c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f50:	f002 fee0 	bl	8003d14 <vTaskDelay>
        xSemaphoreGive(Duplicate_mutex);
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <Low_Task+0x34>)
 8000f56:	6818      	ldr	r0, [r3, #0]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	f001 fe3d 	bl	8002bdc <xQueueGenericSend>
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Holds the resource
 8000f62:	e7e9      	b.n	8000f38 <Low_Task+0x8>
 8000f64:	2000b3c8 	.word	0x2000b3c8
 8000f68:	08008a7c 	.word	0x08008a7c

08000f6c <Medium_Task>:
    }
}

void Medium_Task(void *pvParameters)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    while (1)
    {
        printf("Medium Task: Running\n");
 8000f74:	4803      	ldr	r0, [pc, #12]	; (8000f84 <Medium_Task+0x18>)
 8000f76:	f006 fd31 	bl	80079dc <puts>
        vTaskDelay(2000);
 8000f7a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f7e:	f002 fec9 	bl	8003d14 <vTaskDelay>
        printf("Medium Task: Running\n");
 8000f82:	e7f7      	b.n	8000f74 <Medium_Task+0x8>
 8000f84:	08008a9c 	.word	0x08008a9c

08000f88 <High_Task>:
    }
}

void High_Task(void *pvParameters)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(Duplicate_mutex);
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <High_Task+0x50>)
 8000f92:	6818      	ldr	r0, [r3, #0]
 8000f94:	2300      	movs	r3, #0
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	f001 fe1f 	bl	8002bdc <xQueueGenericSend>
    while (1)
    {

        printf("High Task: Wants shared resource\n");
 8000f9e:	480f      	ldr	r0, [pc, #60]	; (8000fdc <High_Task+0x54>)
 8000fa0:	f006 fd1c 	bl	80079dc <puts>
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Gets blocked here
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <High_Task+0x50>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	4618      	mov	r0, r3
 8000fae:	f002 f99b 	bl	80032e8 <xQueueSemaphoreTake>
        vTaskDelay(500);
 8000fb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fb6:	f002 fead 	bl	8003d14 <vTaskDelay>
        printf("High Task: Got resource!\n");
 8000fba:	4809      	ldr	r0, [pc, #36]	; (8000fe0 <High_Task+0x58>)
 8000fbc:	f006 fd0e 	bl	80079dc <puts>
        xSemaphoreGive(Duplicate_mutex);
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <High_Task+0x50>)
 8000fc2:	6818      	ldr	r0, [r3, #0]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2100      	movs	r1, #0
 8000fca:	f001 fe07 	bl	8002bdc <xQueueGenericSend>
        vTaskDelay(100);
 8000fce:	2064      	movs	r0, #100	; 0x64
 8000fd0:	f002 fea0 	bl	8003d14 <vTaskDelay>
        printf("High Task: Wants shared resource\n");
 8000fd4:	e7e3      	b.n	8000f9e <High_Task+0x16>
 8000fd6:	bf00      	nop
 8000fd8:	2000b3c8 	.word	0x2000b3c8
 8000fdc:	08008ab4 	.word	0x08008ab4
 8000fe0:	08008ad8 	.word	0x08008ad8

08000fe4 <Task1_Stack>:
#include "RTOS/Task.h"


void Task1_Stack(void *argument)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    while(1)
    {
        int a = 10;
 8000fec:	230a      	movs	r3, #10
 8000fee:	617b      	str	r3, [r7, #20]
        int b = 20;
 8000ff0:	2314      	movs	r3, #20
 8000ff2:	613b      	str	r3, [r7, #16]
        int c = a + b;
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]

        printf("Task1 result = %d\n", c);
 8000ffc:	68f9      	ldr	r1, [r7, #12]
 8000ffe:	480a      	ldr	r0, [pc, #40]	; (8001028 <Task1_Stack+0x44>)
 8001000:	f006 fc66 	bl	80078d0 <iprintf>

        // Print remaining stack (in words)
        printf("Task1 Free Stack = %lu words\n",uxTaskGetStackHighWaterMark(Task1_stack_Handle));
 8001004:	4b09      	ldr	r3, [pc, #36]	; (800102c <Task1_Stack+0x48>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4618      	mov	r0, r3
 800100a:	f003 fb91 	bl	8004730 <uxTaskGetStackHighWaterMark>
 800100e:	4603      	mov	r3, r0
 8001010:	4619      	mov	r1, r3
 8001012:	4807      	ldr	r0, [pc, #28]	; (8001030 <Task1_Stack+0x4c>)
 8001014:	f006 fc5c 	bl	80078d0 <iprintf>

        Calculate_Heap_Size();
 8001018:	f7ff fe72 	bl	8000d00 <Calculate_Heap_Size>

        vTaskDelay(1000);
 800101c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001020:	f002 fe78 	bl	8003d14 <vTaskDelay>
    {
 8001024:	e7e2      	b.n	8000fec <Task1_Stack+0x8>
 8001026:	bf00      	nop
 8001028:	08008af4 	.word	0x08008af4
 800102c:	2000b3c0 	.word	0x2000b3c0
 8001030:	08008b08 	.word	0x08008b08

08001034 <Task2_Stack>:
    }
}


void Task2_Stack(void *argument)
{
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b09c      	sub	sp, #112	; 0x70
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    char msg[100];  // Uses stack heavily

    while(1)
    {
        strcpy(msg, "This is a long message stored on stack");
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	4a11      	ldr	r2, [pc, #68]	; (8001088 <Task2_Stack+0x54>)
 8001042:	461c      	mov	r4, r3
 8001044:	4615      	mov	r5, r2
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800104c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001052:	6020      	str	r0, [r4, #0]
 8001054:	3404      	adds	r4, #4
 8001056:	8021      	strh	r1, [r4, #0]
 8001058:	3402      	adds	r4, #2
 800105a:	0c0b      	lsrs	r3, r1, #16
 800105c:	7023      	strb	r3, [r4, #0]
        printf("Task2: %s\n", msg);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	4619      	mov	r1, r3
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <Task2_Stack+0x58>)
 8001066:	f006 fc33 	bl	80078d0 <iprintf>

        // Check stack usage
        printf("Task2 Free Stack = %lu words\n",uxTaskGetStackHighWaterMark(Task2_stack_Handle));
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <Task2_Stack+0x5c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f003 fb5e 	bl	8004730 <uxTaskGetStackHighWaterMark>
 8001074:	4603      	mov	r3, r0
 8001076:	4619      	mov	r1, r3
 8001078:	4806      	ldr	r0, [pc, #24]	; (8001094 <Task2_Stack+0x60>)
 800107a:	f006 fc29 	bl	80078d0 <iprintf>

        vTaskDelay(1500);
 800107e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001082:	f002 fe47 	bl	8003d14 <vTaskDelay>
        strcpy(msg, "This is a long message stored on stack");
 8001086:	e7d9      	b.n	800103c <Task2_Stack+0x8>
 8001088:	08008b28 	.word	0x08008b28
 800108c:	08008b50 	.word	0x08008b50
 8001090:	2000b3c4 	.word	0x2000b3c4
 8001094:	08008b5c 	.word	0x08008b5c

08001098 <main>:
static void MX_GPIO_Init(void);
void StartDefaultTask(void *argument);


int main(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  DWT->CTRL |= (1<<0);
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <main+0x48>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <main+0x48>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	6013      	str	r3, [r2, #0]
  HAL_Init();
 80010a8:	f000 fa70 	bl	800158c <HAL_Init>
  SystemClock_Config();
 80010ac:	f000 f81a 	bl	80010e4 <SystemClock_Config>
  MX_GPIO_Init();
 80010b0:	f000 f882 	bl	80011b8 <MX_GPIO_Init>
  SEGGER_SYSVIEW_Conf();
 80010b4:	f004 fdac 	bl	8005c10 <SEGGER_SYSVIEW_Conf>
  vSetVarulMaxPRIGROUPValue();
 80010b8:	f004 fb4e 	bl	8005758 <vSetVarulMaxPRIGROUPValue>
  SEGGER_SYSVIEW_Start();
 80010bc:	f005 fde2 	bl	8006c84 <SEGGER_SYSVIEW_Start>

  GPIO_Init();
 80010c0:	f7ff fad8 	bl	8000674 <GPIO_Init>
  EXTI0_Init();    // high priority
 80010c4:	f7ff faf4 	bl	80006b0 <EXTI0_Init>
  LED_GPIO_Init();
 80010c8:	f7ff fa4e 	bl	8000568 <LED_GPIO_Init>
  UART2_Init();    // enable USART2 + RX interrupt
 80010cc:	f7ff fc26 	bl	800091c <UART2_Init>
  TIM3_Init();     // low priority
 80010d0:	f7ff fb98 	bl	8000804 <TIM3_Init>
  RTOS_INIT();
 80010d4:	f7ff fcbe 	bl	8000a54 <RTOS_INIT>

  while (1)
  {
      HAL_Delay(1);
 80010d8:	2001      	movs	r0, #1
 80010da:	f000 fa99 	bl	8001610 <HAL_Delay>
 80010de:	e7fb      	b.n	80010d8 <main+0x40>
 80010e0:	e0001000 	.word	0xe0001000

080010e4 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b094      	sub	sp, #80	; 0x50
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	2230      	movs	r2, #48	; 0x30
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f006 fbe4 	bl	80078c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <SystemClock_Config+0xcc>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a27      	ldr	r2, [pc, #156]	; (80011b0 <SystemClock_Config+0xcc>)
 8001112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b25      	ldr	r3, [pc, #148]	; (80011b0 <SystemClock_Config+0xcc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	4b22      	ldr	r3, [pc, #136]	; (80011b4 <SystemClock_Config+0xd0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a21      	ldr	r2, [pc, #132]	; (80011b4 <SystemClock_Config+0xd0>)
 800112e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b1f      	ldr	r3, [pc, #124]	; (80011b4 <SystemClock_Config+0xd0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001140:	2301      	movs	r3, #1
 8001142:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001144:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114a:	2302      	movs	r3, #2
 800114c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800114e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001152:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001154:	2304      	movs	r3, #4
 8001156:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001158:	23a8      	movs	r3, #168	; 0xa8
 800115a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800115c:	2302      	movs	r3, #2
 800115e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001160:	2304      	movs	r3, #4
 8001162:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001164:	f107 0320 	add.w	r3, r7, #32
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fb57 	bl	800181c <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001174:	f000 f857 	bl	8001226 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117c:	2302      	movs	r3, #2
 800117e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001184:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001188:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800118a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800118e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	2105      	movs	r1, #5
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fdb8 	bl	8001d0c <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011a2:	f000 f840 	bl	8001226 <Error_Handler>
  }
}
 80011a6:	bf00      	nop
 80011a8:	3750      	adds	r7, #80	; 0x50
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000

080011b8 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a0f      	ldr	r2, [pc, #60]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a08      	ldr	r2, [pc, #32]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_GPIO_Init+0x4c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	683b      	ldr	r3, [r7, #0]
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800

08001208 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001218:	d101      	bne.n	800121e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800121a:	f000 f9d9 	bl	80015d0 <HAL_IncTick>
  }
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <Error_Handler>:
void Error_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122a:	b672      	cpsid	i
}
 800122c:	bf00      	nop
  __disable_irq();
  while (1)
 800122e:	e7fe      	b.n	800122e <Error_Handler+0x8>

08001230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_MspInit+0x54>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	4a11      	ldr	r2, [pc, #68]	; (8001284 <HAL_MspInit+0x54>)
 8001240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001244:	6453      	str	r3, [r2, #68]	; 0x44
 8001246:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <HAL_MspInit+0x54>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <HAL_MspInit+0x54>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <HAL_MspInit+0x54>)
 800125c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001260:	6413      	str	r3, [r2, #64]	; 0x40
 8001262:	4b08      	ldr	r3, [pc, #32]	; (8001284 <HAL_MspInit+0x54>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	210f      	movs	r1, #15
 8001272:	f06f 0001 	mvn.w	r0, #1
 8001276:	f000 faa7 	bl	80017c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800

08001288 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08c      	sub	sp, #48	; 0x30
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001298:	2200      	movs	r2, #0
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	201c      	movs	r0, #28
 800129e:	f000 fa93 	bl	80017c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012a2:	201c      	movs	r0, #28
 80012a4:	f000 faac 	bl	8001800 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	4b20      	ldr	r3, [pc, #128]	; (8001330 <HAL_InitTick+0xa8>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	4a1f      	ldr	r2, [pc, #124]	; (8001330 <HAL_InitTick+0xa8>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	6413      	str	r3, [r2, #64]	; 0x40
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <HAL_InitTick+0xa8>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c4:	f107 0210 	add.w	r2, r7, #16
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 ff04 	bl	80020dc <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80012d4:	f000 feee 	bl	80020b4 <HAL_RCC_GetPCLK1Freq>
 80012d8:	4603      	mov	r3, r0
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <HAL_InitTick+0xac>)
 80012e2:	fba2 2303 	umull	r2, r3, r2, r3
 80012e6:	0c9b      	lsrs	r3, r3, #18
 80012e8:	3b01      	subs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <HAL_InitTick+0xb0>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80012f4:	4b10      	ldr	r3, [pc, #64]	; (8001338 <HAL_InitTick+0xb0>)
 80012f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012fa:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80012fc:	4a0e      	ldr	r2, [pc, #56]	; (8001338 <HAL_InitTick+0xb0>)
 80012fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001300:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001302:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <HAL_InitTick+0xb0>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001308:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <HAL_InitTick+0xb0>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800130e:	480a      	ldr	r0, [pc, #40]	; (8001338 <HAL_InitTick+0xb0>)
 8001310:	f000 ff16 	bl	8002140 <HAL_TIM_Base_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d104      	bne.n	8001324 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800131a:	4807      	ldr	r0, [pc, #28]	; (8001338 <HAL_InitTick+0xb0>)
 800131c:	f000 ff6a 	bl	80021f4 <HAL_TIM_Base_Start_IT>
 8001320:	4603      	mov	r3, r0
 8001322:	e000      	b.n	8001326 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
}
 8001326:	4618      	mov	r0, r3
 8001328:	3730      	adds	r7, #48	; 0x30
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40023800 	.word	0x40023800
 8001334:	431bde83 	.word	0x431bde83
 8001338:	2000b3d0 	.word	0x2000b3d0

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <NMI_Handler+0x4>

08001342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <HardFault_Handler+0x4>

08001348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <MemManage_Handler+0x4>

0800134e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001352:	e7fe      	b.n	8001352 <BusFault_Handler+0x4>

08001354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001358:	e7fe      	b.n	8001358 <UsageFault_Handler+0x4>

0800135a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <TIM2_IRQHandler+0x10>)
 800136e:	f000 ffb1 	bl	80022d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	2000b3d0 	.word	0x2000b3d0

0800137c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <ITM_SendChar+0x48>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <ITM_SendChar+0x48>)
 800138c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001390:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <ITM_SendChar+0x4c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a0c      	ldr	r2, [pc, #48]	; (80013c8 <ITM_SendChar+0x4c>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800139e:	bf00      	nop
 80013a0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f8      	beq.n	80013a0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80013ae:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	6013      	str	r3, [r2, #0]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000edfc 	.word	0xe000edfc
 80013c8:	e0000e00 	.word	0xe0000e00

080013cc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	e00a      	b.n	80013f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013de:	f3af 8000 	nop.w
 80013e2:	4601      	mov	r1, r0
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	60ba      	str	r2, [r7, #8]
 80013ea:	b2ca      	uxtb	r2, r1
 80013ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3301      	adds	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	dbf0      	blt.n	80013de <_read+0x12>
	}

return len;
 80013fc:	687b      	ldr	r3, [r7, #4]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b086      	sub	sp, #24
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	e009      	b.n	800142c <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	60ba      	str	r2, [r7, #8]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ffab 	bl	800137c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	3301      	adds	r3, #1
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	429a      	cmp	r2, r3
 8001432:	dbf1      	blt.n	8001418 <_write+0x12>
	}
	return len;
 8001434:	687b      	ldr	r3, [r7, #4]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <_close>:

int _close(int file)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
	return -1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
 800145e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001466:	605a      	str	r2, [r3, #4]
	return 0;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <_isatty>:

int _isatty(int file)
{
 8001476:	b480      	push	{r7}
 8001478:	b083      	sub	sp, #12
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
	return 1;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
	return 0;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014b0:	4a14      	ldr	r2, [pc, #80]	; (8001504 <_sbrk+0x5c>)
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <_sbrk+0x60>)
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d102      	bne.n	80014ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <_sbrk+0x64>)
 80014c6:	4a12      	ldr	r2, [pc, #72]	; (8001510 <_sbrk+0x68>)
 80014c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <_sbrk+0x64>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4413      	add	r3, r2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d207      	bcs.n	80014e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d8:	f006 f9ac 	bl	8007834 <__errno>
 80014dc:	4603      	mov	r3, r0
 80014de:	220c      	movs	r2, #12
 80014e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	e009      	b.n	80014fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <_sbrk+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	4a05      	ldr	r2, [pc, #20]	; (800150c <_sbrk+0x64>)
 80014f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20020000 	.word	0x20020000
 8001508:	00000400 	.word	0x00000400
 800150c:	2000009c 	.word	0x2000009c
 8001510:	2000b518 	.word	0x2000b518

08001514 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <SystemInit+0x20>)
 800151a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800151e:	4a05      	ldr	r2, [pc, #20]	; (8001534 <SystemInit+0x20>)
 8001520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001570 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800153c:	480d      	ldr	r0, [pc, #52]	; (8001574 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800153e:	490e      	ldr	r1, [pc, #56]	; (8001578 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001540:	4a0e      	ldr	r2, [pc, #56]	; (800157c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001544:	e002      	b.n	800154c <LoopCopyDataInit>

08001546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800154a:	3304      	adds	r3, #4

0800154c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800154c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001550:	d3f9      	bcc.n	8001546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001552:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001554:	4c0b      	ldr	r4, [pc, #44]	; (8001584 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001558:	e001      	b.n	800155e <LoopFillZerobss>

0800155a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800155a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800155c:	3204      	adds	r2, #4

0800155e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001560:	d3fb      	bcc.n	800155a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001562:	f7ff ffd7 	bl	8001514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001566:	f006 f96b 	bl	8007840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800156a:	f7ff fd95 	bl	8001098 <main>
  bx  lr    
 800156e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001570:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001578:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800157c:	08008d2c 	.word	0x08008d2c
  ldr r2, =_sbss
 8001580:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001584:	2000b514 	.word	0x2000b514

08001588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001588:	e7fe      	b.n	8001588 <ADC_IRQHandler>
	...

0800158c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001590:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <HAL_Init+0x40>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <HAL_Init+0x40>)
 8001596:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800159a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_Init+0x40>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_Init+0x40>)
 80015a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <HAL_Init+0x40>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a07      	ldr	r2, [pc, #28]	; (80015cc <HAL_Init+0x40>)
 80015ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b4:	2003      	movs	r0, #3
 80015b6:	f000 f8fc 	bl	80017b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ba:	200f      	movs	r0, #15
 80015bc:	f7ff fe64 	bl	8001288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015c0:	f7ff fe36 	bl	8001230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023c00 	.word	0x40023c00

080015d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_IncTick+0x20>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <HAL_IncTick+0x24>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <HAL_IncTick+0x24>)
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	2000000c 	.word	0x2000000c
 80015f4:	2000b418 	.word	0x2000b418

080015f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return uwTick;
 80015fc:	4b03      	ldr	r3, [pc, #12]	; (800160c <HAL_GetTick+0x14>)
 80015fe:	681b      	ldr	r3, [r3, #0]
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	2000b418 	.word	0x2000b418

08001610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001618:	f7ff ffee 	bl	80015f8 <HAL_GetTick>
 800161c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001628:	d005      	beq.n	8001636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800162a:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <HAL_Delay+0x44>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4413      	add	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001636:	bf00      	nop
 8001638:	f7ff ffde 	bl	80015f8 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d8f7      	bhi.n	8001638 <HAL_Delay+0x28>
  {
  }
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	2000000c 	.word	0x2000000c

08001658 <__NVIC_SetPriorityGrouping>:
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4907      	ldr	r1, [pc, #28]	; (80016f4 <__NVIC_EnableIRQ+0x38>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <__NVIC_SetPriority>:
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db0a      	blt.n	8001722 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	490c      	ldr	r1, [pc, #48]	; (8001744 <__NVIC_SetPriority+0x4c>)
 8001712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001716:	0112      	lsls	r2, r2, #4
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	440b      	add	r3, r1
 800171c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001720:	e00a      	b.n	8001738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4908      	ldr	r1, [pc, #32]	; (8001748 <__NVIC_SetPriority+0x50>)
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	f003 030f 	and.w	r3, r3, #15
 800172e:	3b04      	subs	r3, #4
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	440b      	add	r3, r1
 8001736:	761a      	strb	r2, [r3, #24]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	e000e100 	.word	0xe000e100
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800174c:	b480      	push	{r7}
 800174e:	b089      	sub	sp, #36	; 0x24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	f1c3 0307 	rsb	r3, r3, #7
 8001766:	2b04      	cmp	r3, #4
 8001768:	bf28      	it	cs
 800176a:	2304      	movcs	r3, #4
 800176c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3304      	adds	r3, #4
 8001772:	2b06      	cmp	r3, #6
 8001774:	d902      	bls.n	800177c <NVIC_EncodePriority+0x30>
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3b03      	subs	r3, #3
 800177a:	e000      	b.n	800177e <NVIC_EncodePriority+0x32>
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	f04f 32ff 	mov.w	r2, #4294967295
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43da      	mvns	r2, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	401a      	ands	r2, r3
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001794:	f04f 31ff 	mov.w	r1, #4294967295
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	43d9      	mvns	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	4313      	orrs	r3, r2
         );
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3724      	adds	r7, #36	; 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ff4c 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
 80017d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017da:	f7ff ff61 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 80017de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	68b9      	ldr	r1, [r7, #8]
 80017e4:	6978      	ldr	r0, [r7, #20]
 80017e6:	f7ff ffb1 	bl	800174c <NVIC_EncodePriority>
 80017ea:	4602      	mov	r2, r0
 80017ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017f0:	4611      	mov	r1, r2
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff ff80 	bl	80016f8 <__NVIC_SetPriority>
}
 80017f8:	bf00      	nop
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff54 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e264      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d075      	beq.n	8001926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800183a:	4ba3      	ldr	r3, [pc, #652]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b04      	cmp	r3, #4
 8001844:	d00c      	beq.n	8001860 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001846:	4ba0      	ldr	r3, [pc, #640]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800184e:	2b08      	cmp	r3, #8
 8001850:	d112      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001852:	4b9d      	ldr	r3, [pc, #628]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800185e:	d10b      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001860:	4b99      	ldr	r3, [pc, #612]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d05b      	beq.n	8001924 <HAL_RCC_OscConfig+0x108>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d157      	bne.n	8001924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e23f      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001880:	d106      	bne.n	8001890 <HAL_RCC_OscConfig+0x74>
 8001882:	4b91      	ldr	r3, [pc, #580]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a90      	ldr	r2, [pc, #576]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0x98>
 800189a:	4b8b      	ldr	r3, [pc, #556]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a8a      	ldr	r2, [pc, #552]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b88      	ldr	r3, [pc, #544]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a87      	ldr	r2, [pc, #540]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 80018b4:	4b84      	ldr	r3, [pc, #528]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a83      	ldr	r2, [pc, #524]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b81      	ldr	r3, [pc, #516]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a80      	ldr	r2, [pc, #512]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fe90 	bl	80015f8 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fe8c 	bl	80015f8 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e204      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b76      	ldr	r3, [pc, #472]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xc0>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fe7c 	bl	80015f8 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fe78 	bl	80015f8 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1f0      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b6c      	ldr	r3, [pc, #432]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0xe8>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001932:	4b65      	ldr	r3, [pc, #404]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b62      	ldr	r3, [pc, #392]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800194a:	4b5f      	ldr	r3, [pc, #380]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b5c      	ldr	r3, [pc, #368]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1c4      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b56      	ldr	r3, [pc, #344]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4952      	ldr	r1, [pc, #328]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b4f      	ldr	r3, [pc, #316]	; (8001acc <HAL_RCC_OscConfig+0x2b0>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff fe31 	bl	80015f8 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff fe2d 	bl	80015f8 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1a5      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b46      	ldr	r3, [pc, #280]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b43      	ldr	r3, [pc, #268]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4940      	ldr	r1, [pc, #256]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <HAL_RCC_OscConfig+0x2b0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fe10 	bl	80015f8 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fe0c 	bl	80015f8 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e184      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b36      	ldr	r3, [pc, #216]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d030      	beq.n	8001a68 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d016      	beq.n	8001a3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b30      	ldr	r3, [pc, #192]	; (8001ad0 <HAL_RCC_OscConfig+0x2b4>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff fdf0 	bl	80015f8 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fdec 	bl	80015f8 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e164      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b26      	ldr	r3, [pc, #152]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x200>
 8001a3a:	e015      	b.n	8001a68 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3c:	4b24      	ldr	r3, [pc, #144]	; (8001ad0 <HAL_RCC_OscConfig+0x2b4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a42:	f7ff fdd9 	bl	80015f8 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4a:	f7ff fdd5 	bl	80015f8 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e14d      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f0      	bne.n	8001a4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 80a0 	beq.w	8001bb6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7a:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10f      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a94:	6413      	str	r3, [r2, #64]	; 0x40
 8001a96:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d121      	bne.n	8001af6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a07      	ldr	r2, [pc, #28]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001abe:	f7ff fd9b 	bl	80015f8 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac4:	e011      	b.n	8001aea <HAL_RCC_OscConfig+0x2ce>
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	42470000 	.word	0x42470000
 8001ad0:	42470e80 	.word	0x42470e80
 8001ad4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7ff fd8e 	bl	80015f8 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e106      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aea:	4b85      	ldr	r3, [pc, #532]	; (8001d00 <HAL_RCC_OscConfig+0x4e4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x2f0>
 8001afe:	4b81      	ldr	r3, [pc, #516]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b02:	4a80      	ldr	r2, [pc, #512]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6713      	str	r3, [r2, #112]	; 0x70
 8001b0a:	e01c      	b.n	8001b46 <HAL_RCC_OscConfig+0x32a>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b05      	cmp	r3, #5
 8001b12:	d10c      	bne.n	8001b2e <HAL_RCC_OscConfig+0x312>
 8001b14:	4b7b      	ldr	r3, [pc, #492]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b18:	4a7a      	ldr	r2, [pc, #488]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b20:	4b78      	ldr	r3, [pc, #480]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b24:	4a77      	ldr	r2, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b2c:	e00b      	b.n	8001b46 <HAL_RCC_OscConfig+0x32a>
 8001b2e:	4b75      	ldr	r3, [pc, #468]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b32:	4a74      	ldr	r2, [pc, #464]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	6713      	str	r3, [r2, #112]	; 0x70
 8001b3a:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3e:	4a71      	ldr	r2, [pc, #452]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b40:	f023 0304 	bic.w	r3, r3, #4
 8001b44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d015      	beq.n	8001b7a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4e:	f7ff fd53 	bl	80015f8 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b54:	e00a      	b.n	8001b6c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f7ff fd4f 	bl	80015f8 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e0c5      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6c:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0ee      	beq.n	8001b56 <HAL_RCC_OscConfig+0x33a>
 8001b78:	e014      	b.n	8001ba4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7a:	f7ff fd3d 	bl	80015f8 <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b80:	e00a      	b.n	8001b98 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b82:	f7ff fd39 	bl	80015f8 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e0af      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b98:	4b5a      	ldr	r3, [pc, #360]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1ee      	bne.n	8001b82 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ba4:	7dfb      	ldrb	r3, [r7, #23]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d105      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001baa:	4b56      	ldr	r3, [pc, #344]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4a55      	ldr	r2, [pc, #340]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 809b 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bc0:	4b50      	ldr	r3, [pc, #320]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 030c 	and.w	r3, r3, #12
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d05c      	beq.n	8001c86 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d141      	bne.n	8001c58 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd4:	4b4c      	ldr	r3, [pc, #304]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bda:	f7ff fd0d 	bl	80015f8 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be2:	f7ff fd09 	bl	80015f8 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e081      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf4:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1f0      	bne.n	8001be2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69da      	ldr	r2, [r3, #28]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	019b      	lsls	r3, r3, #6
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c16:	085b      	lsrs	r3, r3, #1
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c22:	061b      	lsls	r3, r3, #24
 8001c24:	4937      	ldr	r1, [pc, #220]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2a:	4b37      	ldr	r3, [pc, #220]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fce2 	bl	80015f8 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff fcde 	bl	80015f8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e056      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0x41c>
 8001c56:	e04e      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c58:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fccb 	bl	80015f8 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c66:	f7ff fcc7 	bl	80015f8 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e03f      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c78:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_RCC_OscConfig+0x44a>
 8001c84:	e037      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d101      	bne.n	8001c92 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e032      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d028      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d121      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d11a      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cc8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d111      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd8:	085b      	lsrs	r3, r3, #1
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d107      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e000      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40007000 	.word	0x40007000
 8001d04:	40023800 	.word	0x40023800
 8001d08:	42470060 	.word	0x42470060

08001d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0cc      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d20:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d90c      	bls.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2e:	4b65      	ldr	r3, [pc, #404]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d36:	4b63      	ldr	r3, [pc, #396]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b8      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d020      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d60:	4b59      	ldr	r3, [pc, #356]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4a58      	ldr	r2, [pc, #352]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4a52      	ldr	r2, [pc, #328]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	494d      	ldr	r1, [pc, #308]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d044      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d107      	bne.n	8001dba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001daa:	4b47      	ldr	r3, [pc, #284]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d119      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e07f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d003      	beq.n	8001dca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dca:	4b3f      	ldr	r3, [pc, #252]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d109      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dda:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e067      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dea:	4b37      	ldr	r3, [pc, #220]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f023 0203 	bic.w	r2, r3, #3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	4934      	ldr	r1, [pc, #208]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dfc:	f7ff fbfc 	bl	80015f8 <HAL_GetTick>
 8001e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e02:	e00a      	b.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e04:	f7ff fbf8 	bl	80015f8 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e04f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1a:	4b2b      	ldr	r3, [pc, #172]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 020c 	and.w	r2, r3, #12
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d1eb      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e2c:	4b25      	ldr	r3, [pc, #148]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d20c      	bcs.n	8001e54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e3a:	4b22      	ldr	r3, [pc, #136]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d001      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e032      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e60:	4b19      	ldr	r3, [pc, #100]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4916      	ldr	r1, [pc, #88]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e7e:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	490e      	ldr	r1, [pc, #56]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e92:	f000 f821 	bl	8001ed8 <HAL_RCC_GetSysClockFreq>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	091b      	lsrs	r3, r3, #4
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	490a      	ldr	r1, [pc, #40]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	5ccb      	ldrb	r3, [r1, r3]
 8001ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eaa:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff f9e8 	bl	8001288 <HAL_InitTick>

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023c00 	.word	0x40023c00
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	08008c58 	.word	0x08008c58
 8001ed0:	20000004 	.word	0x20000004
 8001ed4:	20000008 	.word	0x20000008

08001ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001edc:	b084      	sub	sp, #16
 8001ede:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	2300      	movs	r3, #0
 8001eea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ef0:	4b67      	ldr	r3, [pc, #412]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 030c 	and.w	r3, r3, #12
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d00d      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0x40>
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	f200 80bd 	bhi.w	800207c <HAL_RCC_GetSysClockFreq+0x1a4>
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x34>
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d003      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f0a:	e0b7      	b.n	800207c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f0c:	4b61      	ldr	r3, [pc, #388]	; (8002094 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001f0e:	60bb      	str	r3, [r7, #8]
       break;
 8001f10:	e0b7      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f12:	4b61      	ldr	r3, [pc, #388]	; (8002098 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001f14:	60bb      	str	r3, [r7, #8]
      break;
 8001f16:	e0b4      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f18:	4b5d      	ldr	r3, [pc, #372]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f20:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f22:	4b5b      	ldr	r3, [pc, #364]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d04d      	beq.n	8001fca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2e:	4b58      	ldr	r3, [pc, #352]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	099b      	lsrs	r3, r3, #6
 8001f34:	461a      	mov	r2, r3
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f3e:	f04f 0100 	mov.w	r1, #0
 8001f42:	ea02 0800 	and.w	r8, r2, r0
 8001f46:	ea03 0901 	and.w	r9, r3, r1
 8001f4a:	4640      	mov	r0, r8
 8001f4c:	4649      	mov	r1, r9
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	014b      	lsls	r3, r1, #5
 8001f58:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f5c:	0142      	lsls	r2, r0, #5
 8001f5e:	4610      	mov	r0, r2
 8001f60:	4619      	mov	r1, r3
 8001f62:	ebb0 0008 	subs.w	r0, r0, r8
 8001f66:	eb61 0109 	sbc.w	r1, r1, r9
 8001f6a:	f04f 0200 	mov.w	r2, #0
 8001f6e:	f04f 0300 	mov.w	r3, #0
 8001f72:	018b      	lsls	r3, r1, #6
 8001f74:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f78:	0182      	lsls	r2, r0, #6
 8001f7a:	1a12      	subs	r2, r2, r0
 8001f7c:	eb63 0301 	sbc.w	r3, r3, r1
 8001f80:	f04f 0000 	mov.w	r0, #0
 8001f84:	f04f 0100 	mov.w	r1, #0
 8001f88:	00d9      	lsls	r1, r3, #3
 8001f8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f8e:	00d0      	lsls	r0, r2, #3
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	eb12 0208 	adds.w	r2, r2, r8
 8001f98:	eb43 0309 	adc.w	r3, r3, r9
 8001f9c:	f04f 0000 	mov.w	r0, #0
 8001fa0:	f04f 0100 	mov.w	r1, #0
 8001fa4:	0259      	lsls	r1, r3, #9
 8001fa6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001faa:	0250      	lsls	r0, r2, #9
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	f7fe f958 	bl	8000270 <__aeabi_uldivmod>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	e04a      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fca:	4b31      	ldr	r3, [pc, #196]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	099b      	lsrs	r3, r3, #6
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001fda:	f04f 0100 	mov.w	r1, #0
 8001fde:	ea02 0400 	and.w	r4, r2, r0
 8001fe2:	ea03 0501 	and.w	r5, r3, r1
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	4629      	mov	r1, r5
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	014b      	lsls	r3, r1, #5
 8001ff4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001ff8:	0142      	lsls	r2, r0, #5
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	1b00      	subs	r0, r0, r4
 8002000:	eb61 0105 	sbc.w	r1, r1, r5
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	018b      	lsls	r3, r1, #6
 800200e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002012:	0182      	lsls	r2, r0, #6
 8002014:	1a12      	subs	r2, r2, r0
 8002016:	eb63 0301 	sbc.w	r3, r3, r1
 800201a:	f04f 0000 	mov.w	r0, #0
 800201e:	f04f 0100 	mov.w	r1, #0
 8002022:	00d9      	lsls	r1, r3, #3
 8002024:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002028:	00d0      	lsls	r0, r2, #3
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	1912      	adds	r2, r2, r4
 8002030:	eb45 0303 	adc.w	r3, r5, r3
 8002034:	f04f 0000 	mov.w	r0, #0
 8002038:	f04f 0100 	mov.w	r1, #0
 800203c:	0299      	lsls	r1, r3, #10
 800203e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002042:	0290      	lsls	r0, r2, #10
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	461a      	mov	r2, r3
 8002050:	f04f 0300 	mov.w	r3, #0
 8002054:	f7fe f90c 	bl	8000270 <__aeabi_uldivmod>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4613      	mov	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002060:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	0c1b      	lsrs	r3, r3, #16
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	3301      	adds	r3, #1
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	fbb2 f3f3 	udiv	r3, r2, r3
 8002078:	60bb      	str	r3, [r7, #8]
      break;
 800207a:	e002      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800207e:	60bb      	str	r3, [r7, #8]
      break;
 8002080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002082:	68bb      	ldr	r3, [r7, #8]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800
 8002094:	00f42400 	.word	0x00f42400
 8002098:	007a1200 	.word	0x007a1200

0800209c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a0:	4b03      	ldr	r3, [pc, #12]	; (80020b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80020a2:	681b      	ldr	r3, [r3, #0]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20000004 	.word	0x20000004

080020b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020b8:	f7ff fff0 	bl	800209c <HAL_RCC_GetHCLKFreq>
 80020bc:	4602      	mov	r2, r0
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	0a9b      	lsrs	r3, r3, #10
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	4903      	ldr	r1, [pc, #12]	; (80020d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ca:	5ccb      	ldrb	r3, [r1, r3]
 80020cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	08008c68 	.word	0x08008c68

080020dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	220f      	movs	r2, #15
 80020ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80020ec:	4b12      	ldr	r3, [pc, #72]	; (8002138 <HAL_RCC_GetClockConfig+0x5c>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 0203 	and.w	r2, r3, #3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <HAL_RCC_GetClockConfig+0x5c>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <HAL_RCC_GetClockConfig+0x5c>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <HAL_RCC_GetClockConfig+0x5c>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	08db      	lsrs	r3, r3, #3
 8002116:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800211e:	4b07      	ldr	r3, [pc, #28]	; (800213c <HAL_RCC_GetClockConfig+0x60>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0207 	and.w	r2, r3, #7
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	601a      	str	r2, [r3, #0]
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40023800 	.word	0x40023800
 800213c:	40023c00 	.word	0x40023c00

08002140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e041      	b.n	80021d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d106      	bne.n	800216c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f839 	bl	80021de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2202      	movs	r2, #2
 8002170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3304      	adds	r3, #4
 800217c:	4619      	mov	r1, r3
 800217e:	4610      	mov	r0, r2
 8002180:	f000 f9d8 	bl	8002534 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b01      	cmp	r3, #1
 8002206:	d001      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e04e      	b.n	80022aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2202      	movs	r2, #2
 8002210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f042 0201 	orr.w	r2, r2, #1
 8002222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a23      	ldr	r2, [pc, #140]	; (80022b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d022      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002236:	d01d      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a1f      	ldr	r2, [pc, #124]	; (80022bc <HAL_TIM_Base_Start_IT+0xc8>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d018      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a1e      	ldr	r2, [pc, #120]	; (80022c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d013      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a1c      	ldr	r2, [pc, #112]	; (80022c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d00e      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a1b      	ldr	r2, [pc, #108]	; (80022c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d009      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a19      	ldr	r2, [pc, #100]	; (80022cc <HAL_TIM_Base_Start_IT+0xd8>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d004      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x80>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a18      	ldr	r2, [pc, #96]	; (80022d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d111      	bne.n	8002298 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b06      	cmp	r3, #6
 8002284:	d010      	beq.n	80022a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 0201 	orr.w	r2, r2, #1
 8002294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002296:	e007      	b.n	80022a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 0201 	orr.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40010000 	.word	0x40010000
 80022bc:	40000400 	.word	0x40000400
 80022c0:	40000800 	.word	0x40000800
 80022c4:	40000c00 	.word	0x40000c00
 80022c8:	40010400 	.word	0x40010400
 80022cc:	40014000 	.word	0x40014000
 80022d0:	40001800 	.word	0x40001800

080022d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d122      	bne.n	8002330 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d11b      	bne.n	8002330 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0202 	mvn.w	r2, #2
 8002300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f8ee 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 800231c:	e005      	b.n	800232a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f8e0 	bl	80024e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f8f1 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b04      	cmp	r3, #4
 800233c:	d122      	bne.n	8002384 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b04      	cmp	r3, #4
 800234a:	d11b      	bne.n	8002384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f06f 0204 	mvn.w	r2, #4
 8002354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2202      	movs	r2, #2
 800235a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f8c4 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 8002370:	e005      	b.n	800237e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 f8b6 	bl	80024e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 f8c7 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b08      	cmp	r3, #8
 8002390:	d122      	bne.n	80023d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f003 0308 	and.w	r3, r3, #8
 800239c:	2b08      	cmp	r3, #8
 800239e:	d11b      	bne.n	80023d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f06f 0208 	mvn.w	r2, #8
 80023a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2204      	movs	r2, #4
 80023ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f89a 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 80023c4:	e005      	b.n	80023d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f88c 	bl	80024e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f89d 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	f003 0310 	and.w	r3, r3, #16
 80023e2:	2b10      	cmp	r3, #16
 80023e4:	d122      	bne.n	800242c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f003 0310 	and.w	r3, r3, #16
 80023f0:	2b10      	cmp	r3, #16
 80023f2:	d11b      	bne.n	800242c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f06f 0210 	mvn.w	r2, #16
 80023fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2208      	movs	r2, #8
 8002402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 f870 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 8002418:	e005      	b.n	8002426 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f862 	bl	80024e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f873 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b01      	cmp	r3, #1
 8002438:	d10e      	bne.n	8002458 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	2b01      	cmp	r3, #1
 8002446:	d107      	bne.n	8002458 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0201 	mvn.w	r2, #1
 8002450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7fe fed8 	bl	8001208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002462:	2b80      	cmp	r3, #128	; 0x80
 8002464:	d10e      	bne.n	8002484 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002470:	2b80      	cmp	r3, #128	; 0x80
 8002472:	d107      	bne.n	8002484 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800247c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f902 	bl	8002688 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248e:	2b40      	cmp	r3, #64	; 0x40
 8002490:	d10e      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249c:	2b40      	cmp	r3, #64	; 0x40
 800249e:	d107      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f838 	bl	8002520 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b20      	cmp	r3, #32
 80024bc:	d10e      	bne.n	80024dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 0320 	and.w	r3, r3, #32
 80024c8:	2b20      	cmp	r3, #32
 80024ca:	d107      	bne.n	80024dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0220 	mvn.w	r2, #32
 80024d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 f8cc 	bl	8002674 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a40      	ldr	r2, [pc, #256]	; (8002648 <TIM_Base_SetConfig+0x114>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d013      	beq.n	8002574 <TIM_Base_SetConfig+0x40>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002552:	d00f      	beq.n	8002574 <TIM_Base_SetConfig+0x40>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a3d      	ldr	r2, [pc, #244]	; (800264c <TIM_Base_SetConfig+0x118>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d00b      	beq.n	8002574 <TIM_Base_SetConfig+0x40>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a3c      	ldr	r2, [pc, #240]	; (8002650 <TIM_Base_SetConfig+0x11c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d007      	beq.n	8002574 <TIM_Base_SetConfig+0x40>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a3b      	ldr	r2, [pc, #236]	; (8002654 <TIM_Base_SetConfig+0x120>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d003      	beq.n	8002574 <TIM_Base_SetConfig+0x40>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a3a      	ldr	r2, [pc, #232]	; (8002658 <TIM_Base_SetConfig+0x124>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d108      	bne.n	8002586 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800257a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a2f      	ldr	r2, [pc, #188]	; (8002648 <TIM_Base_SetConfig+0x114>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d02b      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002594:	d027      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a2c      	ldr	r2, [pc, #176]	; (800264c <TIM_Base_SetConfig+0x118>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d023      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a2b      	ldr	r2, [pc, #172]	; (8002650 <TIM_Base_SetConfig+0x11c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d01f      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a2a      	ldr	r2, [pc, #168]	; (8002654 <TIM_Base_SetConfig+0x120>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01b      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a29      	ldr	r2, [pc, #164]	; (8002658 <TIM_Base_SetConfig+0x124>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d017      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a28      	ldr	r2, [pc, #160]	; (800265c <TIM_Base_SetConfig+0x128>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a27      	ldr	r2, [pc, #156]	; (8002660 <TIM_Base_SetConfig+0x12c>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00f      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a26      	ldr	r2, [pc, #152]	; (8002664 <TIM_Base_SetConfig+0x130>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d00b      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a25      	ldr	r2, [pc, #148]	; (8002668 <TIM_Base_SetConfig+0x134>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d007      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a24      	ldr	r2, [pc, #144]	; (800266c <TIM_Base_SetConfig+0x138>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d003      	beq.n	80025e6 <TIM_Base_SetConfig+0xb2>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a23      	ldr	r2, [pc, #140]	; (8002670 <TIM_Base_SetConfig+0x13c>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d108      	bne.n	80025f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	4313      	orrs	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a0a      	ldr	r2, [pc, #40]	; (8002648 <TIM_Base_SetConfig+0x114>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d003      	beq.n	800262c <TIM_Base_SetConfig+0xf8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a0c      	ldr	r2, [pc, #48]	; (8002658 <TIM_Base_SetConfig+0x124>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d103      	bne.n	8002634 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	691a      	ldr	r2, [r3, #16]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	615a      	str	r2, [r3, #20]
}
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40010000 	.word	0x40010000
 800264c:	40000400 	.word	0x40000400
 8002650:	40000800 	.word	0x40000800
 8002654:	40000c00 	.word	0x40000c00
 8002658:	40010400 	.word	0x40010400
 800265c:	40014000 	.word	0x40014000
 8002660:	40014400 	.word	0x40014400
 8002664:	40014800 	.word	0x40014800
 8002668:	40001800 	.word	0x40001800
 800266c:	40001c00 	.word	0x40001c00
 8002670:	40002000 	.word	0x40002000

08002674 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <SysTick_Handler+0x1c>)
 80026a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80026a4:	f002 f8b0 	bl	8004808 <xTaskGetSchedulerState>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d001      	beq.n	80026b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80026ae:	f002 ffbb 	bl	8005628 <xPortSysTickHandler>
  }
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	e000e010 	.word	0xe000e010

080026bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4a07      	ldr	r2, [pc, #28]	; (80026e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80026cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	4a06      	ldr	r2, [pc, #24]	; (80026ec <vApplicationGetIdleTaskMemory+0x30>)
 80026d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2280      	movs	r2, #128	; 0x80
 80026d8:	601a      	str	r2, [r3, #0]
}
 80026da:	bf00      	nop
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	200000a0 	.word	0x200000a0
 80026ec:	200000fc 	.word	0x200000fc

080026f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4a07      	ldr	r2, [pc, #28]	; (800271c <vApplicationGetTimerTaskMemory+0x2c>)
 8002700:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	4a06      	ldr	r2, [pc, #24]	; (8002720 <vApplicationGetTimerTaskMemory+0x30>)
 8002706:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270e:	601a      	str	r2, [r3, #0]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	200002fc 	.word	0x200002fc
 8002720:	20000358 	.word	0x20000358

08002724 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f103 0208 	add.w	r2, r3, #8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f04f 32ff 	mov.w	r2, #4294967295
 800273c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f103 0208 	add.w	r2, r3, #8
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f103 0208 	add.w	r2, r3, #8
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800277e:	b480      	push	{r7}
 8002780:	b085      	sub	sp, #20
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	1c5a      	adds	r2, r3, #1
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	601a      	str	r2, [r3, #0]
}
 80027ba:	bf00      	nop
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027c6:	b480      	push	{r7}
 80027c8:	b085      	sub	sp, #20
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027dc:	d103      	bne.n	80027e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	e00c      	b.n	8002800 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3308      	adds	r3, #8
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	e002      	b.n	80027f4 <vListInsert+0x2e>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d2f6      	bcs.n	80027ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	1c5a      	adds	r2, r3, #1
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	601a      	str	r2, [r3, #0]
}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6892      	ldr	r2, [r2, #8]
 800284e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6852      	ldr	r2, [r2, #4]
 8002858:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	d103      	bne.n	800286c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	1e5a      	subs	r2, r3, #1
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10a      	bne.n	80028b6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80028a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a4:	f383 8811 	msr	BASEPRI, r3
 80028a8:	f3bf 8f6f 	isb	sy
 80028ac:	f3bf 8f4f 	dsb	sy
 80028b0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80028b2:	bf00      	nop
 80028b4:	e7fe      	b.n	80028b4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80028b6:	f002 fe25 	bl	8005504 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c2:	68f9      	ldr	r1, [r7, #12]
 80028c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	441a      	add	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028e6:	3b01      	subs	r3, #1
 80028e8:	68f9      	ldr	r1, [r7, #12]
 80028ea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80028ec:	fb01 f303 	mul.w	r3, r1, r3
 80028f0:	441a      	add	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	22ff      	movs	r2, #255	; 0xff
 80028fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	22ff      	movs	r2, #255	; 0xff
 8002902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d114      	bne.n	8002936 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d01a      	beq.n	800294a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	3310      	adds	r3, #16
 8002918:	4618      	mov	r0, r3
 800291a:	f001 fd7b 	bl	8004414 <xTaskRemoveFromEventList>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d012      	beq.n	800294a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <xQueueGenericReset+0xcc>)
 8002926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	f3bf 8f6f 	isb	sy
 8002934:	e009      	b.n	800294a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	3310      	adds	r3, #16
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fef2 	bl	8002724 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	3324      	adds	r3, #36	; 0x24
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff feed 	bl	8002724 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800294a:	f002 fe0b 	bl	8005564 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800294e:	2301      	movs	r3, #1
}
 8002950:	4618      	mov	r0, r3
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	e000ed04 	.word	0xe000ed04

0800295c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08e      	sub	sp, #56	; 0x38
 8002960:	af02      	add	r7, sp, #8
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
 8002968:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10a      	bne.n	8002986 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002974:	f383 8811 	msr	BASEPRI, r3
 8002978:	f3bf 8f6f 	isb	sy
 800297c:	f3bf 8f4f 	dsb	sy
 8002980:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002982:	bf00      	nop
 8002984:	e7fe      	b.n	8002984 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10a      	bne.n	80029a2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800298c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002990:	f383 8811 	msr	BASEPRI, r3
 8002994:	f3bf 8f6f 	isb	sy
 8002998:	f3bf 8f4f 	dsb	sy
 800299c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800299e:	bf00      	nop
 80029a0:	e7fe      	b.n	80029a0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <xQueueGenericCreateStatic+0x52>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <xQueueGenericCreateStatic+0x56>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <xQueueGenericCreateStatic+0x58>
 80029b2:	2300      	movs	r3, #0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10a      	bne.n	80029ce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80029b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029bc:	f383 8811 	msr	BASEPRI, r3
 80029c0:	f3bf 8f6f 	isb	sy
 80029c4:	f3bf 8f4f 	dsb	sy
 80029c8:	623b      	str	r3, [r7, #32]
}
 80029ca:	bf00      	nop
 80029cc:	e7fe      	b.n	80029cc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <xQueueGenericCreateStatic+0x7e>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <xQueueGenericCreateStatic+0x82>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <xQueueGenericCreateStatic+0x84>
 80029de:	2300      	movs	r3, #0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10a      	bne.n	80029fa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80029e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e8:	f383 8811 	msr	BASEPRI, r3
 80029ec:	f3bf 8f6f 	isb	sy
 80029f0:	f3bf 8f4f 	dsb	sy
 80029f4:	61fb      	str	r3, [r7, #28]
}
 80029f6:	bf00      	nop
 80029f8:	e7fe      	b.n	80029f8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80029fa:	2350      	movs	r3, #80	; 0x50
 80029fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b50      	cmp	r3, #80	; 0x50
 8002a02:	d00a      	beq.n	8002a1a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a08:	f383 8811 	msr	BASEPRI, r3
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	61bb      	str	r3, [r7, #24]
}
 8002a16:	bf00      	nop
 8002a18:	e7fe      	b.n	8002a18 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a1a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00d      	beq.n	8002a42 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a2e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	4613      	mov	r3, r2
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	68b9      	ldr	r1, [r7, #8]
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f83f 	bl	8002ac0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3730      	adds	r7, #48	; 0x30
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	4613      	mov	r3, r2
 8002a58:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10a      	bne.n	8002a76 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	613b      	str	r3, [r7, #16]
}
 8002a72:	bf00      	nop
 8002a74:	e7fe      	b.n	8002a74 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	fb02 f303 	mul.w	r3, r2, r3
 8002a7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	3350      	adds	r3, #80	; 0x50
 8002a84:	4618      	mov	r0, r3
 8002a86:	f002 febf 	bl	8005808 <pvPortMalloc>
 8002a8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d011      	beq.n	8002ab6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	3350      	adds	r3, #80	; 0x50
 8002a9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002aa4:	79fa      	ldrb	r2, [r7, #7]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	68b9      	ldr	r1, [r7, #8]
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 f805 	bl	8002ac0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ab6:	69bb      	ldr	r3, [r7, #24]
	}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3720      	adds	r7, #32
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
 8002acc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d103      	bne.n	8002adc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	e002      	b.n	8002ae2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002aee:	2101      	movs	r1, #1
 8002af0:	69b8      	ldr	r0, [r7, #24]
 8002af2:	f7ff fecb 	bl	800288c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8002afe:	78fb      	ldrb	r3, [r7, #3]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	68f9      	ldr	r1, [r7, #12]
 8002b04:	2073      	movs	r0, #115	; 0x73
 8002b06:	f003 ffb5 	bl	8006a74 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b082      	sub	sp, #8
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00e      	beq.n	8002b3e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002b32:	2300      	movs	r3, #0
 8002b34:	2200      	movs	r2, #0
 8002b36:	2100      	movs	r1, #0
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f84f 	bl	8002bdc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002b3e:	bf00      	nop
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b086      	sub	sp, #24
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002b50:	2301      	movs	r3, #1
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	2300      	movs	r3, #0
 8002b56:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	6939      	ldr	r1, [r7, #16]
 8002b5e:	6978      	ldr	r0, [r7, #20]
 8002b60:	f7ff ff74 	bl	8002a4c <xQueueGenericCreate>
 8002b64:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f7ff ffd3 	bl	8002b12 <prvInitialiseMutex>

		return xNewQueue;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
	}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10a      	bne.n	8002b9c <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8002b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8a:	f383 8811 	msr	BASEPRI, r3
 8002b8e:	f3bf 8f6f 	isb	sy
 8002b92:	f3bf 8f4f 	dsb	sy
 8002b96:	613b      	str	r3, [r7, #16]
}
 8002b98:	bf00      	nop
 8002b9a:	e7fe      	b.n	8002b9a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d90a      	bls.n	8002bba <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8002ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	60fb      	str	r3, [r7, #12]
}
 8002bb6:	bf00      	nop
 8002bb8:	e7fe      	b.n	8002bb8 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002bba:	2202      	movs	r2, #2
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ff44 	bl	8002a4c <xQueueGenericCreate>
 8002bc4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002bd2:	697b      	ldr	r3, [r7, #20]
	}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b090      	sub	sp, #64	; 0x40
 8002be0:	af02      	add	r7, sp, #8
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002bea:	2300      	movs	r3, #0
 8002bec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10a      	bne.n	8002c0e <xQueueGenericSend+0x32>
	__asm volatile
 8002bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bfc:	f383 8811 	msr	BASEPRI, r3
 8002c00:	f3bf 8f6f 	isb	sy
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c0a:	bf00      	nop
 8002c0c:	e7fe      	b.n	8002c0c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d103      	bne.n	8002c1c <xQueueGenericSend+0x40>
 8002c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <xQueueGenericSend+0x44>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <xQueueGenericSend+0x46>
 8002c20:	2300      	movs	r3, #0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10a      	bne.n	8002c3c <xQueueGenericSend+0x60>
	__asm volatile
 8002c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c2a:	f383 8811 	msr	BASEPRI, r3
 8002c2e:	f3bf 8f6f 	isb	sy
 8002c32:	f3bf 8f4f 	dsb	sy
 8002c36:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c38:	bf00      	nop
 8002c3a:	e7fe      	b.n	8002c3a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d103      	bne.n	8002c4a <xQueueGenericSend+0x6e>
 8002c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <xQueueGenericSend+0x72>
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e000      	b.n	8002c50 <xQueueGenericSend+0x74>
 8002c4e:	2300      	movs	r3, #0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10a      	bne.n	8002c6a <xQueueGenericSend+0x8e>
	__asm volatile
 8002c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c58:	f383 8811 	msr	BASEPRI, r3
 8002c5c:	f3bf 8f6f 	isb	sy
 8002c60:	f3bf 8f4f 	dsb	sy
 8002c64:	623b      	str	r3, [r7, #32]
}
 8002c66:	bf00      	nop
 8002c68:	e7fe      	b.n	8002c68 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c6a:	f001 fdcd 	bl	8004808 <xTaskGetSchedulerState>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d102      	bne.n	8002c7a <xQueueGenericSend+0x9e>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <xQueueGenericSend+0xa2>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <xQueueGenericSend+0xa4>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10a      	bne.n	8002c9a <xQueueGenericSend+0xbe>
	__asm volatile
 8002c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c88:	f383 8811 	msr	BASEPRI, r3
 8002c8c:	f3bf 8f6f 	isb	sy
 8002c90:	f3bf 8f4f 	dsb	sy
 8002c94:	61fb      	str	r3, [r7, #28]
}
 8002c96:	bf00      	nop
 8002c98:	e7fe      	b.n	8002c98 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c9a:	f002 fc33 	bl	8005504 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d302      	bcc.n	8002cb0 <xQueueGenericSend+0xd4>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d136      	bne.n	8002d1e <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f004 fc74 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8002cb8:	68ba      	ldr	r2, [r7, #8]
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	205a      	movs	r0, #90	; 0x5a
 8002cc6:	f003 ff4b 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	68b9      	ldr	r1, [r7, #8]
 8002cce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cd0:	f000 fc5e 	bl	8003590 <prvCopyDataToQueue>
 8002cd4:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d010      	beq.n	8002d00 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce0:	3324      	adds	r3, #36	; 0x24
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f001 fb96 	bl	8004414 <xTaskRemoveFromEventList>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d013      	beq.n	8002d16 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002cee:	4b4d      	ldr	r3, [pc, #308]	; (8002e24 <xQueueGenericSend+0x248>)
 8002cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	f3bf 8f6f 	isb	sy
 8002cfe:	e00a      	b.n	8002d16 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d007      	beq.n	8002d16 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d06:	4b47      	ldr	r3, [pc, #284]	; (8002e24 <xQueueGenericSend+0x248>)
 8002d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	f3bf 8f4f 	dsb	sy
 8002d12:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d16:	f002 fc25 	bl	8005564 <vPortExitCritical>
				return pdPASS;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e07d      	b.n	8002e1a <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d110      	bne.n	8002d46 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d24:	f002 fc1e 	bl	8005564 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8002d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f004 fc38 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4601      	mov	r1, r0
 8002d3c:	205a      	movs	r0, #90	; 0x5a
 8002d3e:	f003 ff0f 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e069      	b.n	8002e1a <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d106      	bne.n	8002d5a <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d4c:	f107 0314 	add.w	r3, r7, #20
 8002d50:	4618      	mov	r0, r3
 8002d52:	f001 fbc7 	bl	80044e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d56:	2301      	movs	r3, #1
 8002d58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d5a:	f002 fc03 	bl	8005564 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d5e:	f001 f90b 	bl	8003f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d62:	f002 fbcf 	bl	8005504 <vPortEnterCritical>
 8002d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d6c:	b25b      	sxtb	r3, r3
 8002d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d72:	d103      	bne.n	8002d7c <xQueueGenericSend+0x1a0>
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d82:	b25b      	sxtb	r3, r3
 8002d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d88:	d103      	bne.n	8002d92 <xQueueGenericSend+0x1b6>
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d92:	f002 fbe7 	bl	8005564 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d96:	1d3a      	adds	r2, r7, #4
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f001 fbb6 	bl	8004510 <xTaskCheckForTimeOut>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d124      	bne.n	8002df4 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002daa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dac:	f000 fce8 	bl	8003780 <prvIsQueueFull>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d018      	beq.n	8002de8 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db8:	3310      	adds	r3, #16
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f001 fad6 	bl	8004370 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002dc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dc6:	f000 fc73 	bl	80036b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002dca:	f001 f8e3 	bl	8003f94 <xTaskResumeAll>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f47f af62 	bne.w	8002c9a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002dd6:	4b13      	ldr	r3, [pc, #76]	; (8002e24 <xQueueGenericSend+0x248>)
 8002dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	e758      	b.n	8002c9a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dea:	f000 fc61 	bl	80036b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002dee:	f001 f8d1 	bl	8003f94 <xTaskResumeAll>
 8002df2:	e752      	b.n	8002c9a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002df4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df6:	f000 fc5b 	bl	80036b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dfa:	f001 f8cb 	bl	8003f94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	4618      	mov	r0, r3
 8002e02:	f004 fbcd 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	4601      	mov	r1, r0
 8002e12:	205a      	movs	r0, #90	; 0x5a
 8002e14:	f003 fea4 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8002e18:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3738      	adds	r7, #56	; 0x38
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	e000ed04 	.word	0xe000ed04

08002e28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b090      	sub	sp, #64	; 0x40
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10a      	bne.n	8002e56 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e44:	f383 8811 	msr	BASEPRI, r3
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e52:	bf00      	nop
 8002e54:	e7fe      	b.n	8002e54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d103      	bne.n	8002e64 <xQueueGenericSendFromISR+0x3c>
 8002e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <xQueueGenericSendFromISR+0x40>
 8002e64:	2301      	movs	r3, #1
 8002e66:	e000      	b.n	8002e6a <xQueueGenericSendFromISR+0x42>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10a      	bne.n	8002e84 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e72:	f383 8811 	msr	BASEPRI, r3
 8002e76:	f3bf 8f6f 	isb	sy
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e80:	bf00      	nop
 8002e82:	e7fe      	b.n	8002e82 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d103      	bne.n	8002e92 <xQueueGenericSendFromISR+0x6a>
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d101      	bne.n	8002e96 <xQueueGenericSendFromISR+0x6e>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <xQueueGenericSendFromISR+0x70>
 8002e96:	2300      	movs	r3, #0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10a      	bne.n	8002eb2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea0:	f383 8811 	msr	BASEPRI, r3
 8002ea4:	f3bf 8f6f 	isb	sy
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	623b      	str	r3, [r7, #32]
}
 8002eae:	bf00      	nop
 8002eb0:	e7fe      	b.n	8002eb0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002eb2:	f002 fc11 	bl	80056d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002eb6:	f3ef 8211 	mrs	r2, BASEPRI
 8002eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	61fa      	str	r2, [r7, #28]
 8002ecc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002ece:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ed0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d302      	bcc.n	8002ee4 <xQueueGenericSendFromISR+0xbc>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d139      	bne.n	8002f58 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef2:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f004 fb52 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8002efc:	4601      	mov	r1, r0
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	461a      	mov	r2, r3
 8002f02:	2060      	movs	r0, #96	; 0x60
 8002f04:	f003 fd5c 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	68b9      	ldr	r1, [r7, #8]
 8002f0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f0e:	f000 fb3f 	bl	8003590 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f12:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1a:	d112      	bne.n	8002f42 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d016      	beq.n	8002f52 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f26:	3324      	adds	r3, #36	; 0x24
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f001 fa73 	bl	8004414 <xTaskRemoveFromEventList>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00e      	beq.n	8002f52 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00b      	beq.n	8002f52 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	e007      	b.n	8002f52 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f46:	3301      	adds	r3, #1
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	b25a      	sxtb	r2, r3
 8002f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f52:	2301      	movs	r3, #1
 8002f54:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f56:	e00b      	b.n	8002f70 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f004 fb20 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8002f60:	4601      	mov	r1, r0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	461a      	mov	r2, r3
 8002f66:	2060      	movs	r0, #96	; 0x60
 8002f68:	f003 fd2a 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f72:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f7a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3740      	adds	r7, #64	; 0x40
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b08e      	sub	sp, #56	; 0x38
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
 8002f8e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9e:	f383 8811 	msr	BASEPRI, r3
 8002fa2:	f3bf 8f6f 	isb	sy
 8002fa6:	f3bf 8f4f 	dsb	sy
 8002faa:	623b      	str	r3, [r7, #32]
}
 8002fac:	bf00      	nop
 8002fae:	e7fe      	b.n	8002fae <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <xQueueGiveFromISR+0x48>
	__asm volatile
 8002fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	61fb      	str	r3, [r7, #28]
}
 8002fca:	bf00      	nop
 8002fcc:	e7fe      	b.n	8002fcc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d103      	bne.n	8002fde <xQueueGiveFromISR+0x58>
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <xQueueGiveFromISR+0x5c>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <xQueueGiveFromISR+0x5e>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10a      	bne.n	8002ffe <xQueueGiveFromISR+0x78>
	__asm volatile
 8002fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fec:	f383 8811 	msr	BASEPRI, r3
 8002ff0:	f3bf 8f6f 	isb	sy
 8002ff4:	f3bf 8f4f 	dsb	sy
 8002ff8:	61bb      	str	r3, [r7, #24]
}
 8002ffa:	bf00      	nop
 8002ffc:	e7fe      	b.n	8002ffc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ffe:	f002 fb6b 	bl	80056d8 <vPortValidateInterruptPriority>
	__asm volatile
 8003002:	f3ef 8211 	mrs	r2, BASEPRI
 8003006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800300a:	f383 8811 	msr	BASEPRI, r3
 800300e:	f3bf 8f6f 	isb	sy
 8003012:	f3bf 8f4f 	dsb	sy
 8003016:	617a      	str	r2, [r7, #20]
 8003018:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800301a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800301c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800301e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003022:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003028:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800302a:	429a      	cmp	r2, r3
 800302c:	d235      	bcs.n	800309a <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800302e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003030:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003034:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	4618      	mov	r0, r3
 800303c:	f004 fab0 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003040:	4601      	mov	r1, r0
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	2060      	movs	r0, #96	; 0x60
 8003048:	f003 fcba 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800304c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003052:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003054:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305c:	d112      	bne.n	8003084 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800305e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	2b00      	cmp	r3, #0
 8003064:	d016      	beq.n	8003094 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	3324      	adds	r3, #36	; 0x24
 800306a:	4618      	mov	r0, r3
 800306c:	f001 f9d2 	bl	8004414 <xTaskRemoveFromEventList>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00e      	beq.n	8003094 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00b      	beq.n	8003094 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	e007      	b.n	8003094 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003088:	3301      	adds	r3, #1
 800308a:	b2db      	uxtb	r3, r3
 800308c:	b25a      	sxtb	r2, r3
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003094:	2301      	movs	r3, #1
 8003096:	637b      	str	r3, [r7, #52]	; 0x34
 8003098:	e00b      	b.n	80030b2 <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800309a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309c:	4618      	mov	r0, r3
 800309e:	f004 fa7f 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80030a2:	4601      	mov	r1, r0
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	461a      	mov	r2, r3
 80030a8:	2060      	movs	r0, #96	; 0x60
 80030aa:	f003 fc89 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	637b      	str	r3, [r7, #52]	; 0x34
 80030b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f383 8811 	msr	BASEPRI, r3
}
 80030bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3738      	adds	r7, #56	; 0x38
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80030c8:	b590      	push	{r4, r7, lr}
 80030ca:	b08f      	sub	sp, #60	; 0x3c
 80030cc:	af02      	add	r7, sp, #8
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80030dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <xQueueReceive+0x30>
	__asm volatile
 80030e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e6:	f383 8811 	msr	BASEPRI, r3
 80030ea:	f3bf 8f6f 	isb	sy
 80030ee:	f3bf 8f4f 	dsb	sy
 80030f2:	623b      	str	r3, [r7, #32]
}
 80030f4:	bf00      	nop
 80030f6:	e7fe      	b.n	80030f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d103      	bne.n	8003106 <xQueueReceive+0x3e>
 80030fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <xQueueReceive+0x42>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <xQueueReceive+0x44>
 800310a:	2300      	movs	r3, #0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10a      	bne.n	8003126 <xQueueReceive+0x5e>
	__asm volatile
 8003110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003114:	f383 8811 	msr	BASEPRI, r3
 8003118:	f3bf 8f6f 	isb	sy
 800311c:	f3bf 8f4f 	dsb	sy
 8003120:	61fb      	str	r3, [r7, #28]
}
 8003122:	bf00      	nop
 8003124:	e7fe      	b.n	8003124 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003126:	f001 fb6f 	bl	8004808 <xTaskGetSchedulerState>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d102      	bne.n	8003136 <xQueueReceive+0x6e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <xQueueReceive+0x72>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <xQueueReceive+0x74>
 800313a:	2300      	movs	r3, #0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10a      	bne.n	8003156 <xQueueReceive+0x8e>
	__asm volatile
 8003140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	61bb      	str	r3, [r7, #24]
}
 8003152:	bf00      	nop
 8003154:	e7fe      	b.n	8003154 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003156:	f002 f9d5 	bl	8005504 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800315a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003162:	2b00      	cmp	r3, #0
 8003164:	d02f      	beq.n	80031c6 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800316a:	f000 fa7b 	bl	8003664 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800316e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003170:	4618      	mov	r0, r3
 8003172:	f004 fa15 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003176:	4604      	mov	r4, r0
 8003178:	2000      	movs	r0, #0
 800317a:	f004 fa11 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 800317e:	4602      	mov	r2, r0
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2101      	movs	r1, #1
 8003184:	9100      	str	r1, [sp, #0]
 8003186:	4621      	mov	r1, r4
 8003188:	205c      	movs	r0, #92	; 0x5c
 800318a:	f003 fce9 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	1e5a      	subs	r2, r3, #1
 8003192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003194:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00f      	beq.n	80031be <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800319e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a0:	3310      	adds	r3, #16
 80031a2:	4618      	mov	r0, r3
 80031a4:	f001 f936 	bl	8004414 <xTaskRemoveFromEventList>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031ae:	4b4d      	ldr	r3, [pc, #308]	; (80032e4 <xQueueReceive+0x21c>)
 80031b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031be:	f002 f9d1 	bl	8005564 <vPortExitCritical>
				return pdPASS;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e08a      	b.n	80032dc <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d113      	bne.n	80031f4 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031cc:	f002 f9ca 	bl	8005564 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	4618      	mov	r0, r3
 80031d4:	f004 f9e4 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80031d8:	4604      	mov	r4, r0
 80031da:	2000      	movs	r0, #0
 80031dc:	f004 f9e0 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80031e0:	4602      	mov	r2, r0
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2101      	movs	r1, #1
 80031e6:	9100      	str	r1, [sp, #0]
 80031e8:	4621      	mov	r1, r4
 80031ea:	205c      	movs	r0, #92	; 0x5c
 80031ec:	f003 fcb8 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80031f0:	2300      	movs	r3, #0
 80031f2:	e073      	b.n	80032dc <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031fa:	f107 0310 	add.w	r3, r7, #16
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 f970 	bl	80044e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003208:	f002 f9ac 	bl	8005564 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800320c:	f000 feb4 	bl	8003f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003210:	f002 f978 	bl	8005504 <vPortEnterCritical>
 8003214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003216:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800321a:	b25b      	sxtb	r3, r3
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003220:	d103      	bne.n	800322a <xQueueReceive+0x162>
 8003222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003230:	b25b      	sxtb	r3, r3
 8003232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003236:	d103      	bne.n	8003240 <xQueueReceive+0x178>
 8003238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003240:	f002 f990 	bl	8005564 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003244:	1d3a      	adds	r2, r7, #4
 8003246:	f107 0310 	add.w	r3, r7, #16
 800324a:	4611      	mov	r1, r2
 800324c:	4618      	mov	r0, r3
 800324e:	f001 f95f 	bl	8004510 <xTaskCheckForTimeOut>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d124      	bne.n	80032a2 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003258:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800325a:	f000 fa7b 	bl	8003754 <prvIsQueueEmpty>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d018      	beq.n	8003296 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003266:	3324      	adds	r3, #36	; 0x24
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	4611      	mov	r1, r2
 800326c:	4618      	mov	r0, r3
 800326e:	f001 f87f 	bl	8004370 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003272:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003274:	f000 fa1c 	bl	80036b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003278:	f000 fe8c 	bl	8003f94 <xTaskResumeAll>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	f47f af69 	bne.w	8003156 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003284:	4b17      	ldr	r3, [pc, #92]	; (80032e4 <xQueueReceive+0x21c>)
 8003286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	f3bf 8f4f 	dsb	sy
 8003290:	f3bf 8f6f 	isb	sy
 8003294:	e75f      	b.n	8003156 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003296:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003298:	f000 fa0a 	bl	80036b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800329c:	f000 fe7a 	bl	8003f94 <xTaskResumeAll>
 80032a0:	e759      	b.n	8003156 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80032a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032a4:	f000 fa04 	bl	80036b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032a8:	f000 fe74 	bl	8003f94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032ae:	f000 fa51 	bl	8003754 <prvIsQueueEmpty>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f43f af4e 	beq.w	8003156 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80032ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032bc:	4618      	mov	r0, r3
 80032be:	f004 f96f 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80032c2:	4604      	mov	r4, r0
 80032c4:	2000      	movs	r0, #0
 80032c6:	f004 f96b 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80032ca:	4602      	mov	r2, r0
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2101      	movs	r1, #1
 80032d0:	9100      	str	r1, [sp, #0]
 80032d2:	4621      	mov	r1, r4
 80032d4:	205c      	movs	r0, #92	; 0x5c
 80032d6:	f003 fc43 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 80032da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3734      	adds	r7, #52	; 0x34
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd90      	pop	{r4, r7, pc}
 80032e4:	e000ed04 	.word	0xe000ed04

080032e8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b091      	sub	sp, #68	; 0x44
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80032fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10a      	bne.n	800331a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003308:	f383 8811 	msr	BASEPRI, r3
 800330c:	f3bf 8f6f 	isb	sy
 8003310:	f3bf 8f4f 	dsb	sy
 8003314:	623b      	str	r3, [r7, #32]
}
 8003316:	bf00      	nop
 8003318:	e7fe      	b.n	8003318 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800331a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003326:	f383 8811 	msr	BASEPRI, r3
 800332a:	f3bf 8f6f 	isb	sy
 800332e:	f3bf 8f4f 	dsb	sy
 8003332:	61fb      	str	r3, [r7, #28]
}
 8003334:	bf00      	nop
 8003336:	e7fe      	b.n	8003336 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003338:	f001 fa66 	bl	8004808 <xTaskGetSchedulerState>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d102      	bne.n	8003348 <xQueueSemaphoreTake+0x60>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <xQueueSemaphoreTake+0x64>
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <xQueueSemaphoreTake+0x66>
 800334c:	2300      	movs	r3, #0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10a      	bne.n	8003368 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003356:	f383 8811 	msr	BASEPRI, r3
 800335a:	f3bf 8f6f 	isb	sy
 800335e:	f3bf 8f4f 	dsb	sy
 8003362:	61bb      	str	r3, [r7, #24]
}
 8003364:	bf00      	nop
 8003366:	e7fe      	b.n	8003366 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003368:	f002 f8cc 	bl	8005504 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800336c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003374:	2b00      	cmp	r3, #0
 8003376:	d034      	beq.n	80033e2 <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 8003378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337a:	4618      	mov	r0, r3
 800337c:	f004 f910 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003380:	4604      	mov	r4, r0
 8003382:	2000      	movs	r0, #0
 8003384:	f004 f90c 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003388:	4602      	mov	r2, r0
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2101      	movs	r1, #1
 800338e:	9100      	str	r1, [sp, #0]
 8003390:	4621      	mov	r1, r4
 8003392:	205c      	movs	r0, #92	; 0x5c
 8003394:	f003 fbe4 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339a:	1e5a      	subs	r2, r3, #1
 800339c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d104      	bne.n	80033b2 <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80033a8:	f001 fbb6 	bl	8004b18 <pvTaskIncrementMutexHeldCount>
 80033ac:	4602      	mov	r2, r0
 80033ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00f      	beq.n	80033da <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033bc:	3310      	adds	r3, #16
 80033be:	4618      	mov	r0, r3
 80033c0:	f001 f828 	bl	8004414 <xTaskRemoveFromEventList>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d007      	beq.n	80033da <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80033ca:	4b64      	ldr	r3, [pc, #400]	; (800355c <xQueueSemaphoreTake+0x274>)
 80033cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	f3bf 8f4f 	dsb	sy
 80033d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80033da:	f002 f8c3 	bl	8005564 <vPortExitCritical>
				return pdPASS;
 80033de:	2301      	movs	r3, #1
 80033e0:	e0b7      	b.n	8003552 <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d121      	bne.n	800342c <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80033e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 80033ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f2:	f383 8811 	msr	BASEPRI, r3
 80033f6:	f3bf 8f6f 	isb	sy
 80033fa:	f3bf 8f4f 	dsb	sy
 80033fe:	617b      	str	r3, [r7, #20]
}
 8003400:	bf00      	nop
 8003402:	e7fe      	b.n	8003402 <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003404:	f002 f8ae 	bl	8005564 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8003408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340a:	4618      	mov	r0, r3
 800340c:	f004 f8c8 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003410:	4604      	mov	r4, r0
 8003412:	2000      	movs	r0, #0
 8003414:	f004 f8c4 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003418:	4602      	mov	r2, r0
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	9100      	str	r1, [sp, #0]
 8003420:	4621      	mov	r1, r4
 8003422:	205c      	movs	r0, #92	; 0x5c
 8003424:	f003 fb9c 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8003428:	2300      	movs	r3, #0
 800342a:	e092      	b.n	8003552 <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800342c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003432:	f107 030c 	add.w	r3, r7, #12
 8003436:	4618      	mov	r0, r3
 8003438:	f001 f854 	bl	80044e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800343c:	2301      	movs	r3, #1
 800343e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003440:	f002 f890 	bl	8005564 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003444:	f000 fd98 	bl	8003f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003448:	f002 f85c 	bl	8005504 <vPortEnterCritical>
 800344c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800344e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003452:	b25b      	sxtb	r3, r3
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d103      	bne.n	8003462 <xQueueSemaphoreTake+0x17a>
 800345a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003468:	b25b      	sxtb	r3, r3
 800346a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346e:	d103      	bne.n	8003478 <xQueueSemaphoreTake+0x190>
 8003470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003478:	f002 f874 	bl	8005564 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800347c:	463a      	mov	r2, r7
 800347e:	f107 030c 	add.w	r3, r7, #12
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f001 f843 	bl	8004510 <xTaskCheckForTimeOut>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d132      	bne.n	80034f6 <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003490:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003492:	f000 f95f 	bl	8003754 <prvIsQueueEmpty>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d026      	beq.n	80034ea <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800349c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d109      	bne.n	80034b8 <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 80034a4:	f002 f82e 	bl	8005504 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f001 f9c9 	bl	8004844 <xTaskPriorityInherit>
 80034b2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80034b4:	f002 f856 	bl	8005564 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80034b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ba:	3324      	adds	r3, #36	; 0x24
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 ff55 	bl	8004370 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80034c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034c8:	f000 f8f2 	bl	80036b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80034cc:	f000 fd62 	bl	8003f94 <xTaskResumeAll>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f47f af48 	bne.w	8003368 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80034d8:	4b20      	ldr	r3, [pc, #128]	; (800355c <xQueueSemaphoreTake+0x274>)
 80034da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	f3bf 8f4f 	dsb	sy
 80034e4:	f3bf 8f6f 	isb	sy
 80034e8:	e73e      	b.n	8003368 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80034ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034ec:	f000 f8e0 	bl	80036b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034f0:	f000 fd50 	bl	8003f94 <xTaskResumeAll>
 80034f4:	e738      	b.n	8003368 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80034f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034f8:	f000 f8da 	bl	80036b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034fc:	f000 fd4a 	bl	8003f94 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003500:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003502:	f000 f927 	bl	8003754 <prvIsQueueEmpty>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	f43f af2d 	beq.w	8003368 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800350e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00d      	beq.n	8003530 <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 8003514:	f001 fff6 	bl	8005504 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003518:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800351a:	f000 f821 	bl	8003560 <prvGetDisinheritPriorityAfterTimeout>
 800351e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003526:	4618      	mov	r0, r3
 8003528:	f001 fa6c 	bl	8004a04 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800352c:	f002 f81a 	bl	8005564 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8003530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003532:	4618      	mov	r0, r3
 8003534:	f004 f834 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003538:	4604      	mov	r4, r0
 800353a:	2000      	movs	r0, #0
 800353c:	f004 f830 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003540:	4602      	mov	r2, r0
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2101      	movs	r1, #1
 8003546:	9100      	str	r1, [sp, #0]
 8003548:	4621      	mov	r1, r4
 800354a:	205c      	movs	r0, #92	; 0x5c
 800354c:	f003 fb08 	bl	8006b60 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8003550:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003552:	4618      	mov	r0, r3
 8003554:	373c      	adds	r7, #60	; 0x3c
 8003556:	46bd      	mov	sp, r7
 8003558:	bd90      	pop	{r4, r7, pc}
 800355a:	bf00      	nop
 800355c:	e000ed04 	.word	0xe000ed04

08003560 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	2b00      	cmp	r3, #0
 800356e:	d006      	beq.n	800357e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	e001      	b.n	8003582 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003582:	68fb      	ldr	r3, [r7, #12]
	}
 8003584:	4618      	mov	r0, r3
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10d      	bne.n	80035ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d14d      	bne.n	8003652 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f001 f9b0 	bl	8004920 <xTaskPriorityDisinherit>
 80035c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	e043      	b.n	8003652 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d119      	bne.n	8003604 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6858      	ldr	r0, [r3, #4]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	461a      	mov	r2, r3
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	f004 f962 	bl	80078a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e8:	441a      	add	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d32b      	bcc.n	8003652 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	e026      	b.n	8003652 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	68d8      	ldr	r0, [r3, #12]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360c:	461a      	mov	r2, r3
 800360e:	68b9      	ldr	r1, [r7, #8]
 8003610:	f004 f948 	bl	80078a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	68da      	ldr	r2, [r3, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	425b      	negs	r3, r3
 800361e:	441a      	add	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d207      	bcs.n	8003640 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	425b      	negs	r3, r3
 800363a:	441a      	add	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d105      	bne.n	8003652 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	3b01      	subs	r3, #1
 8003650:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800365a:	697b      	ldr	r3, [r7, #20]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	2b00      	cmp	r3, #0
 8003674:	d018      	beq.n	80036a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	441a      	add	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	429a      	cmp	r2, r3
 800368e:	d303      	bcc.n	8003698 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68d9      	ldr	r1, [r3, #12]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a0:	461a      	mov	r2, r3
 80036a2:	6838      	ldr	r0, [r7, #0]
 80036a4:	f004 f8fe 	bl	80078a4 <memcpy>
	}
}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80036b8:	f001 ff24 	bl	8005504 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036c4:	e011      	b.n	80036ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d012      	beq.n	80036f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3324      	adds	r3, #36	; 0x24
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fe9e 	bl	8004414 <xTaskRemoveFromEventList>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80036de:	f000 ff79 	bl	80045d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	dce9      	bgt.n	80036c6 <prvUnlockQueue+0x16>
 80036f2:	e000      	b.n	80036f6 <prvUnlockQueue+0x46>
					break;
 80036f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80036fe:	f001 ff31 	bl	8005564 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003702:	f001 feff 	bl	8005504 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800370c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800370e:	e011      	b.n	8003734 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d012      	beq.n	800373e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3310      	adds	r3, #16
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fe79 	bl	8004414 <xTaskRemoveFromEventList>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003728:	f000 ff54 	bl	80045d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800372c:	7bbb      	ldrb	r3, [r7, #14]
 800372e:	3b01      	subs	r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003734:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003738:	2b00      	cmp	r3, #0
 800373a:	dce9      	bgt.n	8003710 <prvUnlockQueue+0x60>
 800373c:	e000      	b.n	8003740 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800373e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	22ff      	movs	r2, #255	; 0xff
 8003744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003748:	f001 ff0c 	bl	8005564 <vPortExitCritical>
}
 800374c:	bf00      	nop
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800375c:	f001 fed2 	bl	8005504 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003764:	2b00      	cmp	r3, #0
 8003766:	d102      	bne.n	800376e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003768:	2301      	movs	r3, #1
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	e001      	b.n	8003772 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003772:	f001 fef7 	bl	8005564 <vPortExitCritical>

	return xReturn;
 8003776:	68fb      	ldr	r3, [r7, #12]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003788:	f001 febc 	bl	8005504 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	429a      	cmp	r2, r3
 8003796:	d102      	bne.n	800379e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003798:	2301      	movs	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	e001      	b.n	80037a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037a2:	f001 fedf 	bl	8005564 <vPortExitCritical>

	return xReturn;
 80037a6:	68fb      	ldr	r3, [r7, #12]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	e01e      	b.n	80037fe <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80037c0:	4a13      	ldr	r2, [pc, #76]	; (8003810 <vQueueAddToRegistry+0x60>)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d115      	bne.n	80037f8 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80037cc:	4910      	ldr	r1, [pc, #64]	; (8003810 <vQueueAddToRegistry+0x60>)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80037d6:	4a0e      	ldr	r2, [pc, #56]	; (8003810 <vQueueAddToRegistry+0x60>)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	4413      	add	r3, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f003 fedb 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 80037ea:	4601      	mov	r1, r0
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	2071      	movs	r0, #113	; 0x71
 80037f2:	f003 f8e5 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 80037f6:	e006      	b.n	8003806 <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3301      	adds	r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2b07      	cmp	r3, #7
 8003802:	d9dd      	bls.n	80037c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003804:	bf00      	nop
 8003806:	bf00      	nop
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	2000b41c 	.word	0x2000b41c

08003814 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003824:	f001 fe6e 	bl	8005504 <vPortEnterCritical>
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800382e:	b25b      	sxtb	r3, r3
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d103      	bne.n	800383e <vQueueWaitForMessageRestricted+0x2a>
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003844:	b25b      	sxtb	r3, r3
 8003846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384a:	d103      	bne.n	8003854 <vQueueWaitForMessageRestricted+0x40>
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003854:	f001 fe86 	bl	8005564 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	3324      	adds	r3, #36	; 0x24
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	68b9      	ldr	r1, [r7, #8]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 fda5 	bl	80043b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800386e:	6978      	ldr	r0, [r7, #20]
 8003870:	f7ff ff1e 	bl	80036b0 <prvUnlockQueue>
	}
 8003874:	bf00      	nop
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08e      	sub	sp, #56	; 0x38
 8003880:	af04      	add	r7, sp, #16
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800388a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10a      	bne.n	80038a6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003894:	f383 8811 	msr	BASEPRI, r3
 8003898:	f3bf 8f6f 	isb	sy
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	623b      	str	r3, [r7, #32]
}
 80038a2:	bf00      	nop
 80038a4:	e7fe      	b.n	80038a4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10a      	bne.n	80038c2 <xTaskCreateStatic+0x46>
	__asm volatile
 80038ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b0:	f383 8811 	msr	BASEPRI, r3
 80038b4:	f3bf 8f6f 	isb	sy
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	61fb      	str	r3, [r7, #28]
}
 80038be:	bf00      	nop
 80038c0:	e7fe      	b.n	80038c0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038c2:	235c      	movs	r3, #92	; 0x5c
 80038c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	2b5c      	cmp	r3, #92	; 0x5c
 80038ca:	d00a      	beq.n	80038e2 <xTaskCreateStatic+0x66>
	__asm volatile
 80038cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d0:	f383 8811 	msr	BASEPRI, r3
 80038d4:	f3bf 8f6f 	isb	sy
 80038d8:	f3bf 8f4f 	dsb	sy
 80038dc:	61bb      	str	r3, [r7, #24]
}
 80038de:	bf00      	nop
 80038e0:	e7fe      	b.n	80038e0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80038e2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80038e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d01e      	beq.n	8003928 <xTaskCreateStatic+0xac>
 80038ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d01b      	beq.n	8003928 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80038f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80038f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038f8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	2202      	movs	r2, #2
 80038fe:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003902:	2300      	movs	r3, #0
 8003904:	9303      	str	r3, [sp, #12]
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	9302      	str	r3, [sp, #8]
 800390a:	f107 0314 	add.w	r3, r7, #20
 800390e:	9301      	str	r3, [sp, #4]
 8003910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	68b9      	ldr	r1, [r7, #8]
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f850 	bl	80039c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003920:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003922:	f000 f8dd 	bl	8003ae0 <prvAddNewTaskToReadyList>
 8003926:	e001      	b.n	800392c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800392c:	697b      	ldr	r3, [r7, #20]
	}
 800392e:	4618      	mov	r0, r3
 8003930:	3728      	adds	r7, #40	; 0x28
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003936:	b580      	push	{r7, lr}
 8003938:	b08c      	sub	sp, #48	; 0x30
 800393a:	af04      	add	r7, sp, #16
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	60b9      	str	r1, [r7, #8]
 8003940:	603b      	str	r3, [r7, #0]
 8003942:	4613      	mov	r3, r2
 8003944:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4618      	mov	r0, r3
 800394c:	f001 ff5c 	bl	8005808 <pvPortMalloc>
 8003950:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00e      	beq.n	8003976 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003958:	205c      	movs	r0, #92	; 0x5c
 800395a:	f001 ff55 	bl	8005808 <pvPortMalloc>
 800395e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	631a      	str	r2, [r3, #48]	; 0x30
 800396c:	e005      	b.n	800397a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800396e:	6978      	ldr	r0, [r7, #20]
 8003970:	f002 f816 	bl	80059a0 <vPortFree>
 8003974:	e001      	b.n	800397a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003976:	2300      	movs	r3, #0
 8003978:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d017      	beq.n	80039b0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003988:	88fa      	ldrh	r2, [r7, #6]
 800398a:	2300      	movs	r3, #0
 800398c:	9303      	str	r3, [sp, #12]
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	9302      	str	r3, [sp, #8]
 8003992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003994:	9301      	str	r3, [sp, #4]
 8003996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	68b9      	ldr	r1, [r7, #8]
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f80e 	bl	80039c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039a4:	69f8      	ldr	r0, [r7, #28]
 80039a6:	f000 f89b 	bl	8003ae0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039aa:	2301      	movs	r3, #1
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	e002      	b.n	80039b6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039b0:	f04f 33ff 	mov.w	r3, #4294967295
 80039b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039b6:	69bb      	ldr	r3, [r7, #24]
	}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3720      	adds	r7, #32
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
 80039cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80039ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	461a      	mov	r2, r3
 80039d8:	21a5      	movs	r1, #165	; 0xa5
 80039da:	f003 ff71 	bl	80078c0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80039de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80039e8:	3b01      	subs	r3, #1
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f023 0307 	bic.w	r3, r3, #7
 80039f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00a      	beq.n	8003a18 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a06:	f383 8811 	msr	BASEPRI, r3
 8003a0a:	f3bf 8f6f 	isb	sy
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	617b      	str	r3, [r7, #20]
}
 8003a14:	bf00      	nop
 8003a16:	e7fe      	b.n	8003a16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d01f      	beq.n	8003a5e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61fb      	str	r3, [r7, #28]
 8003a22:	e012      	b.n	8003a4a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4413      	add	r3, r2
 8003a2a:	7819      	ldrb	r1, [r3, #0]
 8003a2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	4413      	add	r3, r2
 8003a32:	3334      	adds	r3, #52	; 0x34
 8003a34:	460a      	mov	r2, r1
 8003a36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d006      	beq.n	8003a52 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	3301      	adds	r3, #1
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	2b0f      	cmp	r3, #15
 8003a4e:	d9e9      	bls.n	8003a24 <prvInitialiseNewTask+0x64>
 8003a50:	e000      	b.n	8003a54 <prvInitialiseNewTask+0x94>
			{
				break;
 8003a52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a5c:	e003      	b.n	8003a66 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a68:	2b37      	cmp	r3, #55	; 0x37
 8003a6a:	d901      	bls.n	8003a70 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a6c:	2337      	movs	r3, #55	; 0x37
 8003a6e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a74:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a7a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7e:	2200      	movs	r2, #0
 8003a80:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a84:	3304      	adds	r3, #4
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fe fe6c 	bl	8002764 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	3318      	adds	r3, #24
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fe fe67 	bl	8002764 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aaa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aae:	2200      	movs	r2, #0
 8003ab0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	68f9      	ldr	r1, [r7, #12]
 8003abe:	69b8      	ldr	r0, [r7, #24]
 8003ac0:	f001 fbf2 	bl	80052a8 <pxPortInitialiseStack>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ad4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ad6:	bf00      	nop
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
	...

08003ae0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ae0:	b5b0      	push	{r4, r5, r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af02      	add	r7, sp, #8
 8003ae6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003ae8:	f001 fd0c 	bl	8005504 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003aec:	4b3c      	ldr	r3, [pc, #240]	; (8003be0 <prvAddNewTaskToReadyList+0x100>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3301      	adds	r3, #1
 8003af2:	4a3b      	ldr	r2, [pc, #236]	; (8003be0 <prvAddNewTaskToReadyList+0x100>)
 8003af4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003af6:	4b3b      	ldr	r3, [pc, #236]	; (8003be4 <prvAddNewTaskToReadyList+0x104>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d109      	bne.n	8003b12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003afe:	4a39      	ldr	r2, [pc, #228]	; (8003be4 <prvAddNewTaskToReadyList+0x104>)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b04:	4b36      	ldr	r3, [pc, #216]	; (8003be0 <prvAddNewTaskToReadyList+0x100>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d110      	bne.n	8003b2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b0c:	f000 fd86 	bl	800461c <prvInitialiseTaskLists>
 8003b10:	e00d      	b.n	8003b2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b12:	4b35      	ldr	r3, [pc, #212]	; (8003be8 <prvAddNewTaskToReadyList+0x108>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d109      	bne.n	8003b2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b1a:	4b32      	ldr	r3, [pc, #200]	; (8003be4 <prvAddNewTaskToReadyList+0x104>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d802      	bhi.n	8003b2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b28:	4a2e      	ldr	r2, [pc, #184]	; (8003be4 <prvAddNewTaskToReadyList+0x104>)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b2e:	4b2f      	ldr	r3, [pc, #188]	; (8003bec <prvAddNewTaskToReadyList+0x10c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	3301      	adds	r3, #1
 8003b34:	4a2d      	ldr	r2, [pc, #180]	; (8003bec <prvAddNewTaskToReadyList+0x10c>)
 8003b36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b38:	4b2c      	ldr	r3, [pc, #176]	; (8003bec <prvAddNewTaskToReadyList+0x10c>)
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d016      	beq.n	8003b74 <prvAddNewTaskToReadyList+0x94>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f003 fbfd 	bl	8007348 <SEGGER_SYSVIEW_OnTaskCreate>
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	461d      	mov	r5, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461c      	mov	r4, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6a:	1ae3      	subs	r3, r4, r3
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	462b      	mov	r3, r5
 8003b70:	f002 f8fe 	bl	8005d70 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f003 fc6e 	bl	8007458 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b80:	4b1b      	ldr	r3, [pc, #108]	; (8003bf0 <prvAddNewTaskToReadyList+0x110>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d903      	bls.n	8003b90 <prvAddNewTaskToReadyList+0xb0>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	4a18      	ldr	r2, [pc, #96]	; (8003bf0 <prvAddNewTaskToReadyList+0x110>)
 8003b8e:	6013      	str	r3, [r2, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4a15      	ldr	r2, [pc, #84]	; (8003bf4 <prvAddNewTaskToReadyList+0x114>)
 8003b9e:	441a      	add	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	f7fe fde9 	bl	800277e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bac:	f001 fcda 	bl	8005564 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bb0:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <prvAddNewTaskToReadyList+0x108>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00e      	beq.n	8003bd6 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bb8:	4b0a      	ldr	r3, [pc, #40]	; (8003be4 <prvAddNewTaskToReadyList+0x104>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d207      	bcs.n	8003bd6 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bc6:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <prvAddNewTaskToReadyList+0x118>)
 8003bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	f3bf 8f4f 	dsb	sy
 8003bd2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bd6:	bf00      	nop
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8003bde:	bf00      	nop
 8003be0:	20000c2c 	.word	0x20000c2c
 8003be4:	20000758 	.word	0x20000758
 8003be8:	20000c38 	.word	0x20000c38
 8003bec:	20000c48 	.word	0x20000c48
 8003bf0:	20000c34 	.word	0x20000c34
 8003bf4:	2000075c 	.word	0x2000075c
 8003bf8:	e000ed04 	.word	0xe000ed04

08003bfc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003c04:	f001 fc7e 	bl	8005504 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <vTaskDelete+0x18>
 8003c0e:	4b39      	ldr	r3, [pc, #228]	; (8003cf4 <vTaskDelete+0xf8>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	e000      	b.n	8003c16 <vTaskDelete+0x1a>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fe fe0b 	bl	8002838 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d004      	beq.n	8003c34 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	3318      	adds	r3, #24
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fe fe02 	bl	8002838 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003c34:	4b30      	ldr	r3, [pc, #192]	; (8003cf8 <vTaskDelete+0xfc>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	4a2f      	ldr	r2, [pc, #188]	; (8003cf8 <vTaskDelete+0xfc>)
 8003c3c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003c3e:	4b2d      	ldr	r3, [pc, #180]	; (8003cf4 <vTaskDelete+0xf8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d118      	bne.n	8003c7a <vTaskDelete+0x7e>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	3304      	adds	r3, #4
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	482b      	ldr	r0, [pc, #172]	; (8003cfc <vTaskDelete+0x100>)
 8003c50:	f7fe fd95 	bl	800277e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003c54:	4b2a      	ldr	r3, [pc, #168]	; (8003d00 <vTaskDelete+0x104>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	4a29      	ldr	r2, [pc, #164]	; (8003d00 <vTaskDelete+0x104>)
 8003c5c:	6013      	str	r3, [r2, #0]

				/* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
				portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
				traceTASK_DELETE( pxTCB );
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f003 fc9d 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003c66:	4603      	mov	r3, r0
 8003c68:	4619      	mov	r1, r3
 8003c6a:	2022      	movs	r0, #34	; 0x22
 8003c6c:	f002 fe6c 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f002 f8e4 	bl	8005e40 <SYSVIEW_DeleteTask>
 8003c78:	e016      	b.n	8003ca8 <vTaskDelete+0xac>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <vTaskDelete+0x108>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	4a20      	ldr	r2, [pc, #128]	; (8003d04 <vTaskDelete+0x108>)
 8003c82:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f003 fc8a 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	4619      	mov	r1, r3
 8003c90:	2022      	movs	r0, #34	; 0x22
 8003c92:	f002 fe59 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f002 f8d1 	bl	8005e40 <SYSVIEW_DeleteTask>
				prvDeleteTCB( pxTCB );
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 fd62 	bl	8004768 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8003ca4:	f000 fd90 	bl	80047c8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8003ca8:	f001 fc5c 	bl	8005564 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003cac:	4b16      	ldr	r3, [pc, #88]	; (8003d08 <vTaskDelete+0x10c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d01b      	beq.n	8003cec <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8003cb4:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <vTaskDelete+0xf8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d116      	bne.n	8003cec <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <vTaskDelete+0x110>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <vTaskDelete+0xe0>
	__asm volatile
 8003cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cca:	f383 8811 	msr	BASEPRI, r3
 8003cce:	f3bf 8f6f 	isb	sy
 8003cd2:	f3bf 8f4f 	dsb	sy
 8003cd6:	60bb      	str	r3, [r7, #8]
}
 8003cd8:	bf00      	nop
 8003cda:	e7fe      	b.n	8003cda <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 8003cdc:	4b0c      	ldr	r3, [pc, #48]	; (8003d10 <vTaskDelete+0x114>)
 8003cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	f3bf 8f4f 	dsb	sy
 8003ce8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003cec:	bf00      	nop
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000758 	.word	0x20000758
 8003cf8:	20000c48 	.word	0x20000c48
 8003cfc:	20000c00 	.word	0x20000c00
 8003d00:	20000c14 	.word	0x20000c14
 8003d04:	20000c2c 	.word	0x20000c2c
 8003d08:	20000c38 	.word	0x20000c38
 8003d0c:	20000c54 	.word	0x20000c54
 8003d10:	e000ed04 	.word	0xe000ed04

08003d14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d01b      	beq.n	8003d5e <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d26:	4b15      	ldr	r3, [pc, #84]	; (8003d7c <vTaskDelay+0x68>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d00a      	beq.n	8003d44 <vTaskDelay+0x30>
	__asm volatile
 8003d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d32:	f383 8811 	msr	BASEPRI, r3
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	f3bf 8f4f 	dsb	sy
 8003d3e:	60bb      	str	r3, [r7, #8]
}
 8003d40:	bf00      	nop
 8003d42:	e7fe      	b.n	8003d42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003d44:	f000 f918 	bl	8003f78 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	2023      	movs	r0, #35	; 0x23
 8003d4c:	f002 fdfc 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003d50:	2100      	movs	r1, #0
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fef4 	bl	8004b40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003d58:	f000 f91c 	bl	8003f94 <xTaskResumeAll>
 8003d5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d107      	bne.n	8003d74 <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 8003d64:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <vTaskDelay+0x6c>)
 8003d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	f3bf 8f4f 	dsb	sy
 8003d70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003d74:	bf00      	nop
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000c54 	.word	0x20000c54
 8003d80:	e000ed04 	.word	0xe000ed04

08003d84 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003d8c:	f001 fbba 	bl	8005504 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <vTaskSuspend+0x18>
 8003d96:	4b37      	ldr	r3, [pc, #220]	; (8003e74 <vTaskSuspend+0xf0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	e000      	b.n	8003d9e <vTaskSuspend+0x1a>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 fbfc 	bl	80075a0 <SEGGER_SYSVIEW_ShrinkId>
 8003da8:	4603      	mov	r3, r0
 8003daa:	4619      	mov	r1, r3
 8003dac:	2029      	movs	r0, #41	; 0x29
 8003dae:	f002 fdcb 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	3304      	adds	r3, #4
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fe fd3e 	bl	8002838 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <vTaskSuspend+0x4a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	3318      	adds	r3, #24
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fe fd35 	bl	8002838 <uxListRemove>
			}
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	211b      	movs	r1, #27
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f003 fb84 	bl	80074e0 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4826      	ldr	r0, [pc, #152]	; (8003e78 <vTaskSuspend+0xf4>)
 8003de0:	f7fe fccd 	bl	800277e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d103      	bne.n	8003df8 <vTaskSuspend+0x74>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003df8:	f001 fbb4 	bl	8005564 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8003dfc:	4b1f      	ldr	r3, [pc, #124]	; (8003e7c <vTaskSuspend+0xf8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d005      	beq.n	8003e10 <vTaskSuspend+0x8c>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8003e04:	f001 fb7e 	bl	8005504 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8003e08:	f000 fcde 	bl	80047c8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8003e0c:	f001 fbaa 	bl	8005564 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8003e10:	4b18      	ldr	r3, [pc, #96]	; (8003e74 <vTaskSuspend+0xf0>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d127      	bne.n	8003e6a <vTaskSuspend+0xe6>
		{
			if( xSchedulerRunning != pdFALSE )
 8003e1a:	4b18      	ldr	r3, [pc, #96]	; (8003e7c <vTaskSuspend+0xf8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d017      	beq.n	8003e52 <vTaskSuspend+0xce>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8003e22:	4b17      	ldr	r3, [pc, #92]	; (8003e80 <vTaskSuspend+0xfc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00a      	beq.n	8003e40 <vTaskSuspend+0xbc>
	__asm volatile
 8003e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	60bb      	str	r3, [r7, #8]
}
 8003e3c:	bf00      	nop
 8003e3e:	e7fe      	b.n	8003e3e <vTaskSuspend+0xba>
				portYIELD_WITHIN_API();
 8003e40:	4b10      	ldr	r3, [pc, #64]	; (8003e84 <vTaskSuspend+0x100>)
 8003e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e50:	e00b      	b.n	8003e6a <vTaskSuspend+0xe6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <vTaskSuspend+0xf4>)
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <vTaskSuspend+0x104>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d103      	bne.n	8003e66 <vTaskSuspend+0xe2>
					pxCurrentTCB = NULL;
 8003e5e:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <vTaskSuspend+0xf0>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
	}
 8003e64:	e001      	b.n	8003e6a <vTaskSuspend+0xe6>
					vTaskSwitchContext();
 8003e66:	f000 fa17 	bl	8004298 <vTaskSwitchContext>
	}
 8003e6a:	bf00      	nop
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000758 	.word	0x20000758
 8003e78:	20000c18 	.word	0x20000c18
 8003e7c:	20000c38 	.word	0x20000c38
 8003e80:	20000c54 	.word	0x20000c54
 8003e84:	e000ed04 	.word	0xe000ed04
 8003e88:	20000c2c 	.word	0x20000c2c

08003e8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08a      	sub	sp, #40	; 0x28
 8003e90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e9a:	463a      	mov	r2, r7
 8003e9c:	1d39      	adds	r1, r7, #4
 8003e9e:	f107 0308 	add.w	r3, r7, #8
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fe fc0a 	bl	80026bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ea8:	6839      	ldr	r1, [r7, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	9202      	str	r2, [sp, #8]
 8003eb0:	9301      	str	r3, [sp, #4]
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	460a      	mov	r2, r1
 8003eba:	4928      	ldr	r1, [pc, #160]	; (8003f5c <vTaskStartScheduler+0xd0>)
 8003ebc:	4828      	ldr	r0, [pc, #160]	; (8003f60 <vTaskStartScheduler+0xd4>)
 8003ebe:	f7ff fcdd 	bl	800387c <xTaskCreateStatic>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4a27      	ldr	r2, [pc, #156]	; (8003f64 <vTaskStartScheduler+0xd8>)
 8003ec6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ec8:	4b26      	ldr	r3, [pc, #152]	; (8003f64 <vTaskStartScheduler+0xd8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	e001      	b.n	8003eda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d102      	bne.n	8003ee6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ee0:	f000 fe94 	bl	8004c0c <xTimerCreateTimerTask>
 8003ee4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d124      	bne.n	8003f36 <vTaskStartScheduler+0xaa>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	613b      	str	r3, [r7, #16]
}
 8003efe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f00:	4b19      	ldr	r3, [pc, #100]	; (8003f68 <vTaskStartScheduler+0xdc>)
 8003f02:	f04f 32ff 	mov.w	r2, #4294967295
 8003f06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f08:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <vTaskStartScheduler+0xe0>)
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f0e:	4b18      	ldr	r3, [pc, #96]	; (8003f70 <vTaskStartScheduler+0xe4>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8003f14:	4b17      	ldr	r3, [pc, #92]	; (8003f74 <vTaskStartScheduler+0xe8>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <vTaskStartScheduler+0xd8>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d102      	bne.n	8003f26 <vTaskStartScheduler+0x9a>
 8003f20:	f003 f9f6 	bl	8007310 <SEGGER_SYSVIEW_OnIdle>
 8003f24:	e004      	b.n	8003f30 <vTaskStartScheduler+0xa4>
 8003f26:	4b13      	ldr	r3, [pc, #76]	; (8003f74 <vTaskStartScheduler+0xe8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f003 fa50 	bl	80073d0 <SEGGER_SYSVIEW_OnTaskStartExec>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f30:	f001 fa46 	bl	80053c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f34:	e00e      	b.n	8003f54 <vTaskStartScheduler+0xc8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3c:	d10a      	bne.n	8003f54 <vTaskStartScheduler+0xc8>
	__asm volatile
 8003f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f42:	f383 8811 	msr	BASEPRI, r3
 8003f46:	f3bf 8f6f 	isb	sy
 8003f4a:	f3bf 8f4f 	dsb	sy
 8003f4e:	60fb      	str	r3, [r7, #12]
}
 8003f50:	bf00      	nop
 8003f52:	e7fe      	b.n	8003f52 <vTaskStartScheduler+0xc6>
}
 8003f54:	bf00      	nop
 8003f56:	3718      	adds	r7, #24
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	08008b7c 	.word	0x08008b7c
 8003f60:	080045ed 	.word	0x080045ed
 8003f64:	20000c50 	.word	0x20000c50
 8003f68:	20000c4c 	.word	0x20000c4c
 8003f6c:	20000c38 	.word	0x20000c38
 8003f70:	20000c30 	.word	0x20000c30
 8003f74:	20000758 	.word	0x20000758

08003f78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003f7c:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <vTaskSuspendAll+0x18>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3301      	adds	r3, #1
 8003f82:	4a03      	ldr	r2, [pc, #12]	; (8003f90 <vTaskSuspendAll+0x18>)
 8003f84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003f86:	bf00      	nop
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	20000c54 	.word	0x20000c54

08003f94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fa2:	4b44      	ldr	r3, [pc, #272]	; (80040b4 <xTaskResumeAll+0x120>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10a      	bne.n	8003fc0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	603b      	str	r3, [r7, #0]
}
 8003fbc:	bf00      	nop
 8003fbe:	e7fe      	b.n	8003fbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003fc0:	f001 faa0 	bl	8005504 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003fc4:	4b3b      	ldr	r3, [pc, #236]	; (80040b4 <xTaskResumeAll+0x120>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	4a3a      	ldr	r2, [pc, #232]	; (80040b4 <xTaskResumeAll+0x120>)
 8003fcc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fce:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <xTaskResumeAll+0x120>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d166      	bne.n	80040a4 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003fd6:	4b38      	ldr	r3, [pc, #224]	; (80040b8 <xTaskResumeAll+0x124>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d062      	beq.n	80040a4 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fde:	e033      	b.n	8004048 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fe0:	4b36      	ldr	r3, [pc, #216]	; (80040bc <xTaskResumeAll+0x128>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	3318      	adds	r3, #24
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fe fc23 	bl	8002838 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fe fc1e 	bl	8002838 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f003 fa2a 	bl	8007458 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004008:	4b2d      	ldr	r3, [pc, #180]	; (80040c0 <xTaskResumeAll+0x12c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	d903      	bls.n	8004018 <xTaskResumeAll+0x84>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004014:	4a2a      	ldr	r2, [pc, #168]	; (80040c0 <xTaskResumeAll+0x12c>)
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800401c:	4613      	mov	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4a27      	ldr	r2, [pc, #156]	; (80040c4 <xTaskResumeAll+0x130>)
 8004026:	441a      	add	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	3304      	adds	r3, #4
 800402c:	4619      	mov	r1, r3
 800402e:	4610      	mov	r0, r2
 8004030:	f7fe fba5 	bl	800277e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004038:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <xTaskResumeAll+0x134>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403e:	429a      	cmp	r2, r3
 8004040:	d302      	bcc.n	8004048 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8004042:	4b22      	ldr	r3, [pc, #136]	; (80040cc <xTaskResumeAll+0x138>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004048:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <xTaskResumeAll+0x128>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1c7      	bne.n	8003fe0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004056:	f000 fbb7 	bl	80047c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800405a:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <xTaskResumeAll+0x13c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004066:	f000 f859 	bl	800411c <xTaskIncrementTick>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8004070:	4b16      	ldr	r3, [pc, #88]	; (80040cc <xTaskResumeAll+0x138>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3b01      	subs	r3, #1
 800407a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f1      	bne.n	8004066 <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 8004082:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <xTaskResumeAll+0x13c>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <xTaskResumeAll+0x138>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004090:	2301      	movs	r3, #1
 8004092:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <xTaskResumeAll+0x140>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040a4:	f001 fa5e 	bl	8005564 <vPortExitCritical>

	return xAlreadyYielded;
 80040a8:	68bb      	ldr	r3, [r7, #8]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000c54 	.word	0x20000c54
 80040b8:	20000c2c 	.word	0x20000c2c
 80040bc:	20000bec 	.word	0x20000bec
 80040c0:	20000c34 	.word	0x20000c34
 80040c4:	2000075c 	.word	0x2000075c
 80040c8:	20000758 	.word	0x20000758
 80040cc:	20000c40 	.word	0x20000c40
 80040d0:	20000c3c 	.word	0x20000c3c
 80040d4:	e000ed04 	.word	0xe000ed04

080040d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80040de:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <xTaskGetTickCount+0x1c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80040e4:	687b      	ldr	r3, [r7, #4]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	20000c30 	.word	0x20000c30

080040f8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040fe:	f001 faeb 	bl	80056d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8004106:	4b04      	ldr	r3, [pc, #16]	; (8004118 <xTaskGetTickCountFromISR+0x20>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800410c:	683b      	ldr	r3, [r7, #0]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	20000c30 	.word	0x20000c30

0800411c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004126:	4b51      	ldr	r3, [pc, #324]	; (800426c <xTaskIncrementTick+0x150>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	f040 8093 	bne.w	8004256 <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004130:	4b4f      	ldr	r3, [pc, #316]	; (8004270 <xTaskIncrementTick+0x154>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3301      	adds	r3, #1
 8004136:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004138:	4a4d      	ldr	r2, [pc, #308]	; (8004270 <xTaskIncrementTick+0x154>)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d120      	bne.n	8004186 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004144:	4b4b      	ldr	r3, [pc, #300]	; (8004274 <xTaskIncrementTick+0x158>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <xTaskIncrementTick+0x48>
	__asm volatile
 800414e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004152:	f383 8811 	msr	BASEPRI, r3
 8004156:	f3bf 8f6f 	isb	sy
 800415a:	f3bf 8f4f 	dsb	sy
 800415e:	603b      	str	r3, [r7, #0]
}
 8004160:	bf00      	nop
 8004162:	e7fe      	b.n	8004162 <xTaskIncrementTick+0x46>
 8004164:	4b43      	ldr	r3, [pc, #268]	; (8004274 <xTaskIncrementTick+0x158>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	4b43      	ldr	r3, [pc, #268]	; (8004278 <xTaskIncrementTick+0x15c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a41      	ldr	r2, [pc, #260]	; (8004274 <xTaskIncrementTick+0x158>)
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	4a41      	ldr	r2, [pc, #260]	; (8004278 <xTaskIncrementTick+0x15c>)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6013      	str	r3, [r2, #0]
 8004178:	4b40      	ldr	r3, [pc, #256]	; (800427c <xTaskIncrementTick+0x160>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3301      	adds	r3, #1
 800417e:	4a3f      	ldr	r2, [pc, #252]	; (800427c <xTaskIncrementTick+0x160>)
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	f000 fb21 	bl	80047c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004186:	4b3e      	ldr	r3, [pc, #248]	; (8004280 <xTaskIncrementTick+0x164>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	429a      	cmp	r2, r3
 800418e:	d34d      	bcc.n	800422c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004190:	4b38      	ldr	r3, [pc, #224]	; (8004274 <xTaskIncrementTick+0x158>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d104      	bne.n	80041a4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800419a:	4b39      	ldr	r3, [pc, #228]	; (8004280 <xTaskIncrementTick+0x164>)
 800419c:	f04f 32ff 	mov.w	r2, #4294967295
 80041a0:	601a      	str	r2, [r3, #0]
					break;
 80041a2:	e043      	b.n	800422c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a4:	4b33      	ldr	r3, [pc, #204]	; (8004274 <xTaskIncrementTick+0x158>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d203      	bcs.n	80041c4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80041bc:	4a30      	ldr	r2, [pc, #192]	; (8004280 <xTaskIncrementTick+0x164>)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041c2:	e033      	b.n	800422c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	3304      	adds	r3, #4
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fe fb35 	bl	8002838 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	3318      	adds	r3, #24
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe fb2c 	bl	8002838 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f003 f938 	bl	8007458 <SEGGER_SYSVIEW_OnTaskStartReady>
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ec:	4b25      	ldr	r3, [pc, #148]	; (8004284 <xTaskIncrementTick+0x168>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d903      	bls.n	80041fc <xTaskIncrementTick+0xe0>
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	4a22      	ldr	r2, [pc, #136]	; (8004284 <xTaskIncrementTick+0x168>)
 80041fa:	6013      	str	r3, [r2, #0]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	4a1f      	ldr	r2, [pc, #124]	; (8004288 <xTaskIncrementTick+0x16c>)
 800420a:	441a      	add	r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	3304      	adds	r3, #4
 8004210:	4619      	mov	r1, r3
 8004212:	4610      	mov	r0, r2
 8004214:	f7fe fab3 	bl	800277e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800421c:	4b1b      	ldr	r3, [pc, #108]	; (800428c <xTaskIncrementTick+0x170>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004222:	429a      	cmp	r2, r3
 8004224:	d3b4      	bcc.n	8004190 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004226:	2301      	movs	r3, #1
 8004228:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800422a:	e7b1      	b.n	8004190 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800422c:	4b17      	ldr	r3, [pc, #92]	; (800428c <xTaskIncrementTick+0x170>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004232:	4915      	ldr	r1, [pc, #84]	; (8004288 <xTaskIncrementTick+0x16c>)
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d901      	bls.n	8004248 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8004244:	2301      	movs	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004248:	4b11      	ldr	r3, [pc, #68]	; (8004290 <xTaskIncrementTick+0x174>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 8004250:	2301      	movs	r3, #1
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	e004      	b.n	8004260 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004256:	4b0f      	ldr	r3, [pc, #60]	; (8004294 <xTaskIncrementTick+0x178>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3301      	adds	r3, #1
 800425c:	4a0d      	ldr	r2, [pc, #52]	; (8004294 <xTaskIncrementTick+0x178>)
 800425e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004260:	697b      	ldr	r3, [r7, #20]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	20000c54 	.word	0x20000c54
 8004270:	20000c30 	.word	0x20000c30
 8004274:	20000be4 	.word	0x20000be4
 8004278:	20000be8 	.word	0x20000be8
 800427c:	20000c44 	.word	0x20000c44
 8004280:	20000c4c 	.word	0x20000c4c
 8004284:	20000c34 	.word	0x20000c34
 8004288:	2000075c 	.word	0x2000075c
 800428c:	20000758 	.word	0x20000758
 8004290:	20000c40 	.word	0x20000c40
 8004294:	20000c3c 	.word	0x20000c3c

08004298 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800429e:	4b2e      	ldr	r3, [pc, #184]	; (8004358 <vTaskSwitchContext+0xc0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80042a6:	4b2d      	ldr	r3, [pc, #180]	; (800435c <vTaskSwitchContext+0xc4>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80042ac:	e04f      	b.n	800434e <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 80042ae:	4b2b      	ldr	r3, [pc, #172]	; (800435c <vTaskSwitchContext+0xc4>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042b4:	4b2a      	ldr	r3, [pc, #168]	; (8004360 <vTaskSwitchContext+0xc8>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
 80042ba:	e010      	b.n	80042de <vTaskSwitchContext+0x46>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10a      	bne.n	80042d8 <vTaskSwitchContext+0x40>
	__asm volatile
 80042c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	607b      	str	r3, [r7, #4]
}
 80042d4:	bf00      	nop
 80042d6:	e7fe      	b.n	80042d6 <vTaskSwitchContext+0x3e>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	3b01      	subs	r3, #1
 80042dc:	60fb      	str	r3, [r7, #12]
 80042de:	4921      	ldr	r1, [pc, #132]	; (8004364 <vTaskSwitchContext+0xcc>)
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0e4      	beq.n	80042bc <vTaskSwitchContext+0x24>
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	4613      	mov	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <vTaskSwitchContext+0xcc>)
 80042fe:	4413      	add	r3, r2
 8004300:	60bb      	str	r3, [r7, #8]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	3308      	adds	r3, #8
 8004314:	429a      	cmp	r2, r3
 8004316:	d104      	bne.n	8004322 <vTaskSwitchContext+0x8a>
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a0f      	ldr	r2, [pc, #60]	; (8004368 <vTaskSwitchContext+0xd0>)
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	4a0c      	ldr	r2, [pc, #48]	; (8004360 <vTaskSwitchContext+0xc8>)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8004332:	4b0d      	ldr	r3, [pc, #52]	; (8004368 <vTaskSwitchContext+0xd0>)
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	4b0d      	ldr	r3, [pc, #52]	; (800436c <vTaskSwitchContext+0xd4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d102      	bne.n	8004344 <vTaskSwitchContext+0xac>
 800433e:	f002 ffe7 	bl	8007310 <SEGGER_SYSVIEW_OnIdle>
}
 8004342:	e004      	b.n	800434e <vTaskSwitchContext+0xb6>
		traceTASK_SWITCHED_IN();
 8004344:	4b08      	ldr	r3, [pc, #32]	; (8004368 <vTaskSwitchContext+0xd0>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f003 f841 	bl	80073d0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800434e:	bf00      	nop
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	20000c54 	.word	0x20000c54
 800435c:	20000c40 	.word	0x20000c40
 8004360:	20000c34 	.word	0x20000c34
 8004364:	2000075c 	.word	0x2000075c
 8004368:	20000758 	.word	0x20000758
 800436c:	20000c50 	.word	0x20000c50

08004370 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10a      	bne.n	8004396 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	60fb      	str	r3, [r7, #12]
}
 8004392:	bf00      	nop
 8004394:	e7fe      	b.n	8004394 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004396:	4b07      	ldr	r3, [pc, #28]	; (80043b4 <vTaskPlaceOnEventList+0x44>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	3318      	adds	r3, #24
 800439c:	4619      	mov	r1, r3
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fe fa11 	bl	80027c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043a4:	2101      	movs	r1, #1
 80043a6:	6838      	ldr	r0, [r7, #0]
 80043a8:	f000 fbca 	bl	8004b40 <prvAddCurrentTaskToDelayedList>
}
 80043ac:	bf00      	nop
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	20000758 	.word	0x20000758

080043b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80043ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	617b      	str	r3, [r7, #20]
}
 80043dc:	bf00      	nop
 80043de:	e7fe      	b.n	80043de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <vTaskPlaceOnEventListRestricted+0x58>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3318      	adds	r3, #24
 80043e6:	4619      	mov	r1, r3
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f7fe f9c8 	bl	800277e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
 80043f8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80043fa:	2024      	movs	r0, #36	; 0x24
 80043fc:	f002 fa86 	bl	800690c <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	68b8      	ldr	r0, [r7, #8]
 8004404:	f000 fb9c 	bl	8004b40 <prvAddCurrentTaskToDelayedList>
	}
 8004408:	bf00      	nop
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000758 	.word	0x20000758

08004414 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10a      	bne.n	8004440 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800442a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442e:	f383 8811 	msr	BASEPRI, r3
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	60fb      	str	r3, [r7, #12]
}
 800443c:	bf00      	nop
 800443e:	e7fe      	b.n	800443e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	3318      	adds	r3, #24
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe f9f7 	bl	8002838 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800444a:	4b20      	ldr	r3, [pc, #128]	; (80044cc <xTaskRemoveFromEventList+0xb8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d121      	bne.n	8004496 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	3304      	adds	r3, #4
 8004456:	4618      	mov	r0, r3
 8004458:	f7fe f9ee 	bl	8002838 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4618      	mov	r0, r3
 8004460:	f002 fffa 	bl	8007458 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004468:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <xTaskRemoveFromEventList+0xbc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d903      	bls.n	8004478 <xTaskRemoveFromEventList+0x64>
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004474:	4a16      	ldr	r2, [pc, #88]	; (80044d0 <xTaskRemoveFromEventList+0xbc>)
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447c:	4613      	mov	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4a13      	ldr	r2, [pc, #76]	; (80044d4 <xTaskRemoveFromEventList+0xc0>)
 8004486:	441a      	add	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	3304      	adds	r3, #4
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f7fe f975 	bl	800277e <vListInsertEnd>
 8004494:	e005      	b.n	80044a2 <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	3318      	adds	r3, #24
 800449a:	4619      	mov	r1, r3
 800449c:	480e      	ldr	r0, [pc, #56]	; (80044d8 <xTaskRemoveFromEventList+0xc4>)
 800449e:	f7fe f96e 	bl	800277e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a6:	4b0d      	ldr	r3, [pc, #52]	; (80044dc <xTaskRemoveFromEventList+0xc8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d905      	bls.n	80044bc <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80044b0:	2301      	movs	r3, #1
 80044b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80044b4:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <xTaskRemoveFromEventList+0xcc>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e001      	b.n	80044c0 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80044c0:	697b      	ldr	r3, [r7, #20]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3718      	adds	r7, #24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000c54 	.word	0x20000c54
 80044d0:	20000c34 	.word	0x20000c34
 80044d4:	2000075c 	.word	0x2000075c
 80044d8:	20000bec 	.word	0x20000bec
 80044dc:	20000758 	.word	0x20000758
 80044e0:	20000c40 	.word	0x20000c40

080044e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80044ec:	4b06      	ldr	r3, [pc, #24]	; (8004508 <vTaskInternalSetTimeOutState+0x24>)
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80044f4:	4b05      	ldr	r3, [pc, #20]	; (800450c <vTaskInternalSetTimeOutState+0x28>)
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	605a      	str	r2, [r3, #4]
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	20000c44 	.word	0x20000c44
 800450c:	20000c30 	.word	0x20000c30

08004510 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b088      	sub	sp, #32
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10a      	bne.n	8004536 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004524:	f383 8811 	msr	BASEPRI, r3
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	f3bf 8f4f 	dsb	sy
 8004530:	613b      	str	r3, [r7, #16]
}
 8004532:	bf00      	nop
 8004534:	e7fe      	b.n	8004534 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10a      	bne.n	8004552 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	60fb      	str	r3, [r7, #12]
}
 800454e:	bf00      	nop
 8004550:	e7fe      	b.n	8004550 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004552:	f000 ffd7 	bl	8005504 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004556:	4b1d      	ldr	r3, [pc, #116]	; (80045cc <xTaskCheckForTimeOut+0xbc>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456e:	d102      	bne.n	8004576 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004570:	2300      	movs	r3, #0
 8004572:	61fb      	str	r3, [r7, #28]
 8004574:	e023      	b.n	80045be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	4b15      	ldr	r3, [pc, #84]	; (80045d0 <xTaskCheckForTimeOut+0xc0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	429a      	cmp	r2, r3
 8004580:	d007      	beq.n	8004592 <xTaskCheckForTimeOut+0x82>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	429a      	cmp	r2, r3
 800458a:	d302      	bcc.n	8004592 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800458c:	2301      	movs	r3, #1
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	e015      	b.n	80045be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	429a      	cmp	r2, r3
 800459a:	d20b      	bcs.n	80045b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad2      	subs	r2, r2, r3
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7ff ff9b 	bl	80044e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80045ae:	2300      	movs	r3, #0
 80045b0:	61fb      	str	r3, [r7, #28]
 80045b2:	e004      	b.n	80045be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80045ba:	2301      	movs	r3, #1
 80045bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80045be:	f000 ffd1 	bl	8005564 <vPortExitCritical>

	return xReturn;
 80045c2:	69fb      	ldr	r3, [r7, #28]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3720      	adds	r7, #32
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	20000c30 	.word	0x20000c30
 80045d0:	20000c44 	.word	0x20000c44

080045d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80045d4:	b480      	push	{r7}
 80045d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80045d8:	4b03      	ldr	r3, [pc, #12]	; (80045e8 <vTaskMissedYield+0x14>)
 80045da:	2201      	movs	r2, #1
 80045dc:	601a      	str	r2, [r3, #0]
}
 80045de:	bf00      	nop
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	20000c40 	.word	0x20000c40

080045ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80045f4:	f000 f852 	bl	800469c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80045f8:	4b06      	ldr	r3, [pc, #24]	; (8004614 <prvIdleTask+0x28>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d9f9      	bls.n	80045f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004600:	4b05      	ldr	r3, [pc, #20]	; (8004618 <prvIdleTask+0x2c>)
 8004602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004606:	601a      	str	r2, [r3, #0]
 8004608:	f3bf 8f4f 	dsb	sy
 800460c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004610:	e7f0      	b.n	80045f4 <prvIdleTask+0x8>
 8004612:	bf00      	nop
 8004614:	2000075c 	.word	0x2000075c
 8004618:	e000ed04 	.word	0xe000ed04

0800461c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004622:	2300      	movs	r3, #0
 8004624:	607b      	str	r3, [r7, #4]
 8004626:	e00c      	b.n	8004642 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4a12      	ldr	r2, [pc, #72]	; (800467c <prvInitialiseTaskLists+0x60>)
 8004634:	4413      	add	r3, r2
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe f874 	bl	8002724 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3301      	adds	r3, #1
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b37      	cmp	r3, #55	; 0x37
 8004646:	d9ef      	bls.n	8004628 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004648:	480d      	ldr	r0, [pc, #52]	; (8004680 <prvInitialiseTaskLists+0x64>)
 800464a:	f7fe f86b 	bl	8002724 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800464e:	480d      	ldr	r0, [pc, #52]	; (8004684 <prvInitialiseTaskLists+0x68>)
 8004650:	f7fe f868 	bl	8002724 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004654:	480c      	ldr	r0, [pc, #48]	; (8004688 <prvInitialiseTaskLists+0x6c>)
 8004656:	f7fe f865 	bl	8002724 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800465a:	480c      	ldr	r0, [pc, #48]	; (800468c <prvInitialiseTaskLists+0x70>)
 800465c:	f7fe f862 	bl	8002724 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004660:	480b      	ldr	r0, [pc, #44]	; (8004690 <prvInitialiseTaskLists+0x74>)
 8004662:	f7fe f85f 	bl	8002724 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004666:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <prvInitialiseTaskLists+0x78>)
 8004668:	4a05      	ldr	r2, [pc, #20]	; (8004680 <prvInitialiseTaskLists+0x64>)
 800466a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800466c:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <prvInitialiseTaskLists+0x7c>)
 800466e:	4a05      	ldr	r2, [pc, #20]	; (8004684 <prvInitialiseTaskLists+0x68>)
 8004670:	601a      	str	r2, [r3, #0]
}
 8004672:	bf00      	nop
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	2000075c 	.word	0x2000075c
 8004680:	20000bbc 	.word	0x20000bbc
 8004684:	20000bd0 	.word	0x20000bd0
 8004688:	20000bec 	.word	0x20000bec
 800468c:	20000c00 	.word	0x20000c00
 8004690:	20000c18 	.word	0x20000c18
 8004694:	20000be4 	.word	0x20000be4
 8004698:	20000be8 	.word	0x20000be8

0800469c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046a2:	e019      	b.n	80046d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80046a4:	f000 ff2e 	bl	8005504 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046a8:	4b10      	ldr	r3, [pc, #64]	; (80046ec <prvCheckTasksWaitingTermination+0x50>)
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7fe f8bf 	bl	8002838 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80046ba:	4b0d      	ldr	r3, [pc, #52]	; (80046f0 <prvCheckTasksWaitingTermination+0x54>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3b01      	subs	r3, #1
 80046c0:	4a0b      	ldr	r2, [pc, #44]	; (80046f0 <prvCheckTasksWaitingTermination+0x54>)
 80046c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <prvCheckTasksWaitingTermination+0x58>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	3b01      	subs	r3, #1
 80046ca:	4a0a      	ldr	r2, [pc, #40]	; (80046f4 <prvCheckTasksWaitingTermination+0x58>)
 80046cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80046ce:	f000 ff49 	bl	8005564 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f848 	bl	8004768 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046d8:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <prvCheckTasksWaitingTermination+0x58>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1e1      	bne.n	80046a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80046e0:	bf00      	nop
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20000c00 	.word	0x20000c00
 80046f0:	20000c2c 	.word	0x20000c2c
 80046f4:	20000c14 	.word	0x20000c14

080046f8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8004704:	e005      	b.n	8004712 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	3301      	adds	r3, #1
 800470a:	607b      	str	r3, [r7, #4]
			ulCount++;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3301      	adds	r3, #1
 8004710:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	2ba5      	cmp	r3, #165	; 0xa5
 8004718:	d0f5      	beq.n	8004706 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	089b      	lsrs	r3, r3, #2
 800471e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	b29b      	uxth	r3, r3
	}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d102      	bne.n	8004744 <uxTaskGetStackHighWaterMark+0x14>
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <uxTaskGetStackHighWaterMark+0x34>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	e000      	b.n	8004746 <uxTaskGetStackHighWaterMark+0x16>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800474e:	6938      	ldr	r0, [r7, #16]
 8004750:	f7ff ffd2 	bl	80046f8 <prvTaskCheckFreeStackSpace>
 8004754:	4603      	mov	r3, r0
 8004756:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8004758:	68fb      	ldr	r3, [r7, #12]
	}
 800475a:	4618      	mov	r0, r3
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20000758 	.word	0x20000758

08004768 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004776:	2b00      	cmp	r3, #0
 8004778:	d108      	bne.n	800478c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	4618      	mov	r0, r3
 8004780:	f001 f90e 	bl	80059a0 <vPortFree>
				vPortFree( pxTCB );
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f001 f90b 	bl	80059a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800478a:	e018      	b.n	80047be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004792:	2b01      	cmp	r3, #1
 8004794:	d103      	bne.n	800479e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f001 f902 	bl	80059a0 <vPortFree>
	}
 800479c:	e00f      	b.n	80047be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d00a      	beq.n	80047be <prvDeleteTCB+0x56>
	__asm volatile
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	60fb      	str	r3, [r7, #12]
}
 80047ba:	bf00      	nop
 80047bc:	e7fe      	b.n	80047bc <prvDeleteTCB+0x54>
	}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ce:	4b0c      	ldr	r3, [pc, #48]	; (8004800 <prvResetNextTaskUnblockTime+0x38>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d104      	bne.n	80047e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047d8:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <prvResetNextTaskUnblockTime+0x3c>)
 80047da:	f04f 32ff 	mov.w	r2, #4294967295
 80047de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047e0:	e008      	b.n	80047f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047e2:	4b07      	ldr	r3, [pc, #28]	; (8004800 <prvResetNextTaskUnblockTime+0x38>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a04      	ldr	r2, [pc, #16]	; (8004804 <prvResetNextTaskUnblockTime+0x3c>)
 80047f2:	6013      	str	r3, [r2, #0]
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr
 8004800:	20000be4 	.word	0x20000be4
 8004804:	20000c4c 	.word	0x20000c4c

08004808 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800480e:	4b0b      	ldr	r3, [pc, #44]	; (800483c <xTaskGetSchedulerState+0x34>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d102      	bne.n	800481c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004816:	2301      	movs	r3, #1
 8004818:	607b      	str	r3, [r7, #4]
 800481a:	e008      	b.n	800482e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800481c:	4b08      	ldr	r3, [pc, #32]	; (8004840 <xTaskGetSchedulerState+0x38>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d102      	bne.n	800482a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004824:	2302      	movs	r3, #2
 8004826:	607b      	str	r3, [r7, #4]
 8004828:	e001      	b.n	800482e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800482a:	2300      	movs	r3, #0
 800482c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800482e:	687b      	ldr	r3, [r7, #4]
	}
 8004830:	4618      	mov	r0, r3
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	20000c38 	.word	0x20000c38
 8004840:	20000c54 	.word	0x20000c54

08004844 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d056      	beq.n	8004908 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485e:	4b2d      	ldr	r3, [pc, #180]	; (8004914 <xTaskPriorityInherit+0xd0>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004864:	429a      	cmp	r2, r3
 8004866:	d246      	bcs.n	80048f6 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	db06      	blt.n	800487e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004870:	4b28      	ldr	r3, [pc, #160]	; (8004914 <xTaskPriorityInherit+0xd0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004876:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	6959      	ldr	r1, [r3, #20]
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004886:	4613      	mov	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4a22      	ldr	r2, [pc, #136]	; (8004918 <xTaskPriorityInherit+0xd4>)
 8004890:	4413      	add	r3, r2
 8004892:	4299      	cmp	r1, r3
 8004894:	d122      	bne.n	80048dc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	3304      	adds	r3, #4
 800489a:	4618      	mov	r0, r3
 800489c:	f7fd ffcc 	bl	8002838 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80048a0:	4b1c      	ldr	r3, [pc, #112]	; (8004914 <xTaskPriorityInherit+0xd0>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvReaddTaskToReadyList( pxMutexHolderTCB );
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ae:	4b1b      	ldr	r3, [pc, #108]	; (800491c <xTaskPriorityInherit+0xd8>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d903      	bls.n	80048be <xTaskPriorityInherit+0x7a>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ba:	4a18      	ldr	r2, [pc, #96]	; (800491c <xTaskPriorityInherit+0xd8>)
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c2:	4613      	mov	r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4a13      	ldr	r2, [pc, #76]	; (8004918 <xTaskPriorityInherit+0xd4>)
 80048cc:	441a      	add	r2, r3
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	3304      	adds	r3, #4
 80048d2:	4619      	mov	r1, r3
 80048d4:	4610      	mov	r0, r2
 80048d6:	f7fd ff52 	bl	800277e <vListInsertEnd>
 80048da:	e004      	b.n	80048e6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80048dc:	4b0d      	ldr	r3, [pc, #52]	; (8004914 <xTaskPriorityInherit+0xd0>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4619      	mov	r1, r3
 80048ea:	2049      	movs	r0, #73	; 0x49
 80048ec:	f002 f82c 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80048f0:	2301      	movs	r3, #1
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	e008      	b.n	8004908 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048fa:	4b06      	ldr	r3, [pc, #24]	; (8004914 <xTaskPriorityInherit+0xd0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	429a      	cmp	r2, r3
 8004902:	d201      	bcs.n	8004908 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004904:	2301      	movs	r3, #1
 8004906:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004908:	68fb      	ldr	r3, [r7, #12]
	}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20000758 	.word	0x20000758
 8004918:	2000075c 	.word	0x2000075c
 800491c:	20000c34 	.word	0x20000c34

08004920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800492c:	2300      	movs	r3, #0
 800492e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d05b      	beq.n	80049ee <xTaskPriorityDisinherit+0xce>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004936:	4b30      	ldr	r3, [pc, #192]	; (80049f8 <xTaskPriorityDisinherit+0xd8>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	429a      	cmp	r2, r3
 800493e:	d00a      	beq.n	8004956 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60fb      	str	r3, [r7, #12]
}
 8004952:	bf00      	nop
 8004954:	e7fe      	b.n	8004954 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800495a:	2b00      	cmp	r3, #0
 800495c:	d10a      	bne.n	8004974 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800495e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004962:	f383 8811 	msr	BASEPRI, r3
 8004966:	f3bf 8f6f 	isb	sy
 800496a:	f3bf 8f4f 	dsb	sy
 800496e:	60bb      	str	r3, [r7, #8]
}
 8004970:	bf00      	nop
 8004972:	e7fe      	b.n	8004972 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004978:	1e5a      	subs	r2, r3, #1
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004986:	429a      	cmp	r2, r3
 8004988:	d031      	beq.n	80049ee <xTaskPriorityDisinherit+0xce>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800498e:	2b00      	cmp	r3, #0
 8004990:	d12d      	bne.n	80049ee <xTaskPriorityDisinherit+0xce>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	3304      	adds	r3, #4
 8004996:	4618      	mov	r0, r3
 8004998:	f7fd ff4e 	bl	8002838 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4619      	mov	r1, r3
 80049a0:	204a      	movs	r0, #74	; 0x4a
 80049a2:	f001 ffd1 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049be:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <xTaskPriorityDisinherit+0xdc>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d903      	bls.n	80049ce <xTaskPriorityDisinherit+0xae>
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	4a0c      	ldr	r2, [pc, #48]	; (80049fc <xTaskPriorityDisinherit+0xdc>)
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	4613      	mov	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4413      	add	r3, r2
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4a09      	ldr	r2, [pc, #36]	; (8004a00 <xTaskPriorityDisinherit+0xe0>)
 80049dc:	441a      	add	r2, r3
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	3304      	adds	r3, #4
 80049e2:	4619      	mov	r1, r3
 80049e4:	4610      	mov	r0, r2
 80049e6:	f7fd feca 	bl	800277e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80049ea:	2301      	movs	r3, #1
 80049ec:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049ee:	697b      	ldr	r3, [r7, #20]
	}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	20000758 	.word	0x20000758
 80049fc:	20000c34 	.word	0x20000c34
 8004a00:	2000075c 	.word	0x2000075c

08004a04 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004a12:	2301      	movs	r3, #1
 8004a14:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d073      	beq.n	8004b04 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	60fb      	str	r3, [r7, #12]
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d902      	bls.n	8004a4a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	61fb      	str	r3, [r7, #28]
 8004a48:	e002      	b.n	8004a50 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a4e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a54:	69fa      	ldr	r2, [r7, #28]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d054      	beq.n	8004b04 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d14f      	bne.n	8004b04 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004a64:	4b29      	ldr	r3, [pc, #164]	; (8004b0c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d10a      	bne.n	8004a84 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	60bb      	str	r3, [r7, #8]
}
 8004a80:	bf00      	nop
 8004a82:	e7fe      	b.n	8004a82 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4619      	mov	r1, r3
 8004a88:	204a      	movs	r0, #74	; 0x4a
 8004a8a:	f001 ff5d 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a92:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	69fa      	ldr	r2, [r7, #28]
 8004a98:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	db04      	blt.n	8004aac <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	6959      	ldr	r1, [r3, #20]
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4413      	add	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4a15      	ldr	r2, [pc, #84]	; (8004b10 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8004abc:	4413      	add	r3, r2
 8004abe:	4299      	cmp	r1, r3
 8004ac0:	d120      	bne.n	8004b04 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fd feb6 	bl	8002838 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f002 fcc2 	bl	8007458 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad8:	4b0e      	ldr	r3, [pc, #56]	; (8004b14 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d903      	bls.n	8004ae8 <vTaskPriorityDisinheritAfterTimeout+0xe4>
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae4:	4a0b      	ldr	r2, [pc, #44]	; (8004b14 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4a06      	ldr	r2, [pc, #24]	; (8004b10 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8004af6:	441a      	add	r2, r3
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	3304      	adds	r3, #4
 8004afc:	4619      	mov	r1, r3
 8004afe:	4610      	mov	r0, r2
 8004b00:	f7fd fe3d 	bl	800277e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b04:	bf00      	nop
 8004b06:	3720      	adds	r7, #32
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	20000758 	.word	0x20000758
 8004b10:	2000075c 	.word	0x2000075c
 8004b14:	20000c34 	.word	0x20000c34

08004b18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004b1c:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d004      	beq.n	8004b2e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b2a:	3201      	adds	r2, #1
 8004b2c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004b2e:	4b03      	ldr	r3, [pc, #12]	; (8004b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8004b30:	681b      	ldr	r3, [r3, #0]
	}
 8004b32:	4618      	mov	r0, r3
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	20000758 	.word	0x20000758

08004b40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b4a:	4b2a      	ldr	r3, [pc, #168]	; (8004bf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b50:	4b29      	ldr	r3, [pc, #164]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3304      	adds	r3, #4
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7fd fe6e 	bl	8002838 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b62:	d110      	bne.n	8004b86 <prvAddCurrentTaskToDelayedList+0x46>
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00d      	beq.n	8004b86 <prvAddCurrentTaskToDelayedList+0x46>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8004b6a:	4b23      	ldr	r3, [pc, #140]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	211b      	movs	r1, #27
 8004b70:	4618      	mov	r0, r3
 8004b72:	f002 fcb5 	bl	80074e0 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b76:	4b20      	ldr	r3, [pc, #128]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	481f      	ldr	r0, [pc, #124]	; (8004bfc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004b80:	f7fd fdfd 	bl	800277e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b84:	e032      	b.n	8004bec <prvAddCurrentTaskToDelayedList+0xac>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b8e:	4b1a      	ldr	r3, [pc, #104]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d20f      	bcs.n	8004bbe <prvAddCurrentTaskToDelayedList+0x7e>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8004b9e:	4b16      	ldr	r3, [pc, #88]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2104      	movs	r1, #4
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f002 fc9b 	bl	80074e0 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004baa:	4b15      	ldr	r3, [pc, #84]	; (8004c00 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	4b12      	ldr	r3, [pc, #72]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	f7fd fe05 	bl	80027c6 <vListInsert>
}
 8004bbc:	e016      	b.n	8004bec <prvAddCurrentTaskToDelayedList+0xac>
        traceMOVED_TASK_TO_DELAYED_LIST();
 8004bbe:	4b0e      	ldr	r3, [pc, #56]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2104      	movs	r1, #4
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f002 fc8b 	bl	80074e0 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bca:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	4b0a      	ldr	r3, [pc, #40]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f7fd fdf5 	bl	80027c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004bdc:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d202      	bcs.n	8004bec <prvAddCurrentTaskToDelayedList+0xac>
					xNextTaskUnblockTime = xTimeToWake;
 8004be6:	4a08      	ldr	r2, [pc, #32]	; (8004c08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	6013      	str	r3, [r2, #0]
}
 8004bec:	bf00      	nop
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	20000c30 	.word	0x20000c30
 8004bf8:	20000758 	.word	0x20000758
 8004bfc:	20000c18 	.word	0x20000c18
 8004c00:	20000be8 	.word	0x20000be8
 8004c04:	20000be4 	.word	0x20000be4
 8004c08:	20000c4c 	.word	0x20000c4c

08004c0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08a      	sub	sp, #40	; 0x28
 8004c10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004c16:	f000 fb07 	bl	8005228 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004c1a:	4b1c      	ldr	r3, [pc, #112]	; (8004c8c <xTimerCreateTimerTask+0x80>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d021      	beq.n	8004c66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004c2a:	1d3a      	adds	r2, r7, #4
 8004c2c:	f107 0108 	add.w	r1, r7, #8
 8004c30:	f107 030c 	add.w	r3, r7, #12
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fd fd5b 	bl	80026f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	9202      	str	r2, [sp, #8]
 8004c42:	9301      	str	r3, [sp, #4]
 8004c44:	2302      	movs	r3, #2
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	4910      	ldr	r1, [pc, #64]	; (8004c90 <xTimerCreateTimerTask+0x84>)
 8004c4e:	4811      	ldr	r0, [pc, #68]	; (8004c94 <xTimerCreateTimerTask+0x88>)
 8004c50:	f7fe fe14 	bl	800387c <xTaskCreateStatic>
 8004c54:	4603      	mov	r3, r0
 8004c56:	4a10      	ldr	r2, [pc, #64]	; (8004c98 <xTimerCreateTimerTask+0x8c>)
 8004c58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004c5a:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <xTimerCreateTimerTask+0x8c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004c62:	2301      	movs	r3, #1
 8004c64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10a      	bne.n	8004c82 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	613b      	str	r3, [r7, #16]
}
 8004c7e:	bf00      	nop
 8004c80:	e7fe      	b.n	8004c80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004c82:	697b      	ldr	r3, [r7, #20]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	20000c88 	.word	0x20000c88
 8004c90:	08008b84 	.word	0x08008b84
 8004c94:	08004dd1 	.word	0x08004dd1
 8004c98:	20000c8c 	.word	0x20000c8c

08004c9c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08a      	sub	sp, #40	; 0x28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004caa:	2300      	movs	r3, #0
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10a      	bne.n	8004cca <xTimerGenericCommand+0x2e>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	623b      	str	r3, [r7, #32]
}
 8004cc6:	bf00      	nop
 8004cc8:	e7fe      	b.n	8004cc8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004cca:	4b1a      	ldr	r3, [pc, #104]	; (8004d34 <xTimerGenericCommand+0x98>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d02a      	beq.n	8004d28 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b05      	cmp	r3, #5
 8004ce2:	dc18      	bgt.n	8004d16 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004ce4:	f7ff fd90 	bl	8004808 <xTaskGetSchedulerState>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d109      	bne.n	8004d02 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004cee:	4b11      	ldr	r3, [pc, #68]	; (8004d34 <xTimerGenericCommand+0x98>)
 8004cf0:	6818      	ldr	r0, [r3, #0]
 8004cf2:	f107 0110 	add.w	r1, r7, #16
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cfa:	f7fd ff6f 	bl	8002bdc <xQueueGenericSend>
 8004cfe:	6278      	str	r0, [r7, #36]	; 0x24
 8004d00:	e012      	b.n	8004d28 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004d02:	4b0c      	ldr	r3, [pc, #48]	; (8004d34 <xTimerGenericCommand+0x98>)
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	f107 0110 	add.w	r1, r7, #16
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f7fd ff65 	bl	8002bdc <xQueueGenericSend>
 8004d12:	6278      	str	r0, [r7, #36]	; 0x24
 8004d14:	e008      	b.n	8004d28 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d16:	4b07      	ldr	r3, [pc, #28]	; (8004d34 <xTimerGenericCommand+0x98>)
 8004d18:	6818      	ldr	r0, [r3, #0]
 8004d1a:	f107 0110 	add.w	r1, r7, #16
 8004d1e:	2300      	movs	r3, #0
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	f7fe f881 	bl	8002e28 <xQueueGenericSendFromISR>
 8004d26:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3728      	adds	r7, #40	; 0x28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000c88 	.word	0x20000c88

08004d38 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d42:	4b22      	ldr	r3, [pc, #136]	; (8004dcc <prvProcessExpiredTimer+0x94>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fd fd71 	bl	8002838 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d022      	beq.n	8004daa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	699a      	ldr	r2, [r3, #24]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	18d1      	adds	r1, r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	6978      	ldr	r0, [r7, #20]
 8004d72:	f000 f8d1 	bl	8004f18 <prvInsertTimerInActiveList>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01f      	beq.n	8004dbc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	2300      	movs	r3, #0
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	2100      	movs	r1, #0
 8004d86:	6978      	ldr	r0, [r7, #20]
 8004d88:	f7ff ff88 	bl	8004c9c <xTimerGenericCommand>
 8004d8c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d113      	bne.n	8004dbc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d98:	f383 8811 	msr	BASEPRI, r3
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	60fb      	str	r3, [r7, #12]
}
 8004da6:	bf00      	nop
 8004da8:	e7fe      	b.n	8004da8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004db0:	f023 0301 	bic.w	r3, r3, #1
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	6978      	ldr	r0, [r7, #20]
 8004dc2:	4798      	blx	r3
}
 8004dc4:	bf00      	nop
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20000c80 	.word	0x20000c80

08004dd0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004dd8:	f107 0308 	add.w	r3, r7, #8
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 f857 	bl	8004e90 <prvGetNextExpireTime>
 8004de2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4619      	mov	r1, r3
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f803 	bl	8004df4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004dee:	f000 f8d5 	bl	8004f9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004df2:	e7f1      	b.n	8004dd8 <prvTimerTask+0x8>

08004df4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004dfe:	f7ff f8bb 	bl	8003f78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e02:	f107 0308 	add.w	r3, r7, #8
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 f866 	bl	8004ed8 <prvSampleTimeNow>
 8004e0c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d130      	bne.n	8004e76 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <prvProcessTimerOrBlockTask+0x3c>
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d806      	bhi.n	8004e30 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004e22:	f7ff f8b7 	bl	8003f94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e26:	68f9      	ldr	r1, [r7, #12]
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff ff85 	bl	8004d38 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004e2e:	e024      	b.n	8004e7a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d008      	beq.n	8004e48 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e36:	4b13      	ldr	r3, [pc, #76]	; (8004e84 <prvProcessTimerOrBlockTask+0x90>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d101      	bne.n	8004e44 <prvProcessTimerOrBlockTask+0x50>
 8004e40:	2301      	movs	r3, #1
 8004e42:	e000      	b.n	8004e46 <prvProcessTimerOrBlockTask+0x52>
 8004e44:	2300      	movs	r3, #0
 8004e46:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e48:	4b0f      	ldr	r3, [pc, #60]	; (8004e88 <prvProcessTimerOrBlockTask+0x94>)
 8004e4a:	6818      	ldr	r0, [r3, #0]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	4619      	mov	r1, r3
 8004e56:	f7fe fcdd 	bl	8003814 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e5a:	f7ff f89b 	bl	8003f94 <xTaskResumeAll>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10a      	bne.n	8004e7a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e64:	4b09      	ldr	r3, [pc, #36]	; (8004e8c <prvProcessTimerOrBlockTask+0x98>)
 8004e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	f3bf 8f6f 	isb	sy
}
 8004e74:	e001      	b.n	8004e7a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004e76:	f7ff f88d 	bl	8003f94 <xTaskResumeAll>
}
 8004e7a:	bf00      	nop
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000c84 	.word	0x20000c84
 8004e88:	20000c88 	.word	0x20000c88
 8004e8c:	e000ed04 	.word	0xe000ed04

08004e90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e98:	4b0e      	ldr	r3, [pc, #56]	; (8004ed4 <prvGetNextExpireTime+0x44>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <prvGetNextExpireTime+0x16>
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	e000      	b.n	8004ea8 <prvGetNextExpireTime+0x18>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d105      	bne.n	8004ec0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004eb4:	4b07      	ldr	r3, [pc, #28]	; (8004ed4 <prvGetNextExpireTime+0x44>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	e001      	b.n	8004ec4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	20000c80 	.word	0x20000c80

08004ed8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004ee0:	f7ff f8fa 	bl	80040d8 <xTaskGetTickCount>
 8004ee4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004ee6:	4b0b      	ldr	r3, [pc, #44]	; (8004f14 <prvSampleTimeNow+0x3c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d205      	bcs.n	8004efc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004ef0:	f000 f936 	bl	8005160 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	e002      	b.n	8004f02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004f02:	4a04      	ldr	r2, [pc, #16]	; (8004f14 <prvSampleTimeNow+0x3c>)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004f08:	68fb      	ldr	r3, [r7, #12]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20000c90 	.word	0x20000c90

08004f18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d812      	bhi.n	8004f64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	1ad2      	subs	r2, r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d302      	bcc.n	8004f52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	e01b      	b.n	8004f8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f52:	4b10      	ldr	r3, [pc, #64]	; (8004f94 <prvInsertTimerInActiveList+0x7c>)
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4610      	mov	r0, r2
 8004f5e:	f7fd fc32 	bl	80027c6 <vListInsert>
 8004f62:	e012      	b.n	8004f8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d206      	bcs.n	8004f7a <prvInsertTimerInActiveList+0x62>
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d302      	bcc.n	8004f7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004f74:	2301      	movs	r3, #1
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	e007      	b.n	8004f8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f7a:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <prvInsertTimerInActiveList+0x80>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	4610      	mov	r0, r2
 8004f86:	f7fd fc1e 	bl	80027c6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004f8a:	697b      	ldr	r3, [r7, #20]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3718      	adds	r7, #24
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	20000c84 	.word	0x20000c84
 8004f98:	20000c80 	.word	0x20000c80

08004f9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08e      	sub	sp, #56	; 0x38
 8004fa0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004fa2:	e0ca      	b.n	800513a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	da18      	bge.n	8004fdc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004faa:	1d3b      	adds	r3, r7, #4
 8004fac:	3304      	adds	r3, #4
 8004fae:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10a      	bne.n	8004fcc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fba:	f383 8811 	msr	BASEPRI, r3
 8004fbe:	f3bf 8f6f 	isb	sy
 8004fc2:	f3bf 8f4f 	dsb	sy
 8004fc6:	61fb      	str	r3, [r7, #28]
}
 8004fc8:	bf00      	nop
 8004fca:	e7fe      	b.n	8004fca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fd2:	6850      	ldr	r0, [r2, #4]
 8004fd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fd6:	6892      	ldr	r2, [r2, #8]
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f2c0 80aa 	blt.w	8005138 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff2:	3304      	adds	r3, #4
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7fd fc1f 	bl	8002838 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ffa:	463b      	mov	r3, r7
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff ff6b 	bl	8004ed8 <prvSampleTimeNow>
 8005002:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b09      	cmp	r3, #9
 8005008:	f200 8097 	bhi.w	800513a <prvProcessReceivedCommands+0x19e>
 800500c:	a201      	add	r2, pc, #4	; (adr r2, 8005014 <prvProcessReceivedCommands+0x78>)
 800500e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005012:	bf00      	nop
 8005014:	0800503d 	.word	0x0800503d
 8005018:	0800503d 	.word	0x0800503d
 800501c:	0800503d 	.word	0x0800503d
 8005020:	080050b1 	.word	0x080050b1
 8005024:	080050c5 	.word	0x080050c5
 8005028:	0800510f 	.word	0x0800510f
 800502c:	0800503d 	.word	0x0800503d
 8005030:	0800503d 	.word	0x0800503d
 8005034:	080050b1 	.word	0x080050b1
 8005038:	080050c5 	.word	0x080050c5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800503c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005042:	f043 0301 	orr.w	r3, r3, #1
 8005046:	b2da      	uxtb	r2, r3
 8005048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	18d1      	adds	r1, r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800505a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800505c:	f7ff ff5c 	bl	8004f18 <prvInsertTimerInActiveList>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d069      	beq.n	800513a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800506c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800506e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	d05e      	beq.n	800513a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	441a      	add	r2, r3
 8005084:	2300      	movs	r3, #0
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	2300      	movs	r3, #0
 800508a:	2100      	movs	r1, #0
 800508c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800508e:	f7ff fe05 	bl	8004c9c <xTimerGenericCommand>
 8005092:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d14f      	bne.n	800513a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800509a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509e:	f383 8811 	msr	BASEPRI, r3
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	61bb      	str	r3, [r7, #24]
}
 80050ac:	bf00      	nop
 80050ae:	e7fe      	b.n	80050ae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050b6:	f023 0301 	bic.w	r3, r3, #1
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80050c2:	e03a      	b.n	800513a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80050c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050ca:	f043 0301 	orr.w	r3, r3, #1
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050da:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10a      	bne.n	80050fa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	617b      	str	r3, [r7, #20]
}
 80050f6:	bf00      	nop
 80050f8:	e7fe      	b.n	80050f8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005100:	18d1      	adds	r1, r2, r3
 8005102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005108:	f7ff ff06 	bl	8004f18 <prvInsertTimerInActiveList>
					break;
 800510c:	e015      	b.n	800513a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800510e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005110:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d103      	bne.n	8005124 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800511c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800511e:	f000 fc3f 	bl	80059a0 <vPortFree>
 8005122:	e00a      	b.n	800513a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800512a:	f023 0301 	bic.w	r3, r3, #1
 800512e:	b2da      	uxtb	r2, r3
 8005130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005132:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005136:	e000      	b.n	800513a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005138:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800513a:	4b08      	ldr	r3, [pc, #32]	; (800515c <prvProcessReceivedCommands+0x1c0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	1d39      	adds	r1, r7, #4
 8005140:	2200      	movs	r2, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f7fd ffc0 	bl	80030c8 <xQueueReceive>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	f47f af2a 	bne.w	8004fa4 <prvProcessReceivedCommands+0x8>
	}
}
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	3730      	adds	r7, #48	; 0x30
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000c88 	.word	0x20000c88

08005160 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b088      	sub	sp, #32
 8005164:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005166:	e048      	b.n	80051fa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005168:	4b2d      	ldr	r3, [pc, #180]	; (8005220 <prvSwitchTimerLists+0xc0>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005172:	4b2b      	ldr	r3, [pc, #172]	; (8005220 <prvSwitchTimerLists+0xc0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	3304      	adds	r3, #4
 8005180:	4618      	mov	r0, r3
 8005182:	f7fd fb59 	bl	8002838 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005194:	f003 0304 	and.w	r3, r3, #4
 8005198:	2b00      	cmp	r3, #0
 800519a:	d02e      	beq.n	80051fa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4413      	add	r3, r2
 80051a4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d90e      	bls.n	80051cc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051ba:	4b19      	ldr	r3, [pc, #100]	; (8005220 <prvSwitchTimerLists+0xc0>)
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3304      	adds	r3, #4
 80051c2:	4619      	mov	r1, r3
 80051c4:	4610      	mov	r0, r2
 80051c6:	f7fd fafe 	bl	80027c6 <vListInsert>
 80051ca:	e016      	b.n	80051fa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051cc:	2300      	movs	r3, #0
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	2300      	movs	r3, #0
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	2100      	movs	r1, #0
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f7ff fd60 	bl	8004c9c <xTimerGenericCommand>
 80051dc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10a      	bne.n	80051fa <prvSwitchTimerLists+0x9a>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	603b      	str	r3, [r7, #0]
}
 80051f6:	bf00      	nop
 80051f8:	e7fe      	b.n	80051f8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051fa:	4b09      	ldr	r3, [pc, #36]	; (8005220 <prvSwitchTimerLists+0xc0>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d1b1      	bne.n	8005168 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005204:	4b06      	ldr	r3, [pc, #24]	; (8005220 <prvSwitchTimerLists+0xc0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800520a:	4b06      	ldr	r3, [pc, #24]	; (8005224 <prvSwitchTimerLists+0xc4>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a04      	ldr	r2, [pc, #16]	; (8005220 <prvSwitchTimerLists+0xc0>)
 8005210:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005212:	4a04      	ldr	r2, [pc, #16]	; (8005224 <prvSwitchTimerLists+0xc4>)
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	6013      	str	r3, [r2, #0]
}
 8005218:	bf00      	nop
 800521a:	3718      	adds	r7, #24
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20000c80 	.word	0x20000c80
 8005224:	20000c84 	.word	0x20000c84

08005228 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800522e:	f000 f969 	bl	8005504 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005232:	4b15      	ldr	r3, [pc, #84]	; (8005288 <prvCheckForValidListAndQueue+0x60>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d120      	bne.n	800527c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800523a:	4814      	ldr	r0, [pc, #80]	; (800528c <prvCheckForValidListAndQueue+0x64>)
 800523c:	f7fd fa72 	bl	8002724 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005240:	4813      	ldr	r0, [pc, #76]	; (8005290 <prvCheckForValidListAndQueue+0x68>)
 8005242:	f7fd fa6f 	bl	8002724 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005246:	4b13      	ldr	r3, [pc, #76]	; (8005294 <prvCheckForValidListAndQueue+0x6c>)
 8005248:	4a10      	ldr	r2, [pc, #64]	; (800528c <prvCheckForValidListAndQueue+0x64>)
 800524a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800524c:	4b12      	ldr	r3, [pc, #72]	; (8005298 <prvCheckForValidListAndQueue+0x70>)
 800524e:	4a10      	ldr	r2, [pc, #64]	; (8005290 <prvCheckForValidListAndQueue+0x68>)
 8005250:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005252:	2300      	movs	r3, #0
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	4b11      	ldr	r3, [pc, #68]	; (800529c <prvCheckForValidListAndQueue+0x74>)
 8005258:	4a11      	ldr	r2, [pc, #68]	; (80052a0 <prvCheckForValidListAndQueue+0x78>)
 800525a:	2110      	movs	r1, #16
 800525c:	200a      	movs	r0, #10
 800525e:	f7fd fb7d 	bl	800295c <xQueueGenericCreateStatic>
 8005262:	4603      	mov	r3, r0
 8005264:	4a08      	ldr	r2, [pc, #32]	; (8005288 <prvCheckForValidListAndQueue+0x60>)
 8005266:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005268:	4b07      	ldr	r3, [pc, #28]	; (8005288 <prvCheckForValidListAndQueue+0x60>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d005      	beq.n	800527c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005270:	4b05      	ldr	r3, [pc, #20]	; (8005288 <prvCheckForValidListAndQueue+0x60>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	490b      	ldr	r1, [pc, #44]	; (80052a4 <prvCheckForValidListAndQueue+0x7c>)
 8005276:	4618      	mov	r0, r3
 8005278:	f7fe fa9a 	bl	80037b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800527c:	f000 f972 	bl	8005564 <vPortExitCritical>
}
 8005280:	bf00      	nop
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20000c88 	.word	0x20000c88
 800528c:	20000c58 	.word	0x20000c58
 8005290:	20000c6c 	.word	0x20000c6c
 8005294:	20000c80 	.word	0x20000c80
 8005298:	20000c84 	.word	0x20000c84
 800529c:	20000d34 	.word	0x20000d34
 80052a0:	20000c94 	.word	0x20000c94
 80052a4:	08008b8c 	.word	0x08008b8c

080052a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	3b04      	subs	r3, #4
 80052b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3b04      	subs	r3, #4
 80052c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f023 0201 	bic.w	r2, r3, #1
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	3b04      	subs	r3, #4
 80052d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052d8:	4a0c      	ldr	r2, [pc, #48]	; (800530c <pxPortInitialiseStack+0x64>)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	3b14      	subs	r3, #20
 80052e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	3b04      	subs	r3, #4
 80052ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f06f 0202 	mvn.w	r2, #2
 80052f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3b20      	subs	r3, #32
 80052fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052fe:	68fb      	ldr	r3, [r7, #12]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	08005311 	.word	0x08005311

08005310 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005316:	2300      	movs	r3, #0
 8005318:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800531a:	4b12      	ldr	r3, [pc, #72]	; (8005364 <prvTaskExitError+0x54>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005322:	d00a      	beq.n	800533a <prvTaskExitError+0x2a>
	__asm volatile
 8005324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005328:	f383 8811 	msr	BASEPRI, r3
 800532c:	f3bf 8f6f 	isb	sy
 8005330:	f3bf 8f4f 	dsb	sy
 8005334:	60fb      	str	r3, [r7, #12]
}
 8005336:	bf00      	nop
 8005338:	e7fe      	b.n	8005338 <prvTaskExitError+0x28>
	__asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533e:	f383 8811 	msr	BASEPRI, r3
 8005342:	f3bf 8f6f 	isb	sy
 8005346:	f3bf 8f4f 	dsb	sy
 800534a:	60bb      	str	r3, [r7, #8]
}
 800534c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800534e:	bf00      	nop
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d0fc      	beq.n	8005350 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005356:	bf00      	nop
 8005358:	bf00      	nop
 800535a:	3714      	adds	r7, #20
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	20000010 	.word	0x20000010
	...

08005370 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005370:	4b07      	ldr	r3, [pc, #28]	; (8005390 <pxCurrentTCBConst2>)
 8005372:	6819      	ldr	r1, [r3, #0]
 8005374:	6808      	ldr	r0, [r1, #0]
 8005376:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537a:	f380 8809 	msr	PSP, r0
 800537e:	f3bf 8f6f 	isb	sy
 8005382:	f04f 0000 	mov.w	r0, #0
 8005386:	f380 8811 	msr	BASEPRI, r0
 800538a:	4770      	bx	lr
 800538c:	f3af 8000 	nop.w

08005390 <pxCurrentTCBConst2>:
 8005390:	20000758 	.word	0x20000758
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop

08005398 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005398:	4808      	ldr	r0, [pc, #32]	; (80053bc <prvPortStartFirstTask+0x24>)
 800539a:	6800      	ldr	r0, [r0, #0]
 800539c:	6800      	ldr	r0, [r0, #0]
 800539e:	f380 8808 	msr	MSP, r0
 80053a2:	f04f 0000 	mov.w	r0, #0
 80053a6:	f380 8814 	msr	CONTROL, r0
 80053aa:	b662      	cpsie	i
 80053ac:	b661      	cpsie	f
 80053ae:	f3bf 8f4f 	dsb	sy
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	df00      	svc	0
 80053b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80053ba:	bf00      	nop
 80053bc:	e000ed08 	.word	0xe000ed08

080053c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80053c6:	4b46      	ldr	r3, [pc, #280]	; (80054e0 <xPortStartScheduler+0x120>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a46      	ldr	r2, [pc, #280]	; (80054e4 <xPortStartScheduler+0x124>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d10a      	bne.n	80053e6 <xPortStartScheduler+0x26>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	613b      	str	r3, [r7, #16]
}
 80053e2:	bf00      	nop
 80053e4:	e7fe      	b.n	80053e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053e6:	4b3e      	ldr	r3, [pc, #248]	; (80054e0 <xPortStartScheduler+0x120>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a3f      	ldr	r2, [pc, #252]	; (80054e8 <xPortStartScheduler+0x128>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d10a      	bne.n	8005406 <xPortStartScheduler+0x46>
	__asm volatile
 80053f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f4:	f383 8811 	msr	BASEPRI, r3
 80053f8:	f3bf 8f6f 	isb	sy
 80053fc:	f3bf 8f4f 	dsb	sy
 8005400:	60fb      	str	r3, [r7, #12]
}
 8005402:	bf00      	nop
 8005404:	e7fe      	b.n	8005404 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005406:	4b39      	ldr	r3, [pc, #228]	; (80054ec <xPortStartScheduler+0x12c>)
 8005408:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	b2db      	uxtb	r3, r3
 8005410:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	22ff      	movs	r2, #255	; 0xff
 8005416:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	b2db      	uxtb	r3, r3
 800541e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005420:	78fb      	ldrb	r3, [r7, #3]
 8005422:	b2db      	uxtb	r3, r3
 8005424:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005428:	b2da      	uxtb	r2, r3
 800542a:	4b31      	ldr	r3, [pc, #196]	; (80054f0 <xPortStartScheduler+0x130>)
 800542c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800542e:	4b31      	ldr	r3, [pc, #196]	; (80054f4 <xPortStartScheduler+0x134>)
 8005430:	2207      	movs	r2, #7
 8005432:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005434:	e009      	b.n	800544a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005436:	4b2f      	ldr	r3, [pc, #188]	; (80054f4 <xPortStartScheduler+0x134>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3b01      	subs	r3, #1
 800543c:	4a2d      	ldr	r2, [pc, #180]	; (80054f4 <xPortStartScheduler+0x134>)
 800543e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005440:	78fb      	ldrb	r3, [r7, #3]
 8005442:	b2db      	uxtb	r3, r3
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	b2db      	uxtb	r3, r3
 8005448:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800544a:	78fb      	ldrb	r3, [r7, #3]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005452:	2b80      	cmp	r3, #128	; 0x80
 8005454:	d0ef      	beq.n	8005436 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005456:	4b27      	ldr	r3, [pc, #156]	; (80054f4 <xPortStartScheduler+0x134>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f1c3 0307 	rsb	r3, r3, #7
 800545e:	2b04      	cmp	r3, #4
 8005460:	d00a      	beq.n	8005478 <xPortStartScheduler+0xb8>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	60bb      	str	r3, [r7, #8]
}
 8005474:	bf00      	nop
 8005476:	e7fe      	b.n	8005476 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005478:	4b1e      	ldr	r3, [pc, #120]	; (80054f4 <xPortStartScheduler+0x134>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	4a1d      	ldr	r2, [pc, #116]	; (80054f4 <xPortStartScheduler+0x134>)
 8005480:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005482:	4b1c      	ldr	r3, [pc, #112]	; (80054f4 <xPortStartScheduler+0x134>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800548a:	4a1a      	ldr	r2, [pc, #104]	; (80054f4 <xPortStartScheduler+0x134>)
 800548c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	b2da      	uxtb	r2, r3
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005496:	4b18      	ldr	r3, [pc, #96]	; (80054f8 <xPortStartScheduler+0x138>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a17      	ldr	r2, [pc, #92]	; (80054f8 <xPortStartScheduler+0x138>)
 800549c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80054a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80054a2:	4b15      	ldr	r3, [pc, #84]	; (80054f8 <xPortStartScheduler+0x138>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a14      	ldr	r2, [pc, #80]	; (80054f8 <xPortStartScheduler+0x138>)
 80054a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80054ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80054ae:	f000 f8e5 	bl	800567c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80054b2:	4b12      	ldr	r3, [pc, #72]	; (80054fc <xPortStartScheduler+0x13c>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80054b8:	f000 f904 	bl	80056c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80054bc:	4b10      	ldr	r3, [pc, #64]	; (8005500 <xPortStartScheduler+0x140>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a0f      	ldr	r2, [pc, #60]	; (8005500 <xPortStartScheduler+0x140>)
 80054c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80054c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80054c8:	f7ff ff66 	bl	8005398 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054cc:	f7fe fee4 	bl	8004298 <vTaskSwitchContext>
	prvTaskExitError();
 80054d0:	f7ff ff1e 	bl	8005310 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	e000ed00 	.word	0xe000ed00
 80054e4:	410fc271 	.word	0x410fc271
 80054e8:	410fc270 	.word	0x410fc270
 80054ec:	e000e400 	.word	0xe000e400
 80054f0:	20000d84 	.word	0x20000d84
 80054f4:	20000d88 	.word	0x20000d88
 80054f8:	e000ed20 	.word	0xe000ed20
 80054fc:	20000010 	.word	0x20000010
 8005500:	e000ef34 	.word	0xe000ef34

08005504 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	607b      	str	r3, [r7, #4]
}
 800551c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800551e:	4b0f      	ldr	r3, [pc, #60]	; (800555c <vPortEnterCritical+0x58>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3301      	adds	r3, #1
 8005524:	4a0d      	ldr	r2, [pc, #52]	; (800555c <vPortEnterCritical+0x58>)
 8005526:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005528:	4b0c      	ldr	r3, [pc, #48]	; (800555c <vPortEnterCritical+0x58>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d10f      	bne.n	8005550 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005530:	4b0b      	ldr	r3, [pc, #44]	; (8005560 <vPortEnterCritical+0x5c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <vPortEnterCritical+0x4c>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	603b      	str	r3, [r7, #0]
}
 800554c:	bf00      	nop
 800554e:	e7fe      	b.n	800554e <vPortEnterCritical+0x4a>
	}
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	20000010 	.word	0x20000010
 8005560:	e000ed04 	.word	0xe000ed04

08005564 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800556a:	4b12      	ldr	r3, [pc, #72]	; (80055b4 <vPortExitCritical+0x50>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10a      	bne.n	8005588 <vPortExitCritical+0x24>
	__asm volatile
 8005572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005576:	f383 8811 	msr	BASEPRI, r3
 800557a:	f3bf 8f6f 	isb	sy
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	607b      	str	r3, [r7, #4]
}
 8005584:	bf00      	nop
 8005586:	e7fe      	b.n	8005586 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005588:	4b0a      	ldr	r3, [pc, #40]	; (80055b4 <vPortExitCritical+0x50>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	3b01      	subs	r3, #1
 800558e:	4a09      	ldr	r2, [pc, #36]	; (80055b4 <vPortExitCritical+0x50>)
 8005590:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005592:	4b08      	ldr	r3, [pc, #32]	; (80055b4 <vPortExitCritical+0x50>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d105      	bne.n	80055a6 <vPortExitCritical+0x42>
 800559a:	2300      	movs	r3, #0
 800559c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	f383 8811 	msr	BASEPRI, r3
}
 80055a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	20000010 	.word	0x20000010
	...

080055c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055c0:	f3ef 8009 	mrs	r0, PSP
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	4b15      	ldr	r3, [pc, #84]	; (8005620 <pxCurrentTCBConst>)
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	f01e 0f10 	tst.w	lr, #16
 80055d0:	bf08      	it	eq
 80055d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055da:	6010      	str	r0, [r2, #0]
 80055dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055e4:	f380 8811 	msr	BASEPRI, r0
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f7fe fe52 	bl	8004298 <vTaskSwitchContext>
 80055f4:	f04f 0000 	mov.w	r0, #0
 80055f8:	f380 8811 	msr	BASEPRI, r0
 80055fc:	bc09      	pop	{r0, r3}
 80055fe:	6819      	ldr	r1, [r3, #0]
 8005600:	6808      	ldr	r0, [r1, #0]
 8005602:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005606:	f01e 0f10 	tst.w	lr, #16
 800560a:	bf08      	it	eq
 800560c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005610:	f380 8809 	msr	PSP, r0
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	f3af 8000 	nop.w

08005620 <pxCurrentTCBConst>:
 8005620:	20000758 	.word	0x20000758
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop

08005628 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	607b      	str	r3, [r7, #4]
}
 8005640:	bf00      	nop
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
  traceISR_ENTER();
 8005642:	f001 fdeb 	bl	800721c <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005646:	f7fe fd69 	bl	800411c <xTaskIncrementTick>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d006      	beq.n	800565e <xPortSysTickHandler+0x36>
		{
			traceISR_EXIT_TO_SCHEDULER();
 8005650:	f001 fe42 	bl	80072d8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005654:	4b08      	ldr	r3, [pc, #32]	; (8005678 <xPortSysTickHandler+0x50>)
 8005656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	e001      	b.n	8005662 <xPortSysTickHandler+0x3a>
		}
		else
		{
			traceISR_EXIT();
 800565e:	f001 fe1f 	bl	80072a0 <SEGGER_SYSVIEW_RecordExitISR>
 8005662:	2300      	movs	r3, #0
 8005664:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	f383 8811 	msr	BASEPRI, r3
}
 800566c:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800566e:	bf00      	nop
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	e000ed04 	.word	0xe000ed04

0800567c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005680:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <vPortSetupTimerInterrupt+0x34>)
 8005682:	2200      	movs	r2, #0
 8005684:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005686:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <vPortSetupTimerInterrupt+0x38>)
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800568c:	4b0a      	ldr	r3, [pc, #40]	; (80056b8 <vPortSetupTimerInterrupt+0x3c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a0a      	ldr	r2, [pc, #40]	; (80056bc <vPortSetupTimerInterrupt+0x40>)
 8005692:	fba2 2303 	umull	r2, r3, r2, r3
 8005696:	099b      	lsrs	r3, r3, #6
 8005698:	4a09      	ldr	r2, [pc, #36]	; (80056c0 <vPortSetupTimerInterrupt+0x44>)
 800569a:	3b01      	subs	r3, #1
 800569c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800569e:	4b04      	ldr	r3, [pc, #16]	; (80056b0 <vPortSetupTimerInterrupt+0x34>)
 80056a0:	2207      	movs	r2, #7
 80056a2:	601a      	str	r2, [r3, #0]
}
 80056a4:	bf00      	nop
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	e000e010 	.word	0xe000e010
 80056b4:	e000e018 	.word	0xe000e018
 80056b8:	20000004 	.word	0x20000004
 80056bc:	10624dd3 	.word	0x10624dd3
 80056c0:	e000e014 	.word	0xe000e014

080056c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80056c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80056d4 <vPortEnableVFP+0x10>
 80056c8:	6801      	ldr	r1, [r0, #0]
 80056ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80056ce:	6001      	str	r1, [r0, #0]
 80056d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80056d2:	bf00      	nop
 80056d4:	e000ed88 	.word	0xe000ed88

080056d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056de:	f3ef 8305 	mrs	r3, IPSR
 80056e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2b0f      	cmp	r3, #15
 80056e8:	d914      	bls.n	8005714 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056ea:	4a17      	ldr	r2, [pc, #92]	; (8005748 <vPortValidateInterruptPriority+0x70>)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	4413      	add	r3, r2
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056f4:	4b15      	ldr	r3, [pc, #84]	; (800574c <vPortValidateInterruptPriority+0x74>)
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	7afa      	ldrb	r2, [r7, #11]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d20a      	bcs.n	8005714 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	607b      	str	r3, [r7, #4]
}
 8005710:	bf00      	nop
 8005712:	e7fe      	b.n	8005712 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005714:	4b0e      	ldr	r3, [pc, #56]	; (8005750 <vPortValidateInterruptPriority+0x78>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800571c:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <vPortValidateInterruptPriority+0x7c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d90a      	bls.n	800573a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	603b      	str	r3, [r7, #0]
}
 8005736:	bf00      	nop
 8005738:	e7fe      	b.n	8005738 <vPortValidateInterruptPriority+0x60>
	}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	e000e3f0 	.word	0xe000e3f0
 800574c:	20000d84 	.word	0x20000d84
 8005750:	e000ed0c 	.word	0xe000ed0c
 8005754:	20000d88 	.word	0x20000d88

08005758 <vSetVarulMaxPRIGROUPValue>:
#if( configASSERT_DEFINED == 1 )

void vSetVarulMaxPRIGROUPValue( void )
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0

#if( configASSERT_DEFINED == 1 )
{
	volatile uint32_t ulOriginalPriority;
	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800575e:	4b27      	ldr	r3, [pc, #156]	; (80057fc <vSetVarulMaxPRIGROUPValue+0xa4>)
 8005760:	60fb      	str	r3, [r7, #12]
	functions can be called.  ISR safe functions are those that end in
	"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
	ensure interrupt entry is as fast and simple as possible.

	Save the interrupt priority value that is about to be clobbered. */
	ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	b2db      	uxtb	r3, r3
 8005768:	607b      	str	r3, [r7, #4]

	/* Determine the number of priority bits available.  First write to all
	possible bits. */
	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	22ff      	movs	r2, #255	; 0xff
 800576e:	701a      	strb	r2, [r3, #0]

	/* Read the value back to see how many bits stuck. */
	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	b2db      	uxtb	r3, r3
 8005776:	70fb      	strb	r3, [r7, #3]

	/* Use the same mask on the maximum system call priority. */
	ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005778:	78fb      	ldrb	r3, [r7, #3]
 800577a:	b2db      	uxtb	r3, r3
 800577c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005780:	b2da      	uxtb	r2, r3
 8005782:	4b1f      	ldr	r3, [pc, #124]	; (8005800 <vSetVarulMaxPRIGROUPValue+0xa8>)
 8005784:	701a      	strb	r2, [r3, #0]

	/* Calculate the maximum acceptable priority group value for the number
	of bits read back. */
	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005786:	4b1f      	ldr	r3, [pc, #124]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005788:	2207      	movs	r2, #7
 800578a:	601a      	str	r2, [r3, #0]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800578c:	e009      	b.n	80057a2 <vSetVarulMaxPRIGROUPValue+0x4a>
	{
		ulMaxPRIGROUPValue--;
 800578e:	4b1d      	ldr	r3, [pc, #116]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3b01      	subs	r3, #1
 8005794:	4a1b      	ldr	r2, [pc, #108]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005796:	6013      	str	r3, [r2, #0]
		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005798:	78fb      	ldrb	r3, [r7, #3]
 800579a:	b2db      	uxtb	r3, r3
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	70fb      	strb	r3, [r7, #3]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80057a2:	78fb      	ldrb	r3, [r7, #3]
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057aa:	2b80      	cmp	r3, #128	; 0x80
 80057ac:	d0ef      	beq.n	800578e <vSetVarulMaxPRIGROUPValue+0x36>
	#ifdef configPRIO_BITS
	{
		/* Check the FreeRTOS configuration that defines the number of
		priority bits matches the number of priority bits actually queried
		from the hardware. */
		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80057ae:	4b15      	ldr	r3, [pc, #84]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f1c3 0307 	rsb	r3, r3, #7
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d00a      	beq.n	80057d0 <vSetVarulMaxPRIGROUPValue+0x78>
	__asm volatile
 80057ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	60bb      	str	r3, [r7, #8]
}
 80057cc:	bf00      	nop
 80057ce:	e7fe      	b.n	80057ce <vSetVarulMaxPRIGROUPValue+0x76>
	}
	#endif

	/* Shift the priority group value back to its position within the AIRCR
	register. */
	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057d0:	4b0c      	ldr	r3, [pc, #48]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	4a0b      	ldr	r2, [pc, #44]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 80057d8:	6013      	str	r3, [r2, #0]
	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057da:	4b0a      	ldr	r3, [pc, #40]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80057e2:	4a08      	ldr	r2, [pc, #32]	; (8005804 <vSetVarulMaxPRIGROUPValue+0xac>)
 80057e4:	6013      	str	r3, [r2, #0]

	/* Restore the clobbered interrupt priority register to its original
	value. */
	*pucFirstUserPriorityRegister = ulOriginalPriority;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	701a      	strb	r2, [r3, #0]
}
#endif /* conifgASSERT_DEFINED */

}
 80057ee:	bf00      	nop
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	e000e400 	.word	0xe000e400
 8005800:	20000d84 	.word	0x20000d84
 8005804:	20000d88 	.word	0x20000d88

08005808 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b08a      	sub	sp, #40	; 0x28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005810:	2300      	movs	r3, #0
 8005812:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005814:	f7fe fbb0 	bl	8003f78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005818:	4b5b      	ldr	r3, [pc, #364]	; (8005988 <pvPortMalloc+0x180>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005820:	f000 f92c 	bl	8005a7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005824:	4b59      	ldr	r3, [pc, #356]	; (800598c <pvPortMalloc+0x184>)
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4013      	ands	r3, r2
 800582c:	2b00      	cmp	r3, #0
 800582e:	f040 8093 	bne.w	8005958 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01d      	beq.n	8005874 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005838:	2208      	movs	r2, #8
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4413      	add	r3, r2
 800583e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f003 0307 	and.w	r3, r3, #7
 8005846:	2b00      	cmp	r3, #0
 8005848:	d014      	beq.n	8005874 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f023 0307 	bic.w	r3, r3, #7
 8005850:	3308      	adds	r3, #8
 8005852:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00a      	beq.n	8005874 <pvPortMalloc+0x6c>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	617b      	str	r3, [r7, #20]
}
 8005870:	bf00      	nop
 8005872:	e7fe      	b.n	8005872 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d06e      	beq.n	8005958 <pvPortMalloc+0x150>
 800587a:	4b45      	ldr	r3, [pc, #276]	; (8005990 <pvPortMalloc+0x188>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	429a      	cmp	r2, r3
 8005882:	d869      	bhi.n	8005958 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005884:	4b43      	ldr	r3, [pc, #268]	; (8005994 <pvPortMalloc+0x18c>)
 8005886:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005888:	4b42      	ldr	r3, [pc, #264]	; (8005994 <pvPortMalloc+0x18c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800588e:	e004      	b.n	800589a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d903      	bls.n	80058ac <pvPortMalloc+0xa4>
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1f1      	bne.n	8005890 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058ac:	4b36      	ldr	r3, [pc, #216]	; (8005988 <pvPortMalloc+0x180>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d050      	beq.n	8005958 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058b6:	6a3b      	ldr	r3, [r7, #32]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2208      	movs	r2, #8
 80058bc:	4413      	add	r3, r2
 80058be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	1ad2      	subs	r2, r2, r3
 80058d0:	2308      	movs	r3, #8
 80058d2:	005b      	lsls	r3, r3, #1
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d91f      	bls.n	8005918 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4413      	add	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <pvPortMalloc+0xf8>
	__asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	613b      	str	r3, [r7, #16]
}
 80058fc:	bf00      	nop
 80058fe:	e7fe      	b.n	80058fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	1ad2      	subs	r2, r2, r3
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005912:	69b8      	ldr	r0, [r7, #24]
 8005914:	f000 f914 	bl	8005b40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005918:	4b1d      	ldr	r3, [pc, #116]	; (8005990 <pvPortMalloc+0x188>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	4a1b      	ldr	r2, [pc, #108]	; (8005990 <pvPortMalloc+0x188>)
 8005924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005926:	4b1a      	ldr	r3, [pc, #104]	; (8005990 <pvPortMalloc+0x188>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4b1b      	ldr	r3, [pc, #108]	; (8005998 <pvPortMalloc+0x190>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d203      	bcs.n	800593a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005932:	4b17      	ldr	r3, [pc, #92]	; (8005990 <pvPortMalloc+0x188>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a18      	ldr	r2, [pc, #96]	; (8005998 <pvPortMalloc+0x190>)
 8005938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	4b13      	ldr	r3, [pc, #76]	; (800598c <pvPortMalloc+0x184>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	431a      	orrs	r2, r3
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	2200      	movs	r2, #0
 800594c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800594e:	4b13      	ldr	r3, [pc, #76]	; (800599c <pvPortMalloc+0x194>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	3301      	adds	r3, #1
 8005954:	4a11      	ldr	r2, [pc, #68]	; (800599c <pvPortMalloc+0x194>)
 8005956:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005958:	f7fe fb1c 	bl	8003f94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	f003 0307 	and.w	r3, r3, #7
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <pvPortMalloc+0x174>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	60fb      	str	r3, [r7, #12]
}
 8005978:	bf00      	nop
 800597a:	e7fe      	b.n	800597a <pvPortMalloc+0x172>
	return pvReturn;
 800597c:	69fb      	ldr	r3, [r7, #28]
}
 800597e:	4618      	mov	r0, r3
 8005980:	3728      	adds	r7, #40	; 0x28
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20005d94 	.word	0x20005d94
 800598c:	20005da8 	.word	0x20005da8
 8005990:	20005d98 	.word	0x20005d98
 8005994:	20005d8c 	.word	0x20005d8c
 8005998:	20005d9c 	.word	0x20005d9c
 800599c:	20005da0 	.word	0x20005da0

080059a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d04d      	beq.n	8005a4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059b2:	2308      	movs	r3, #8
 80059b4:	425b      	negs	r3, r3
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	4413      	add	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	4b24      	ldr	r3, [pc, #144]	; (8005a58 <vPortFree+0xb8>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4013      	ands	r3, r2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10a      	bne.n	80059e4 <vPortFree+0x44>
	__asm volatile
 80059ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d2:	f383 8811 	msr	BASEPRI, r3
 80059d6:	f3bf 8f6f 	isb	sy
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	60fb      	str	r3, [r7, #12]
}
 80059e0:	bf00      	nop
 80059e2:	e7fe      	b.n	80059e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00a      	beq.n	8005a02 <vPortFree+0x62>
	__asm volatile
 80059ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f0:	f383 8811 	msr	BASEPRI, r3
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	60bb      	str	r3, [r7, #8]
}
 80059fe:	bf00      	nop
 8005a00:	e7fe      	b.n	8005a00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	4b14      	ldr	r3, [pc, #80]	; (8005a58 <vPortFree+0xb8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d01e      	beq.n	8005a4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d11a      	bne.n	8005a4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	4b0e      	ldr	r3, [pc, #56]	; (8005a58 <vPortFree+0xb8>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	43db      	mvns	r3, r3
 8005a22:	401a      	ands	r2, r3
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a28:	f7fe faa6 	bl	8003f78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <vPortFree+0xbc>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4413      	add	r3, r2
 8005a36:	4a09      	ldr	r2, [pc, #36]	; (8005a5c <vPortFree+0xbc>)
 8005a38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a3a:	6938      	ldr	r0, [r7, #16]
 8005a3c:	f000 f880 	bl	8005b40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005a40:	4b07      	ldr	r3, [pc, #28]	; (8005a60 <vPortFree+0xc0>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	3301      	adds	r3, #1
 8005a46:	4a06      	ldr	r2, [pc, #24]	; (8005a60 <vPortFree+0xc0>)
 8005a48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005a4a:	f7fe faa3 	bl	8003f94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a4e:	bf00      	nop
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	20005da8 	.word	0x20005da8
 8005a5c:	20005d98 	.word	0x20005d98
 8005a60:	20005da4 	.word	0x20005da4

08005a64 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8005a68:	4b03      	ldr	r3, [pc, #12]	; (8005a78 <xPortGetFreeHeapSize+0x14>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	20005d98 	.word	0x20005d98

08005a7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a82:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8005a86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a88:	4b27      	ldr	r3, [pc, #156]	; (8005b28 <prvHeapInit+0xac>)
 8005a8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00c      	beq.n	8005ab0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3307      	adds	r3, #7
 8005a9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0307 	bic.w	r3, r3, #7
 8005aa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	4a1f      	ldr	r2, [pc, #124]	; (8005b28 <prvHeapInit+0xac>)
 8005aac:	4413      	add	r3, r2
 8005aae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ab4:	4a1d      	ldr	r2, [pc, #116]	; (8005b2c <prvHeapInit+0xb0>)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005aba:	4b1c      	ldr	r3, [pc, #112]	; (8005b2c <prvHeapInit+0xb0>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ac8:	2208      	movs	r2, #8
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	1a9b      	subs	r3, r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0307 	bic.w	r3, r3, #7
 8005ad6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4a15      	ldr	r2, [pc, #84]	; (8005b30 <prvHeapInit+0xb4>)
 8005adc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ade:	4b14      	ldr	r3, [pc, #80]	; (8005b30 <prvHeapInit+0xb4>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ae6:	4b12      	ldr	r3, [pc, #72]	; (8005b30 <prvHeapInit+0xb4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	1ad2      	subs	r2, r2, r3
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005afc:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <prvHeapInit+0xb4>)
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4a0a      	ldr	r2, [pc, #40]	; (8005b34 <prvHeapInit+0xb8>)
 8005b0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	4a09      	ldr	r2, [pc, #36]	; (8005b38 <prvHeapInit+0xbc>)
 8005b12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b14:	4b09      	ldr	r3, [pc, #36]	; (8005b3c <prvHeapInit+0xc0>)
 8005b16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b1a:	601a      	str	r2, [r3, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	20000d8c 	.word	0x20000d8c
 8005b2c:	20005d8c 	.word	0x20005d8c
 8005b30:	20005d94 	.word	0x20005d94
 8005b34:	20005d9c 	.word	0x20005d9c
 8005b38:	20005d98 	.word	0x20005d98
 8005b3c:	20005da8 	.word	0x20005da8

08005b40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b48:	4b28      	ldr	r3, [pc, #160]	; (8005bec <prvInsertBlockIntoFreeList+0xac>)
 8005b4a:	60fb      	str	r3, [r7, #12]
 8005b4c:	e002      	b.n	8005b54 <prvInsertBlockIntoFreeList+0x14>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d8f7      	bhi.n	8005b4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	4413      	add	r3, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d108      	bne.n	8005b82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	441a      	add	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	441a      	add	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d118      	bne.n	8005bc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <prvInsertBlockIntoFreeList+0xb0>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d00d      	beq.n	8005bbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	441a      	add	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	e008      	b.n	8005bd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005bbe:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <prvInsertBlockIntoFreeList+0xb0>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	e003      	b.n	8005bd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d002      	beq.n	8005bde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	20005d8c 	.word	0x20005d8c
 8005bf0:	20005d94 	.word	0x20005d94

08005bf4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005bf8:	4803      	ldr	r0, [pc, #12]	; (8005c08 <_cbSendSystemDesc+0x14>)
 8005bfa:	f001 fab9 	bl	8007170 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8005bfe:	4803      	ldr	r0, [pc, #12]	; (8005c0c <_cbSendSystemDesc+0x18>)
 8005c00:	f001 fab6 	bl	8007170 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005c04:	bf00      	nop
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	08008b94 	.word	0x08008b94
 8005c0c:	08008bd0 	.word	0x08008bd0

08005c10 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005c14:	4b06      	ldr	r3, [pc, #24]	; (8005c30 <SEGGER_SYSVIEW_Conf+0x20>)
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	4b05      	ldr	r3, [pc, #20]	; (8005c30 <SEGGER_SYSVIEW_Conf+0x20>)
 8005c1a:	6819      	ldr	r1, [r3, #0]
 8005c1c:	4b05      	ldr	r3, [pc, #20]	; (8005c34 <SEGGER_SYSVIEW_Conf+0x24>)
 8005c1e:	4a06      	ldr	r2, [pc, #24]	; (8005c38 <SEGGER_SYSVIEW_Conf+0x28>)
 8005c20:	f000 fe26 	bl	8006870 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8005c24:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8005c28:	f000 fe60 	bl	80068ec <SEGGER_SYSVIEW_SetRAMBase>
}
 8005c2c:	bf00      	nop
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	20000004 	.word	0x20000004
 8005c34:	08005bf5 	.word	0x08005bf5
 8005c38:	08008c70 	.word	0x08008c70

08005c3c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8005c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8005c42:	2300      	movs	r3, #0
 8005c44:	607b      	str	r3, [r7, #4]
 8005c46:	e048      	b.n	8005cda <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8005c48:	4929      	ldr	r1, [pc, #164]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	440b      	add	r3, r1
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fe fd69 	bl	8004730 <uxTaskGetStackHighWaterMark>
 8005c5e:	4601      	mov	r1, r0
 8005c60:	4823      	ldr	r0, [pc, #140]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	4403      	add	r3, r0
 8005c6e:	3310      	adds	r3, #16
 8005c70:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8005c72:	491f      	ldr	r1, [pc, #124]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	4613      	mov	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	440b      	add	r3, r1
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	491b      	ldr	r1, [pc, #108]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	440b      	add	r3, r1
 8005c90:	3304      	adds	r3, #4
 8005c92:	6819      	ldr	r1, [r3, #0]
 8005c94:	4c16      	ldr	r4, [pc, #88]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4423      	add	r3, r4
 8005ca2:	3308      	adds	r3, #8
 8005ca4:	681c      	ldr	r4, [r3, #0]
 8005ca6:	4d12      	ldr	r5, [pc, #72]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	442b      	add	r3, r5
 8005cb4:	330c      	adds	r3, #12
 8005cb6:	681d      	ldr	r5, [r3, #0]
 8005cb8:	4e0d      	ldr	r6, [pc, #52]	; (8005cf0 <_cbSendTaskList+0xb4>)
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	4433      	add	r3, r6
 8005cc6:	3310      	adds	r3, #16
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	462b      	mov	r3, r5
 8005cce:	4622      	mov	r2, r4
 8005cd0:	f000 f972 	bl	8005fb8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	607b      	str	r3, [r7, #4]
 8005cda:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <_cbSendTaskList+0xb8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d3b1      	bcc.n	8005c48 <_cbSendTaskList+0xc>
  }
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20005dac 	.word	0x20005dac
 8005cf4:	20005e4c 	.word	0x20005e4c

08005cf8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8005cf8:	b5b0      	push	{r4, r5, r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005cfe:	f7fe f9fb 	bl	80040f8 <xTaskGetTickCountFromISR>
 8005d02:	4603      	mov	r3, r0
 8005d04:	461a      	mov	r2, r3
 8005d06:	f04f 0300 	mov.w	r3, #0
 8005d0a:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005d0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	f04f 0400 	mov.w	r4, #0
 8005d1a:	f04f 0500 	mov.w	r5, #0
 8005d1e:	015d      	lsls	r5, r3, #5
 8005d20:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8005d24:	0154      	lsls	r4, r2, #5
 8005d26:	4622      	mov	r2, r4
 8005d28:	462b      	mov	r3, r5
 8005d2a:	1a12      	subs	r2, r2, r0
 8005d2c:	eb63 0301 	sbc.w	r3, r3, r1
 8005d30:	f04f 0400 	mov.w	r4, #0
 8005d34:	f04f 0500 	mov.w	r5, #0
 8005d38:	009d      	lsls	r5, r3, #2
 8005d3a:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8005d3e:	0094      	lsls	r4, r2, #2
 8005d40:	4622      	mov	r2, r4
 8005d42:	462b      	mov	r3, r5
 8005d44:	1812      	adds	r2, r2, r0
 8005d46:	eb41 0303 	adc.w	r3, r1, r3
 8005d4a:	f04f 0000 	mov.w	r0, #0
 8005d4e:	f04f 0100 	mov.w	r1, #0
 8005d52:	00d9      	lsls	r1, r3, #3
 8005d54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d58:	00d0      	lsls	r0, r2, #3
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8005d62:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8005d66:	4610      	mov	r0, r2
 8005d68:	4619      	mov	r1, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bdb0      	pop	{r4, r5, r7, pc}

08005d70 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af02      	add	r7, sp, #8
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005d7e:	2205      	movs	r2, #5
 8005d80:	492b      	ldr	r1, [pc, #172]	; (8005e30 <SYSVIEW_AddTask+0xc0>)
 8005d82:	68b8      	ldr	r0, [r7, #8]
 8005d84:	f001 fd80 	bl	8007888 <memcmp>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d04b      	beq.n	8005e26 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005d8e:	4b29      	ldr	r3, [pc, #164]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2b07      	cmp	r3, #7
 8005d94:	d903      	bls.n	8005d9e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8005d96:	4828      	ldr	r0, [pc, #160]	; (8005e38 <SYSVIEW_AddTask+0xc8>)
 8005d98:	f001 fcf0 	bl	800777c <SEGGER_SYSVIEW_Warn>
    return;
 8005d9c:	e044      	b.n	8005e28 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005d9e:	4b25      	ldr	r3, [pc, #148]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	4926      	ldr	r1, [pc, #152]	; (8005e3c <SYSVIEW_AddTask+0xcc>)
 8005da4:	4613      	mov	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	440b      	add	r3, r1
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005db2:	4b20      	ldr	r3, [pc, #128]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	4921      	ldr	r1, [pc, #132]	; (8005e3c <SYSVIEW_AddTask+0xcc>)
 8005db8:	4613      	mov	r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	4413      	add	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	440b      	add	r3, r1
 8005dc2:	3304      	adds	r3, #4
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8005dc8:	4b1a      	ldr	r3, [pc, #104]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	491b      	ldr	r1, [pc, #108]	; (8005e3c <SYSVIEW_AddTask+0xcc>)
 8005dce:	4613      	mov	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	440b      	add	r3, r1
 8005dd8:	3308      	adds	r3, #8
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005dde:	4b15      	ldr	r3, [pc, #84]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	4916      	ldr	r1, [pc, #88]	; (8005e3c <SYSVIEW_AddTask+0xcc>)
 8005de4:	4613      	mov	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	440b      	add	r3, r1
 8005dee:	330c      	adds	r3, #12
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005df4:	4b0f      	ldr	r3, [pc, #60]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	4910      	ldr	r1, [pc, #64]	; (8005e3c <SYSVIEW_AddTask+0xcc>)
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	4413      	add	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	440b      	add	r3, r1
 8005e04:	3310      	adds	r3, #16
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8005e0a:	4b0a      	ldr	r3, [pc, #40]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	4a08      	ldr	r2, [pc, #32]	; (8005e34 <SYSVIEW_AddTask+0xc4>)
 8005e12:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 f8ca 	bl	8005fb8 <SYSVIEW_SendTaskInfo>
 8005e24:	e000      	b.n	8005e28 <SYSVIEW_AddTask+0xb8>
    return;
 8005e26:	bf00      	nop

}
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	08008be0 	.word	0x08008be0
 8005e34:	20005e4c 	.word	0x20005e4c
 8005e38:	08008be8 	.word	0x08008be8
 8005e3c:	20005dac 	.word	0x20005dac

08005e40 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 8005e48:	4b59      	ldr	r3, [pc, #356]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 80ab 	beq.w	8005fa8 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e00d      	b.n	8005e74 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 8005e58:	4956      	ldr	r1, [pc, #344]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d008      	beq.n	8005e80 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	3301      	adds	r3, #1
 8005e72:	60fb      	str	r3, [r7, #12]
 8005e74:	4b4e      	ldr	r3, [pc, #312]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d3ec      	bcc.n	8005e58 <SYSVIEW_DeleteTask+0x18>
 8005e7e:	e000      	b.n	8005e82 <SYSVIEW_DeleteTask+0x42>
      break;
 8005e80:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 8005e82:	4b4b      	ldr	r3, [pc, #300]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3b01      	subs	r3, #1
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d111      	bne.n	8005eb2 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4a46      	ldr	r2, [pc, #280]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005e9a:	4413      	add	r3, r2
 8005e9c:	2214      	movs	r2, #20
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f001 fd0d 	bl	80078c0 <memset>
    _NumTasks--;
 8005ea6:	4b42      	ldr	r3, [pc, #264]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	4a40      	ldr	r2, [pc, #256]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005eae:	6013      	str	r3, [r2, #0]
 8005eb0:	e07b      	b.n	8005faa <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 8005eb2:	4b3f      	ldr	r3, [pc, #252]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d276      	bcs.n	8005faa <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 8005ebc:	4b3c      	ldr	r3, [pc, #240]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	1e5a      	subs	r2, r3, #1
 8005ec2:	493c      	ldr	r1, [pc, #240]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	440b      	add	r3, r1
 8005ece:	6819      	ldr	r1, [r3, #0]
 8005ed0:	4838      	ldr	r0, [pc, #224]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4403      	add	r3, r0
 8005ede:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 8005ee0:	4b33      	ldr	r3, [pc, #204]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	1e5a      	subs	r2, r3, #1
 8005ee6:	4933      	ldr	r1, [pc, #204]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005ee8:	4613      	mov	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	6819      	ldr	r1, [r3, #0]
 8005ef6:	482f      	ldr	r0, [pc, #188]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	4613      	mov	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4403      	add	r3, r0
 8005f04:	3304      	adds	r3, #4
 8005f06:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 8005f08:	4b29      	ldr	r3, [pc, #164]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	1e5a      	subs	r2, r3, #1
 8005f0e:	4929      	ldr	r1, [pc, #164]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	440b      	add	r3, r1
 8005f1a:	3308      	adds	r3, #8
 8005f1c:	6819      	ldr	r1, [r3, #0]
 8005f1e:	4825      	ldr	r0, [pc, #148]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4613      	mov	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	4403      	add	r3, r0
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 8005f30:	4b1f      	ldr	r3, [pc, #124]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	1e5a      	subs	r2, r3, #1
 8005f36:	491f      	ldr	r1, [pc, #124]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	440b      	add	r3, r1
 8005f42:	330c      	adds	r3, #12
 8005f44:	6819      	ldr	r1, [r3, #0]
 8005f46:	481b      	ldr	r0, [pc, #108]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4403      	add	r3, r0
 8005f54:	330c      	adds	r3, #12
 8005f56:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 8005f58:	4b15      	ldr	r3, [pc, #84]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	1e5a      	subs	r2, r3, #1
 8005f5e:	4915      	ldr	r1, [pc, #84]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f60:	4613      	mov	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	440b      	add	r3, r1
 8005f6a:	3310      	adds	r3, #16
 8005f6c:	6819      	ldr	r1, [r3, #0]
 8005f6e:	4811      	ldr	r0, [pc, #68]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4613      	mov	r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4413      	add	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4403      	add	r3, r0
 8005f7c:	3310      	adds	r3, #16
 8005f7e:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8005f80:	4b0b      	ldr	r3, [pc, #44]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	1e5a      	subs	r2, r3, #1
 8005f86:	4613      	mov	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4a09      	ldr	r2, [pc, #36]	; (8005fb4 <SYSVIEW_DeleteTask+0x174>)
 8005f90:	4413      	add	r3, r2
 8005f92:	2214      	movs	r2, #20
 8005f94:	2100      	movs	r1, #0
 8005f96:	4618      	mov	r0, r3
 8005f98:	f001 fc92 	bl	80078c0 <memset>
    _NumTasks--;
 8005f9c:	4b04      	ldr	r3, [pc, #16]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	4a03      	ldr	r2, [pc, #12]	; (8005fb0 <SYSVIEW_DeleteTask+0x170>)
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	e000      	b.n	8005faa <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 8005fa8:	bf00      	nop
  }
}
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	20005e4c 	.word	0x20005e4c
 8005fb4:	20005dac 	.word	0x20005dac

08005fb8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b08a      	sub	sp, #40	; 0x28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8005fc6:	f107 0314 	add.w	r3, r7, #20
 8005fca:	2214      	movs	r2, #20
 8005fcc:	2100      	movs	r1, #0
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f001 fc76 	bl	80078c0 <memset>
  TaskInfo.TaskID     = TaskID;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005fe8:	f107 0314 	add.w	r3, r7, #20
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 ffc5 	bl	8006f7c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005ff2:	bf00      	nop
 8005ff4:	3728      	adds	r7, #40	; 0x28
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
	...

08005ffc <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8006002:	4b21      	ldr	r3, [pc, #132]	; (8006088 <_DoInit+0x8c>)
 8006004:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2203      	movs	r2, #3
 800600a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2203      	movs	r2, #3
 8006010:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a1d      	ldr	r2, [pc, #116]	; (800608c <_DoInit+0x90>)
 8006016:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a1d      	ldr	r2, [pc, #116]	; (8006090 <_DoInit+0x94>)
 800601c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006024:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a14      	ldr	r2, [pc, #80]	; (800608c <_DoInit+0x90>)
 800603c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a14      	ldr	r2, [pc, #80]	; (8006094 <_DoInit+0x98>)
 8006042:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2210      	movs	r2, #16
 8006048:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3307      	adds	r3, #7
 8006060:	4a0d      	ldr	r2, [pc, #52]	; (8006098 <_DoInit+0x9c>)
 8006062:	6810      	ldr	r0, [r2, #0]
 8006064:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a0c      	ldr	r2, [pc, #48]	; (800609c <_DoInit+0xa0>)
 800606a:	6810      	ldr	r0, [r2, #0]
 800606c:	6018      	str	r0, [r3, #0]
 800606e:	8891      	ldrh	r1, [r2, #4]
 8006070:	7992      	ldrb	r2, [r2, #6]
 8006072:	8099      	strh	r1, [r3, #4]
 8006074:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2220      	movs	r2, #32
 800607a:	719a      	strb	r2, [r3, #6]
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	2000b45c 	.word	0x2000b45c
 800608c:	08008c38 	.word	0x08008c38
 8006090:	20005e50 	.word	0x20005e50
 8006094:	20006250 	.word	0x20006250
 8006098:	08008c44 	.word	0x08008c44
 800609c:	08008c48 	.word	0x08008c48

080060a0 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b08a      	sub	sp, #40	; 0x28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_DOWN* pRing;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  const char*             pSrc;
#endif
  //
  INIT();
 80060ac:	4b3c      	ldr	r3, [pc, #240]	; (80061a0 <SEGGER_RTT_ReadNoLock+0x100>)
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <SEGGER_RTT_ReadNoLock+0x18>
 80060b4:	f7ff ffa2 	bl	8005ffc <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4613      	mov	r3, r2
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	4413      	add	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	3360      	adds	r3, #96	; 0x60
 80060c4:	4a36      	ldr	r2, [pc, #216]	; (80061a0 <SEGGER_RTT_ReadNoLock+0x100>)
 80060c6:	4413      	add	r3, r2
 80060c8:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 80060da:	2300      	movs	r3, #0
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80060de:	6a3a      	ldr	r2, [r7, #32]
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d92a      	bls.n	800613c <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	689a      	ldr	r2, [r3, #8]
 80060ea:	6a3b      	ldr	r3, [r7, #32]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4293      	cmp	r3, r2
 80060f6:	bf28      	it	cs
 80060f8:	4613      	movcs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	4413      	add	r3, r2
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	4619      	mov	r1, r3
 8006108:	69f8      	ldr	r0, [r7, #28]
 800610a:	f001 fbcb 	bl	80078a4 <memcpy>
    NumBytesRead += NumBytesRem;
 800610e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4413      	add	r3, r2
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	4413      	add	r3, r2
 800611c:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006126:	6a3a      	ldr	r2, [r7, #32]
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4413      	add	r3, r2
 800612c:	623b      	str	r3, [r7, #32]
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	6a3a      	ldr	r2, [r7, #32]
 8006134:	429a      	cmp	r2, r3
 8006136:	d101      	bne.n	800613c <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 8006138:	2300      	movs	r3, #0
 800613a:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	6a3b      	ldr	r3, [r7, #32]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4293      	cmp	r3, r2
 800614a:	bf28      	it	cs
 800614c:	4613      	movcs	r3, r2
 800614e:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d018      	beq.n	8006188 <SEGGER_RTT_ReadNoLock+0xe8>
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	4413      	add	r3, r2
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4619      	mov	r1, r3
 8006162:	69f8      	ldr	r0, [r7, #28]
 8006164:	f001 fb9e 	bl	80078a4 <memcpy>
    NumBytesRead += NumBytesRem;
 8006168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	4413      	add	r3, r2
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8006170:	69fa      	ldr	r2, [r7, #28]
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4413      	add	r3, r2
 8006176:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006180:	6a3a      	ldr	r2, [r7, #32]
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	4413      	add	r3, r2
 8006186:	623b      	str	r3, [r7, #32]
#endif
  }
  if (NumBytesRead) {
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	6a3a      	ldr	r2, [r7, #32]
 8006192:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006196:	4618      	mov	r0, r3
 8006198:	3728      	adds	r7, #40	; 0x28
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	2000b45c 	.word	0x2000b45c

080061a4 <SEGGER_RTT_WriteSkipNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, all data is dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b08a      	sub	sp, #40	; 0x28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  unsigned              Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*                 pDst;
#endif

  pData = (const char *)pBuffer;
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get "to-host" ring buffer and copy some elements into local variables.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	4613      	mov	r3, r2
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	4413      	add	r3, r2
 80061be:	00db      	lsls	r3, r3, #3
 80061c0:	4a3f      	ldr	r2, [pc, #252]	; (80062c0 <SEGGER_RTT_WriteSkipNoLock+0x11c>)
 80061c2:	4413      	add	r3, r2
 80061c4:	623b      	str	r3, [r7, #32]
  RdOff = pRing->RdOff;
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	61fb      	str	r3, [r7, #28]
  WrOff = pRing->WrOff;
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	61bb      	str	r3, [r7, #24]
  //
  //    RdOff > WrOff -> Space until RdOff - 1 is free.
  //  AND
  //    WrOff + NumBytes < RdOff -> Data fits into buffer
  //
  if (RdOff <= WrOff) {
 80061d2:	69fa      	ldr	r2, [r7, #28]
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d854      	bhi.n	8006284 <SEGGER_RTT_WriteSkipNoLock+0xe0>
    //
    // Get space until WrOff will be at wrap around.
    //
    Avail = pRing->SizeOfBuffer - 1u - WrOff ;
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d30f      	bcc.n	800620e <SEGGER_RTT_WriteSkipNoLock+0x6a>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 80061ee:	6a3b      	ldr	r3, [r7, #32]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	4413      	add	r3, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061fa:	4618      	mov	r0, r3
 80061fc:	f001 fb52 	bl	80078a4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	441a      	add	r2, r3
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 800620a:	2301      	movs	r3, #1
 800620c:	e054      	b.n	80062b8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
    //
    // If data did not fit into space until wrap around calculate complete space in buffer.
    //
    Avail += RdOff;
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	4413      	add	r3, r2
 8006214:	617b      	str	r3, [r7, #20]
    //
    // If there is still no space for the whole of this output, don't bother.
    //
    if (Avail >= NumBytes) {
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	429a      	cmp	r2, r3
 800621c:	d34b      	bcc.n	80062b6 <SEGGER_RTT_WriteSkipNoLock+0x112>
      //
      //  OK, we have enough space in buffer. Copy in one or 2 chunks
      //
      Rem = pRing->SizeOfBuffer - WrOff;      // Space until end of buffer
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	689a      	ldr	r2, [r3, #8]
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	613b      	str	r3, [r7, #16]
      if (Rem > NumBytes) {
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	429a      	cmp	r2, r3
 800622e:	d90e      	bls.n	800624e <SEGGER_RTT_WriteSkipNoLock+0xaa>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	4413      	add	r3, r2
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800623c:	4618      	mov	r0, r3
 800623e:	f001 fb31 	bl	80078a4 <memcpy>
        pRing->WrOff = WrOff + NumBytes;
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	441a      	add	r2, r3
 8006248:	6a3b      	ldr	r3, [r7, #32]
 800624a:	60da      	str	r2, [r3, #12]
 800624c:	e018      	b.n	8006280 <SEGGER_RTT_WriteSkipNoLock+0xdc>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, Rem);
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	4413      	add	r3, r2
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800625a:	4618      	mov	r0, r3
 800625c:	f001 fb22 	bl	80078a4 <memcpy>
        SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytes - Rem);
 8006260:	6a3b      	ldr	r3, [r7, #32]
 8006262:	6858      	ldr	r0, [r3, #4]
 8006264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	18d1      	adds	r1, r2, r3
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	461a      	mov	r2, r3
 8006272:	f001 fb17 	bl	80078a4 <memcpy>
        pRing->WrOff = NumBytes - Rem;
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad2      	subs	r2, r2, r3
 800627c:	6a3b      	ldr	r3, [r7, #32]
 800627e:	60da      	str	r2, [r3, #12]
#endif
      }
      return 1;
 8006280:	2301      	movs	r3, #1
 8006282:	e019      	b.n	80062b8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  } else {
    Avail = RdOff - WrOff - 1u;
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	429a      	cmp	r2, r3
 8006294:	d30f      	bcc.n	80062b6 <SEGGER_RTT_WriteSkipNoLock+0x112>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	4413      	add	r3, r2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062a2:	4618      	mov	r0, r3
 80062a4:	f001 fafe 	bl	80078a4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 80062a8:	69ba      	ldr	r2, [r7, #24]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	441a      	add	r2, r3
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e000      	b.n	80062b8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  }
  //
  // If we reach this point no data has been written
  //
  return 0;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3728      	adds	r7, #40	; 0x28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	2000b45c 	.word	0x2000b45c

080062c4 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
 80062d0:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 80062d2:	4b30      	ldr	r3, [pc, #192]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <SEGGER_RTT_ConfigUpBuffer+0x1a>
 80062da:	f7ff fe8f 	bl	8005ffc <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 80062de:	4b2d      	ldr	r3, [pc, #180]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	461a      	mov	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d24c      	bcs.n	8006384 <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 80062ea:	f3ef 8311 	mrs	r3, BASEPRI
 80062ee:	f04f 0120 	mov.w	r1, #32
 80062f2:	f381 8811 	msr	BASEPRI, r1
 80062f6:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d032      	beq.n	8006364 <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 80062fe:	4925      	ldr	r1, [pc, #148]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	4613      	mov	r3, r2
 8006306:	005b      	lsls	r3, r3, #1
 8006308:	4413      	add	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	440b      	add	r3, r1
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8006312:	4920      	ldr	r1, [pc, #128]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	4613      	mov	r3, r2
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	4413      	add	r3, r2
 800631e:	00db      	lsls	r3, r3, #3
 8006320:	440b      	add	r3, r1
 8006322:	3304      	adds	r3, #4
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8006328:	491a      	ldr	r1, [pc, #104]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	4613      	mov	r3, r2
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	4413      	add	r3, r2
 8006332:	00db      	lsls	r3, r3, #3
 8006334:	440b      	add	r3, r1
 8006336:	3320      	adds	r3, #32
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 800633c:	4915      	ldr	r1, [pc, #84]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	4613      	mov	r3, r2
 8006342:	005b      	lsls	r3, r3, #1
 8006344:	4413      	add	r3, r2
 8006346:	00db      	lsls	r3, r3, #3
 8006348:	440b      	add	r3, r1
 800634a:	3328      	adds	r3, #40	; 0x28
 800634c:	2200      	movs	r2, #0
 800634e:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 8006350:	4910      	ldr	r1, [pc, #64]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	4613      	mov	r3, r2
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	4413      	add	r3, r2
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	440b      	add	r3, r1
 800635e:	3324      	adds	r3, #36	; 0x24
 8006360:	2200      	movs	r2, #0
 8006362:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 8006364:	490b      	ldr	r1, [pc, #44]	; (8006394 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	4613      	mov	r3, r2
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	4413      	add	r3, r2
 800636e:	00db      	lsls	r3, r3, #3
 8006370:	440b      	add	r3, r1
 8006372:	332c      	adds	r3, #44	; 0x2c
 8006374:	6a3a      	ldr	r2, [r7, #32]
 8006376:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800637e:	2300      	movs	r3, #0
 8006380:	617b      	str	r3, [r7, #20]
 8006382:	e002      	b.n	800638a <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 8006384:	f04f 33ff 	mov.w	r3, #4294967295
 8006388:	617b      	str	r3, [r7, #20]
  }
  return r;
 800638a:	697b      	ldr	r3, [r7, #20]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	2000b45c 	.word	0x2000b45c

08006398 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 80063a6:	4b30      	ldr	r3, [pc, #192]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <SEGGER_RTT_ConfigDownBuffer+0x1a>
 80063ae:	f7ff fe25 	bl	8005ffc <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 80063b2:	4b2d      	ldr	r3, [pc, #180]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	461a      	mov	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d24b      	bcs.n	8006456 <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 80063be:	f3ef 8311 	mrs	r3, BASEPRI
 80063c2:	f04f 0120 	mov.w	r1, #32
 80063c6:	f381 8811 	msr	BASEPRI, r1
 80063ca:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d031      	beq.n	8006436 <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 80063d2:	4925      	ldr	r1, [pc, #148]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4613      	mov	r3, r2
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	4413      	add	r3, r2
 80063dc:	00db      	lsls	r3, r3, #3
 80063de:	440b      	add	r3, r1
 80063e0:	3360      	adds	r3, #96	; 0x60
 80063e2:	68ba      	ldr	r2, [r7, #8]
 80063e4:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80063e6:	4920      	ldr	r1, [pc, #128]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4613      	mov	r3, r2
 80063ec:	005b      	lsls	r3, r3, #1
 80063ee:	4413      	add	r3, r2
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	440b      	add	r3, r1
 80063f4:	3364      	adds	r3, #100	; 0x64
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80063fa:	491b      	ldr	r1, [pc, #108]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	4613      	mov	r3, r2
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	4413      	add	r3, r2
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	440b      	add	r3, r1
 8006408:	3368      	adds	r3, #104	; 0x68
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 800640e:	4916      	ldr	r1, [pc, #88]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4613      	mov	r3, r2
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	4413      	add	r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	440b      	add	r3, r1
 800641c:	3370      	adds	r3, #112	; 0x70
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 8006422:	4911      	ldr	r1, [pc, #68]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	4613      	mov	r3, r2
 8006428:	005b      	lsls	r3, r3, #1
 800642a:	4413      	add	r3, r2
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	440b      	add	r3, r1
 8006430:	336c      	adds	r3, #108	; 0x6c
 8006432:	2200      	movs	r2, #0
 8006434:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 8006436:	490c      	ldr	r1, [pc, #48]	; (8006468 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	4613      	mov	r3, r2
 800643c:	005b      	lsls	r3, r3, #1
 800643e:	4413      	add	r3, r2
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	440b      	add	r3, r1
 8006444:	3374      	adds	r3, #116	; 0x74
 8006446:	6a3a      	ldr	r2, [r7, #32]
 8006448:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	e002      	b.n	800645c <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 8006456:	f04f 33ff 	mov.w	r3, #4294967295
 800645a:	617b      	str	r3, [r7, #20]
  }
  return r;
 800645c:	697b      	ldr	r3, [r7, #20]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	2000b45c 	.word	0x2000b45c

0800646c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8006478:	2300      	movs	r3, #0
 800647a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800647c:	e002      	b.n	8006484 <_EncodeStr+0x18>
    Len++;
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	3301      	adds	r3, #1
 8006482:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	4413      	add	r3, r2
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1f6      	bne.n	800647e <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	429a      	cmp	r2, r3
 8006496:	d901      	bls.n	800649c <_EncodeStr+0x30>
    Len = Limit;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	2bfe      	cmp	r3, #254	; 0xfe
 80064a0:	d806      	bhi.n	80064b0 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	60fa      	str	r2, [r7, #12]
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	b2d2      	uxtb	r2, r2
 80064ac:	701a      	strb	r2, [r3, #0]
 80064ae:	e011      	b.n	80064d4 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	1c5a      	adds	r2, r3, #1
 80064b4:	60fa      	str	r2, [r7, #12]
 80064b6:	22ff      	movs	r2, #255	; 0xff
 80064b8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	60fa      	str	r2, [r7, #12]
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	0a19      	lsrs	r1, r3, #8
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	60fa      	str	r2, [r7, #12]
 80064d0:	b2ca      	uxtb	r2, r1
 80064d2:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80064d8:	e00a      	b.n	80064f0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	1c53      	adds	r3, r2, #1
 80064de:	60bb      	str	r3, [r7, #8]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	1c59      	adds	r1, r3, #1
 80064e4:	60f9      	str	r1, [r7, #12]
 80064e6:	7812      	ldrb	r2, [r2, #0]
 80064e8:	701a      	strb	r2, [r3, #0]
    n++;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	3301      	adds	r3, #1
 80064ee:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d3f0      	bcc.n	80064da <_EncodeStr+0x6e>
  }
  return pPayload;
 80064f8:	68fb      	ldr	r3, [r7, #12]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	3304      	adds	r3, #4
}
 8006512:	4618      	mov	r0, r3
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
	...

08006520 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006526:	1cfb      	adds	r3, r7, #3
 8006528:	2201      	movs	r2, #1
 800652a:	4619      	mov	r1, r3
 800652c:	2001      	movs	r0, #1
 800652e:	f7ff fdb7 	bl	80060a0 <SEGGER_RTT_ReadNoLock>
 8006532:	4603      	mov	r3, r0
 8006534:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	dd4c      	ble.n	80065d6 <_HandleIncomingPacket+0xb6>
    switch (Cmd) {
 800653c:	78fb      	ldrb	r3, [r7, #3]
 800653e:	2b07      	cmp	r3, #7
 8006540:	dc16      	bgt.n	8006570 <_HandleIncomingPacket+0x50>
 8006542:	2b00      	cmp	r3, #0
 8006544:	dd3c      	ble.n	80065c0 <_HandleIncomingPacket+0xa0>
 8006546:	3b01      	subs	r3, #1
 8006548:	2b06      	cmp	r3, #6
 800654a:	d839      	bhi.n	80065c0 <_HandleIncomingPacket+0xa0>
 800654c:	a201      	add	r2, pc, #4	; (adr r2, 8006554 <_HandleIncomingPacket+0x34>)
 800654e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006552:	bf00      	nop
 8006554:	08006577 	.word	0x08006577
 8006558:	0800657d 	.word	0x0800657d
 800655c:	08006583 	.word	0x08006583
 8006560:	08006589 	.word	0x08006589
 8006564:	0800658f 	.word	0x0800658f
 8006568:	08006595 	.word	0x08006595
 800656c:	0800659b 	.word	0x0800659b
 8006570:	2b80      	cmp	r3, #128	; 0x80
 8006572:	d015      	beq.n	80065a0 <_HandleIncomingPacket+0x80>
 8006574:	e024      	b.n	80065c0 <_HandleIncomingPacket+0xa0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8006576:	f000 fb85 	bl	8006c84 <SEGGER_SYSVIEW_Start>
      break;
 800657a:	e031      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800657c:	f000 fc3e 	bl	8006dfc <SEGGER_SYSVIEW_Stop>
      break;
 8006580:	e02e      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8006582:	f000 fe19 	bl	80071b8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8006586:	e02b      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006588:	f000 fdde 	bl	8007148 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800658c:	e028      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800658e:	f000 fc5b 	bl	8006e48 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8006592:	e025      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8006594:	f001 f8b4 	bl	8007700 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006598:	e022      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800659a:	f001 f893 	bl	80076c4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800659e:	e01f      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80065a0:	1cfb      	adds	r3, r7, #3
 80065a2:	2201      	movs	r2, #1
 80065a4:	4619      	mov	r1, r3
 80065a6:	2001      	movs	r0, #1
 80065a8:	f7ff fd7a 	bl	80060a0 <SEGGER_RTT_ReadNoLock>
 80065ac:	4603      	mov	r3, r0
 80065ae:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	dd11      	ble.n	80065da <_HandleIncomingPacket+0xba>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80065b6:	78fb      	ldrb	r3, [r7, #3]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f001 f803 	bl	80075c4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80065be:	e00c      	b.n	80065da <_HandleIncomingPacket+0xba>
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80065c0:	78fb      	ldrb	r3, [r7, #3]
 80065c2:	b25b      	sxtb	r3, r3
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	da0a      	bge.n	80065de <_HandleIncomingPacket+0xbe>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80065c8:	1cfb      	adds	r3, r7, #3
 80065ca:	2201      	movs	r2, #1
 80065cc:	4619      	mov	r1, r3
 80065ce:	2001      	movs	r0, #1
 80065d0:	f7ff fd66 	bl	80060a0 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80065d4:	e003      	b.n	80065de <_HandleIncomingPacket+0xbe>
    }
  }
 80065d6:	bf00      	nop
 80065d8:	e002      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
      break;
 80065da:	bf00      	nop
 80065dc:	e000      	b.n	80065e0 <_HandleIncomingPacket+0xc0>
      break;
 80065de:	bf00      	nop
}
 80065e0:	bf00      	nop
 80065e2:	3708      	adds	r7, #8
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08c      	sub	sp, #48	; 0x30
 80065ec:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80065ee:	2301      	movs	r3, #1
 80065f0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80065f2:	1d3b      	adds	r3, r7, #4
 80065f4:	3301      	adds	r3, #1
 80065f6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065fc:	4b30      	ldr	r3, [pc, #192]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	62bb      	str	r3, [r7, #40]	; 0x28
 8006602:	e00b      	b.n	800661c <_TrySendOverflowPacket+0x34>
 8006604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006606:	b2da      	uxtb	r2, r3
 8006608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660a:	1c59      	adds	r1, r3, #1
 800660c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800660e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	701a      	strb	r2, [r3, #0]
 8006616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006618:	09db      	lsrs	r3, r3, #7
 800661a:	62bb      	str	r3, [r7, #40]	; 0x28
 800661c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661e:	2b7f      	cmp	r3, #127	; 0x7f
 8006620:	d8f0      	bhi.n	8006604 <_TrySendOverflowPacket+0x1c>
 8006622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006624:	1c5a      	adds	r2, r3, #1
 8006626:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006628:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006630:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006632:	4b24      	ldr	r3, [pc, #144]	; (80066c4 <_TrySendOverflowPacket+0xdc>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006638:	4b21      	ldr	r3, [pc, #132]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	623b      	str	r3, [r7, #32]
 800664a:	e00b      	b.n	8006664 <_TrySendOverflowPacket+0x7c>
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	b2da      	uxtb	r2, r3
 8006650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006652:	1c59      	adds	r1, r3, #1
 8006654:	6279      	str	r1, [r7, #36]	; 0x24
 8006656:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800665a:	b2d2      	uxtb	r2, r2
 800665c:	701a      	strb	r2, [r3, #0]
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	09db      	lsrs	r3, r3, #7
 8006662:	623b      	str	r3, [r7, #32]
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	2b7f      	cmp	r3, #127	; 0x7f
 8006668:	d8f0      	bhi.n	800664c <_TrySendOverflowPacket+0x64>
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	627a      	str	r2, [r7, #36]	; 0x24
 8006670:	6a3a      	ldr	r2, [r7, #32]
 8006672:	b2d2      	uxtb	r2, r2
 8006674:	701a      	strb	r2, [r3, #0]
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006678:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800667a:	1d3b      	adds	r3, r7, #4
 800667c:	69fa      	ldr	r2, [r7, #28]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	461a      	mov	r2, r3
 8006682:	1d3b      	adds	r3, r7, #4
 8006684:	4619      	mov	r1, r3
 8006686:	2001      	movs	r0, #1
 8006688:	f7ff fd8c 	bl	80061a4 <SEGGER_RTT_WriteSkipNoLock>
 800668c:	4603      	mov	r3, r0
 800668e:	613b      	str	r3, [r7, #16]
  if (Status) {
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d009      	beq.n	80066aa <_TrySendOverflowPacket+0xc2>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006696:	4a0a      	ldr	r2, [pc, #40]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800669c:	4b08      	ldr	r3, [pc, #32]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	4b06      	ldr	r3, [pc, #24]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 80066a6:	701a      	strb	r2, [r3, #0]
 80066a8:	e004      	b.n	80066b4 <_TrySendOverflowPacket+0xcc>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80066aa:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	3301      	adds	r3, #1
 80066b0:	4a03      	ldr	r2, [pc, #12]	; (80066c0 <_TrySendOverflowPacket+0xd8>)
 80066b2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80066b4:	693b      	ldr	r3, [r7, #16]
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3730      	adds	r7, #48	; 0x30
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	2000b268 	.word	0x2000b268
 80066c4:	e0001004 	.word	0xe0001004

080066c8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	; 0x28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80066d4:	4b63      	ldr	r3, [pc, #396]	; (8006864 <_SendPacket+0x19c>)
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d010      	beq.n	80066fe <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80066dc:	4b61      	ldr	r3, [pc, #388]	; (8006864 <_SendPacket+0x19c>)
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 80a1 	beq.w	8006828 <_SendPacket+0x160>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80066e6:	4b5f      	ldr	r3, [pc, #380]	; (8006864 <_SendPacket+0x19c>)
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d109      	bne.n	8006702 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80066ee:	f7ff ff7b 	bl	80065e8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80066f2:	4b5c      	ldr	r3, [pc, #368]	; (8006864 <_SendPacket+0x19c>)
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	f040 8098 	bne.w	800682c <_SendPacket+0x164>
      goto SendDone;
    }
  }
Send:
 80066fc:	e001      	b.n	8006702 <_SendPacket+0x3a>
    goto Send;
 80066fe:	bf00      	nop
 8006700:	e000      	b.n	8006704 <_SendPacket+0x3c>
Send:
 8006702:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b1f      	cmp	r3, #31
 8006708:	d809      	bhi.n	800671e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800670a:	4b56      	ldr	r3, [pc, #344]	; (8006864 <_SendPacket+0x19c>)
 800670c:	69da      	ldr	r2, [r3, #28]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	fa22 f303 	lsr.w	r3, r2, r3
 8006714:	f003 0301 	and.w	r3, r3, #1
 8006718:	2b00      	cmp	r3, #0
 800671a:	f040 8089 	bne.w	8006830 <_SendPacket+0x168>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b17      	cmp	r3, #23
 8006722:	d807      	bhi.n	8006734 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3b01      	subs	r3, #1
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	b2da      	uxtb	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	701a      	strb	r2, [r3, #0]
 8006732:	e03d      	b.n	80067b0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	2b7f      	cmp	r3, #127	; 0x7f
 8006740:	d912      	bls.n	8006768 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	09da      	lsrs	r2, r3, #7
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	3b01      	subs	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]
 800674c:	b2d2      	uxtb	r2, r2
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	b2db      	uxtb	r3, r3
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	3a01      	subs	r2, #1
 800675a:	60fa      	str	r2, [r7, #12]
 800675c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006760:	b2da      	uxtb	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e006      	b.n	8006776 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3b01      	subs	r3, #1
 800676c:	60fb      	str	r3, [r7, #12]
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	b2da      	uxtb	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b7f      	cmp	r3, #127	; 0x7f
 800677a:	d912      	bls.n	80067a2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	09da      	lsrs	r2, r3, #7
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	3b01      	subs	r3, #1
 8006784:	60fb      	str	r3, [r7, #12]
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	3a01      	subs	r2, #1
 8006794:	60fa      	str	r2, [r7, #12]
 8006796:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800679a:	b2da      	uxtb	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	701a      	strb	r2, [r3, #0]
 80067a0:	e006      	b.n	80067b0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	3b01      	subs	r3, #1
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	b2da      	uxtb	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80067b0:	4b2d      	ldr	r3, [pc, #180]	; (8006868 <_SendPacket+0x1a0>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80067b6:	4b2b      	ldr	r3, [pc, #172]	; (8006864 <_SendPacket+0x19c>)
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	69ba      	ldr	r2, [r7, #24]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	627b      	str	r3, [r7, #36]	; 0x24
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	623b      	str	r3, [r7, #32]
 80067c8:	e00b      	b.n	80067e2 <_SendPacket+0x11a>
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d0:	1c59      	adds	r1, r3, #1
 80067d2:	6279      	str	r1, [r7, #36]	; 0x24
 80067d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	701a      	strb	r2, [r3, #0]
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	09db      	lsrs	r3, r3, #7
 80067e0:	623b      	str	r3, [r7, #32]
 80067e2:	6a3b      	ldr	r3, [r7, #32]
 80067e4:	2b7f      	cmp	r3, #127	; 0x7f
 80067e6:	d8f0      	bhi.n	80067ca <_SendPacket+0x102>
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	627a      	str	r2, [r7, #36]	; 0x24
 80067ee:	6a3a      	ldr	r2, [r7, #32]
 80067f0:	b2d2      	uxtb	r2, r2
 80067f2:	701a      	strb	r2, [r3, #0]
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	461a      	mov	r2, r3
 8006800:	68f9      	ldr	r1, [r7, #12]
 8006802:	2001      	movs	r0, #1
 8006804:	f7ff fcce 	bl	80061a4 <SEGGER_RTT_WriteSkipNoLock>
 8006808:	4603      	mov	r3, r0
 800680a:	613b      	str	r3, [r7, #16]
  if (Status) {
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <_SendPacket+0x152>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006812:	4a14      	ldr	r2, [pc, #80]	; (8006864 <_SendPacket+0x19c>)
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	60d3      	str	r3, [r2, #12]
 8006818:	e00b      	b.n	8006832 <_SendPacket+0x16a>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800681a:	4b12      	ldr	r3, [pc, #72]	; (8006864 <_SendPacket+0x19c>)
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	3301      	adds	r3, #1
 8006820:	b2da      	uxtb	r2, r3
 8006822:	4b10      	ldr	r3, [pc, #64]	; (8006864 <_SendPacket+0x19c>)
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	e004      	b.n	8006832 <_SendPacket+0x16a>
    goto SendDone;
 8006828:	bf00      	nop
 800682a:	e002      	b.n	8006832 <_SendPacket+0x16a>
      goto SendDone;
 800682c:	bf00      	nop
 800682e:	e000      	b.n	8006832 <_SendPacket+0x16a>
      goto SendDone;
 8006830:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006832:	4b0e      	ldr	r3, [pc, #56]	; (800686c <_SendPacket+0x1a4>)
 8006834:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8006838:	4b0c      	ldr	r3, [pc, #48]	; (800686c <_SendPacket+0x1a4>)
 800683a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800683e:	429a      	cmp	r2, r3
 8006840:	d00b      	beq.n	800685a <_SendPacket+0x192>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006842:	4b08      	ldr	r3, [pc, #32]	; (8006864 <_SendPacket+0x19c>)
 8006844:	789b      	ldrb	r3, [r3, #2]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d107      	bne.n	800685a <_SendPacket+0x192>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800684a:	4b06      	ldr	r3, [pc, #24]	; (8006864 <_SendPacket+0x19c>)
 800684c:	2201      	movs	r2, #1
 800684e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006850:	f7ff fe66 	bl	8006520 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006854:	4b03      	ldr	r3, [pc, #12]	; (8006864 <_SendPacket+0x19c>)
 8006856:	2200      	movs	r2, #0
 8006858:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800685a:	bf00      	nop
 800685c:	3728      	adds	r7, #40	; 0x28
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	2000b268 	.word	0x2000b268
 8006868:	e0001004 	.word	0xe0001004
 800686c:	2000b45c 	.word	0x2000b45c

08006870 <SEGGER_SYSVIEW_Init>:
*    to identify the SystemView channel.
*
*  Notes
*    The channel is configured by the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af02      	add	r7, sp, #8
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	603b      	str	r3, [r7, #0]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
  _SYSVIEW_Globals.EnableState      = 0;
  _SYSVIEW_Globals.PacketCount      = 0;
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800687e:	2300      	movs	r3, #0
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8006886:	4a14      	ldr	r2, [pc, #80]	; (80068d8 <SEGGER_SYSVIEW_Init+0x68>)
 8006888:	4914      	ldr	r1, [pc, #80]	; (80068dc <SEGGER_SYSVIEW_Init+0x6c>)
 800688a:	2001      	movs	r0, #1
 800688c:	f7ff fd1a 	bl	80062c4 <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006890:	2300      	movs	r3, #0
 8006892:	9300      	str	r3, [sp, #0]
 8006894:	2308      	movs	r3, #8
 8006896:	4a12      	ldr	r2, [pc, #72]	; (80068e0 <SEGGER_SYSVIEW_Init+0x70>)
 8006898:	4910      	ldr	r1, [pc, #64]	; (80068dc <SEGGER_SYSVIEW_Init+0x6c>)
 800689a:	2001      	movs	r0, #1
 800689c:	f7ff fd7c 	bl	8006398 <SEGGER_RTT_ConfigDownBuffer>
  // TODO: Use SEGGER_RTT_AllocDownBuffer when SystemViewer is able to handle another Down Channel than Up Channel.
  //
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80068a0:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068a6:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80068a8:	4b0f      	ldr	r3, [pc, #60]	; (80068e8 <SEGGER_SYSVIEW_Init+0x78>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a0d      	ldr	r2, [pc, #52]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068ae:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80068b0:	4a0c      	ldr	r2, [pc, #48]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80068b6:	4a0b      	ldr	r2, [pc, #44]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80068bc:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80068c2:	4a08      	ldr	r2, [pc, #32]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80068c8:	4b06      	ldr	r3, [pc, #24]	; (80068e4 <SEGGER_SYSVIEW_Init+0x74>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80068ce:	bf00      	nop
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20006260 	.word	0x20006260
 80068dc:	08008c50 	.word	0x08008c50
 80068e0:	2000b260 	.word	0x2000b260
 80068e4:	2000b268 	.word	0x2000b268
 80068e8:	e0001004 	.word	0xe0001004

080068ec <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80068f4:	4a04      	ldr	r2, [pc, #16]	; (8006908 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6113      	str	r3, [r2, #16]
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop
 8006908:	2000b268 	.word	0x2000b268

0800690c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006914:	f3ef 8311 	mrs	r3, BASEPRI
 8006918:	f04f 0120 	mov.w	r1, #32
 800691c:	f381 8811 	msr	BASEPRI, r1
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	4808      	ldr	r0, [pc, #32]	; (8006944 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006924:	f7ff fdef 	bl	8006506 <_PreparePacket>
 8006928:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	68b9      	ldr	r1, [r7, #8]
 800692e:	68b8      	ldr	r0, [r7, #8]
 8006930:	f7ff feca 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f383 8811 	msr	BASEPRI, r3
}
 800693a:	bf00      	nop
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	2000b298 	.word	0x2000b298

08006948 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006948:	b580      	push	{r7, lr}
 800694a:	b088      	sub	sp, #32
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006952:	f3ef 8311 	mrs	r3, BASEPRI
 8006956:	f04f 0120 	mov.w	r1, #32
 800695a:	f381 8811 	msr	BASEPRI, r1
 800695e:	617b      	str	r3, [r7, #20]
 8006960:	4816      	ldr	r0, [pc, #88]	; (80069bc <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006962:	f7ff fdd0 	bl	8006506 <_PreparePacket>
 8006966:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	e00b      	b.n	800698e <SEGGER_SYSVIEW_RecordU32+0x46>
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	b2da      	uxtb	r2, r3
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	1c59      	adds	r1, r3, #1
 800697e:	61f9      	str	r1, [r7, #28]
 8006980:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006984:	b2d2      	uxtb	r2, r2
 8006986:	701a      	strb	r2, [r3, #0]
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	09db      	lsrs	r3, r3, #7
 800698c:	61bb      	str	r3, [r7, #24]
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b7f      	cmp	r3, #127	; 0x7f
 8006992:	d8f0      	bhi.n	8006976 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	1c5a      	adds	r2, r3, #1
 8006998:	61fa      	str	r2, [r7, #28]
 800699a:	69ba      	ldr	r2, [r7, #24]
 800699c:	b2d2      	uxtb	r2, r2
 800699e:	701a      	strb	r2, [r3, #0]
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	68f9      	ldr	r1, [r7, #12]
 80069a8:	6938      	ldr	r0, [r7, #16]
 80069aa:	f7ff fe8d 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f383 8811 	msr	BASEPRI, r3
}
 80069b4:	bf00      	nop
 80069b6:	3720      	adds	r7, #32
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	2000b298 	.word	0x2000b298

080069c0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08c      	sub	sp, #48	; 0x30
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80069cc:	f3ef 8311 	mrs	r3, BASEPRI
 80069d0:	f04f 0120 	mov.w	r1, #32
 80069d4:	f381 8811 	msr	BASEPRI, r1
 80069d8:	61fb      	str	r3, [r7, #28]
 80069da:	4825      	ldr	r0, [pc, #148]	; (8006a70 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80069dc:	f7ff fd93 	bl	8006506 <_PreparePacket>
 80069e0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ee:	e00b      	b.n	8006a08 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80069f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f6:	1c59      	adds	r1, r3, #1
 80069f8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80069fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069fe:	b2d2      	uxtb	r2, r2
 8006a00:	701a      	strb	r2, [r3, #0]
 8006a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a04:	09db      	lsrs	r3, r3, #7
 8006a06:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0a:	2b7f      	cmp	r3, #127	; 0x7f
 8006a0c:	d8f0      	bhi.n	80069f0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a10:	1c5a      	adds	r2, r3, #1
 8006a12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a16:	b2d2      	uxtb	r2, r2
 8006a18:	701a      	strb	r2, [r3, #0]
 8006a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a1c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	627b      	str	r3, [r7, #36]	; 0x24
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	623b      	str	r3, [r7, #32]
 8006a26:	e00b      	b.n	8006a40 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006a28:	6a3b      	ldr	r3, [r7, #32]
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2e:	1c59      	adds	r1, r3, #1
 8006a30:	6279      	str	r1, [r7, #36]	; 0x24
 8006a32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]
 8006a3a:	6a3b      	ldr	r3, [r7, #32]
 8006a3c:	09db      	lsrs	r3, r3, #7
 8006a3e:	623b      	str	r3, [r7, #32]
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	2b7f      	cmp	r3, #127	; 0x7f
 8006a44:	d8f0      	bhi.n	8006a28 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	627a      	str	r2, [r7, #36]	; 0x24
 8006a4c:	6a3a      	ldr	r2, [r7, #32]
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]
 8006a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a54:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	6979      	ldr	r1, [r7, #20]
 8006a5a:	69b8      	ldr	r0, [r7, #24]
 8006a5c:	f7ff fe34 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	f383 8811 	msr	BASEPRI, r3
}
 8006a66:	bf00      	nop
 8006a68:	3730      	adds	r7, #48	; 0x30
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	2000b298 	.word	0x2000b298

08006a74 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b08e      	sub	sp, #56	; 0x38
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
 8006a80:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006a82:	f3ef 8311 	mrs	r3, BASEPRI
 8006a86:	f04f 0120 	mov.w	r1, #32
 8006a8a:	f381 8811 	msr	BASEPRI, r1
 8006a8e:	61fb      	str	r3, [r7, #28]
 8006a90:	4832      	ldr	r0, [pc, #200]	; (8006b5c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006a92:	f7ff fd38 	bl	8006506 <_PreparePacket>
 8006a96:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	637b      	str	r3, [r7, #52]	; 0x34
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	633b      	str	r3, [r7, #48]	; 0x30
 8006aa4:	e00b      	b.n	8006abe <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aac:	1c59      	adds	r1, r3, #1
 8006aae:	6379      	str	r1, [r7, #52]	; 0x34
 8006ab0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aba:	09db      	lsrs	r3, r3, #7
 8006abc:	633b      	str	r3, [r7, #48]	; 0x30
 8006abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac0:	2b7f      	cmp	r3, #127	; 0x7f
 8006ac2:	d8f0      	bhi.n	8006aa6 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	637a      	str	r2, [r7, #52]	; 0x34
 8006aca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006acc:	b2d2      	uxtb	r2, r2
 8006ace:	701a      	strb	r2, [r3, #0]
 8006ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ad2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	62bb      	str	r3, [r7, #40]	; 0x28
 8006adc:	e00b      	b.n	8006af6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8006ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae4:	1c59      	adds	r1, r3, #1
 8006ae6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006ae8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006aec:	b2d2      	uxtb	r2, r2
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af2:	09db      	lsrs	r3, r3, #7
 8006af4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af8:	2b7f      	cmp	r3, #127	; 0x7f
 8006afa:	d8f0      	bhi.n	8006ade <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	701a      	strb	r2, [r3, #0]
 8006b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	623b      	str	r3, [r7, #32]
 8006b14:	e00b      	b.n	8006b2e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	b2da      	uxtb	r2, r3
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1c:	1c59      	adds	r1, r3, #1
 8006b1e:	6279      	str	r1, [r7, #36]	; 0x24
 8006b20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	701a      	strb	r2, [r3, #0]
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	09db      	lsrs	r3, r3, #7
 8006b2c:	623b      	str	r3, [r7, #32]
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	2b7f      	cmp	r3, #127	; 0x7f
 8006b32:	d8f0      	bhi.n	8006b16 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	627a      	str	r2, [r7, #36]	; 0x24
 8006b3a:	6a3a      	ldr	r2, [r7, #32]
 8006b3c:	b2d2      	uxtb	r2, r2
 8006b3e:	701a      	strb	r2, [r3, #0]
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	6979      	ldr	r1, [r7, #20]
 8006b48:	69b8      	ldr	r0, [r7, #24]
 8006b4a:	f7ff fdbd 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	f383 8811 	msr	BASEPRI, r3
}
 8006b54:	bf00      	nop
 8006b56:	3738      	adds	r7, #56	; 0x38
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	2000b298 	.word	0x2000b298

08006b60 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b090      	sub	sp, #64	; 0x40
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
 8006b6c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006b6e:	f3ef 8311 	mrs	r3, BASEPRI
 8006b72:	f04f 0120 	mov.w	r1, #32
 8006b76:	f381 8811 	msr	BASEPRI, r1
 8006b7a:	61fb      	str	r3, [r7, #28]
 8006b7c:	4840      	ldr	r0, [pc, #256]	; (8006c80 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006b7e:	f7ff fcc2 	bl	8006506 <_PreparePacket>
 8006b82:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b90:	e00b      	b.n	8006baa <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b98:	1c59      	adds	r1, r3, #1
 8006b9a:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006b9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	701a      	strb	r2, [r3, #0]
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba6:	09db      	lsrs	r3, r3, #7
 8006ba8:	63bb      	str	r3, [r7, #56]	; 0x38
 8006baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bac:	2b7f      	cmp	r3, #127	; 0x7f
 8006bae:	d8f0      	bhi.n	8006b92 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb2:	1c5a      	adds	r2, r3, #1
 8006bb4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006bb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bbe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	637b      	str	r3, [r7, #52]	; 0x34
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	633b      	str	r3, [r7, #48]	; 0x30
 8006bc8:	e00b      	b.n	8006be2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8006bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bd0:	1c59      	adds	r1, r3, #1
 8006bd2:	6379      	str	r1, [r7, #52]	; 0x34
 8006bd4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bd8:	b2d2      	uxtb	r2, r2
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bde:	09db      	lsrs	r3, r3, #7
 8006be0:	633b      	str	r3, [r7, #48]	; 0x30
 8006be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be4:	2b7f      	cmp	r3, #127	; 0x7f
 8006be6:	d8f0      	bhi.n	8006bca <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	637a      	str	r2, [r7, #52]	; 0x34
 8006bee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bf0:	b2d2      	uxtb	r2, r2
 8006bf2:	701a      	strb	r2, [r3, #0]
 8006bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c00:	e00b      	b.n	8006c1a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c04:	b2da      	uxtb	r2, r3
 8006c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c08:	1c59      	adds	r1, r3, #1
 8006c0a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006c0c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c16:	09db      	lsrs	r3, r3, #7
 8006c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c1c:	2b7f      	cmp	r3, #127	; 0x7f
 8006c1e:	d8f0      	bhi.n	8006c02 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c28:	b2d2      	uxtb	r2, r2
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c2e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	627b      	str	r3, [r7, #36]	; 0x24
 8006c34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c36:	623b      	str	r3, [r7, #32]
 8006c38:	e00b      	b.n	8006c52 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	b2da      	uxtb	r2, r3
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	1c59      	adds	r1, r3, #1
 8006c42:	6279      	str	r1, [r7, #36]	; 0x24
 8006c44:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c48:	b2d2      	uxtb	r2, r2
 8006c4a:	701a      	strb	r2, [r3, #0]
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	09db      	lsrs	r3, r3, #7
 8006c50:	623b      	str	r3, [r7, #32]
 8006c52:	6a3b      	ldr	r3, [r7, #32]
 8006c54:	2b7f      	cmp	r3, #127	; 0x7f
 8006c56:	d8f0      	bhi.n	8006c3a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5a:	1c5a      	adds	r2, r3, #1
 8006c5c:	627a      	str	r2, [r7, #36]	; 0x24
 8006c5e:	6a3a      	ldr	r2, [r7, #32]
 8006c60:	b2d2      	uxtb	r2, r2
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	6979      	ldr	r1, [r7, #20]
 8006c6c:	69b8      	ldr	r0, [r7, #24]
 8006c6e:	f7ff fd2b 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	f383 8811 	msr	BASEPRI, r3
}
 8006c78:	bf00      	nop
 8006c7a:	3740      	adds	r7, #64	; 0x40
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	2000b298 	.word	0x2000b298

08006c84 <SEGGER_SYSVIEW_Start>:
*    system description string is sent, too.
*
*  Notes
*    SEGGER_SYSVIEW_Start and SEGGER_SYSVIEW_Stop do not nest.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b08c      	sub	sp, #48	; 0x30
 8006c88:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.EnableState == 0) {
 8006c8a:	4b59      	ldr	r3, [pc, #356]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f040 80aa 	bne.w	8006de8 <SEGGER_SYSVIEW_Start+0x164>
    _SYSVIEW_Globals.EnableState = 1;
 8006c94:	4b56      	ldr	r3, [pc, #344]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006c96:	2201      	movs	r2, #1
 8006c98:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006c9a:	f3ef 8311 	mrs	r3, BASEPRI
 8006c9e:	f04f 0120 	mov.w	r1, #32
 8006ca2:	f381 8811 	msr	BASEPRI, r1
 8006ca6:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006ca8:	220a      	movs	r2, #10
 8006caa:	4952      	ldr	r1, [pc, #328]	; (8006df4 <SEGGER_SYSVIEW_Start+0x170>)
 8006cac:	2001      	movs	r0, #1
 8006cae:	f7ff fa79 	bl	80061a4 <SEGGER_RTT_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8006cb8:	200a      	movs	r0, #10
 8006cba:	f7ff fe27 	bl	800690c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006cbe:	f3ef 8311 	mrs	r3, BASEPRI
 8006cc2:	f04f 0120 	mov.w	r1, #32
 8006cc6:	f381 8811 	msr	BASEPRI, r1
 8006cca:	60bb      	str	r3, [r7, #8]
 8006ccc:	484a      	ldr	r0, [pc, #296]	; (8006df8 <SEGGER_SYSVIEW_Start+0x174>)
 8006cce:	f7ff fc1a 	bl	8006506 <_PreparePacket>
 8006cd2:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cdc:	4b44      	ldr	r3, [pc, #272]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ce2:	e00b      	b.n	8006cfc <SEGGER_SYSVIEW_Start+0x78>
 8006ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce6:	b2da      	uxtb	r2, r3
 8006ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cea:	1c59      	adds	r1, r3, #1
 8006cec:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006cee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cf2:	b2d2      	uxtb	r2, r2
 8006cf4:	701a      	strb	r2, [r3, #0]
 8006cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf8:	09db      	lsrs	r3, r3, #7
 8006cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfe:	2b7f      	cmp	r3, #127	; 0x7f
 8006d00:	d8f0      	bhi.n	8006ce4 <SEGGER_SYSVIEW_Start+0x60>
 8006d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d0a:	b2d2      	uxtb	r2, r2
 8006d0c:	701a      	strb	r2, [r3, #0]
 8006d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d10:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	627b      	str	r3, [r7, #36]	; 0x24
 8006d16:	4b36      	ldr	r3, [pc, #216]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	623b      	str	r3, [r7, #32]
 8006d1c:	e00b      	b.n	8006d36 <SEGGER_SYSVIEW_Start+0xb2>
 8006d1e:	6a3b      	ldr	r3, [r7, #32]
 8006d20:	b2da      	uxtb	r2, r3
 8006d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d24:	1c59      	adds	r1, r3, #1
 8006d26:	6279      	str	r1, [r7, #36]	; 0x24
 8006d28:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d2c:	b2d2      	uxtb	r2, r2
 8006d2e:	701a      	strb	r2, [r3, #0]
 8006d30:	6a3b      	ldr	r3, [r7, #32]
 8006d32:	09db      	lsrs	r3, r3, #7
 8006d34:	623b      	str	r3, [r7, #32]
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	2b7f      	cmp	r3, #127	; 0x7f
 8006d3a:	d8f0      	bhi.n	8006d1e <SEGGER_SYSVIEW_Start+0x9a>
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	627a      	str	r2, [r7, #36]	; 0x24
 8006d42:	6a3a      	ldr	r2, [r7, #32]
 8006d44:	b2d2      	uxtb	r2, r2
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	61fb      	str	r3, [r7, #28]
 8006d50:	4b27      	ldr	r3, [pc, #156]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	61bb      	str	r3, [r7, #24]
 8006d56:	e00b      	b.n	8006d70 <SEGGER_SYSVIEW_Start+0xec>
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	b2da      	uxtb	r2, r3
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	1c59      	adds	r1, r3, #1
 8006d60:	61f9      	str	r1, [r7, #28]
 8006d62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d66:	b2d2      	uxtb	r2, r2
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	09db      	lsrs	r3, r3, #7
 8006d6e:	61bb      	str	r3, [r7, #24]
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	2b7f      	cmp	r3, #127	; 0x7f
 8006d74:	d8f0      	bhi.n	8006d58 <SEGGER_SYSVIEW_Start+0xd4>
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	61fa      	str	r2, [r7, #28]
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	613b      	str	r3, [r7, #16]
 8006d8e:	e00b      	b.n	8006da8 <SEGGER_SYSVIEW_Start+0x124>
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	b2da      	uxtb	r2, r3
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	1c59      	adds	r1, r3, #1
 8006d98:	6179      	str	r1, [r7, #20]
 8006d9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	701a      	strb	r2, [r3, #0]
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	09db      	lsrs	r3, r3, #7
 8006da6:	613b      	str	r3, [r7, #16]
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	2b7f      	cmp	r3, #127	; 0x7f
 8006dac:	d8f0      	bhi.n	8006d90 <SEGGER_SYSVIEW_Start+0x10c>
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	617a      	str	r2, [r7, #20]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	b2d2      	uxtb	r2, r2
 8006db8:	701a      	strb	r2, [r3, #0]
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006dbe:	2218      	movs	r2, #24
 8006dc0:	6839      	ldr	r1, [r7, #0]
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f7ff fc80 	bl	80066c8 <_SendPacket>
      RECORD_END();
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006dce:	4b08      	ldr	r3, [pc, #32]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <SEGGER_SYSVIEW_Start+0x158>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006dd6:	4b06      	ldr	r3, [pc, #24]	; (8006df0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dda:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8006ddc:	f000 f9ec 	bl	80071b8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006de0:	f000 f9b2 	bl	8007148 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006de4:	f000 fc8c 	bl	8007700 <SEGGER_SYSVIEW_SendNumModules>
#endif
  }
}
 8006de8:	bf00      	nop
 8006dea:	3730      	adds	r7, #48	; 0x30
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	2000b268 	.word	0x2000b268
 8006df4:	08008c78 	.word	0x08008c78
 8006df8:	2000b298 	.word	0x2000b298

08006dfc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006e02:	f3ef 8311 	mrs	r3, BASEPRI
 8006e06:	f04f 0120 	mov.w	r1, #32
 8006e0a:	f381 8811 	msr	BASEPRI, r1
 8006e0e:	607b      	str	r3, [r7, #4]
 8006e10:	480b      	ldr	r0, [pc, #44]	; (8006e40 <SEGGER_SYSVIEW_Stop+0x44>)
 8006e12:	f7ff fb78 	bl	8006506 <_PreparePacket>
 8006e16:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006e18:	4b0a      	ldr	r3, [pc, #40]	; (8006e44 <SEGGER_SYSVIEW_Stop+0x48>)
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d007      	beq.n	8006e30 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006e20:	220b      	movs	r2, #11
 8006e22:	6839      	ldr	r1, [r7, #0]
 8006e24:	6838      	ldr	r0, [r7, #0]
 8006e26:	f7ff fc4f 	bl	80066c8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006e2a:	4b06      	ldr	r3, [pc, #24]	; (8006e44 <SEGGER_SYSVIEW_Stop+0x48>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f383 8811 	msr	BASEPRI, r3
}
 8006e36:	bf00      	nop
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	2000b298 	.word	0x2000b298
 8006e44:	2000b268 	.word	0x2000b268

08006e48 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b08c      	sub	sp, #48	; 0x30
 8006e4c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e4e:	f3ef 8311 	mrs	r3, BASEPRI
 8006e52:	f04f 0120 	mov.w	r1, #32
 8006e56:	f381 8811 	msr	BASEPRI, r1
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	4845      	ldr	r0, [pc, #276]	; (8006f74 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006e5e:	f7ff fb52 	bl	8006506 <_PreparePacket>
 8006e62:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e6c:	4b42      	ldr	r3, [pc, #264]	; (8006f78 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e72:	e00b      	b.n	8006e8c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e76:	b2da      	uxtb	r2, r3
 8006e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e7a:	1c59      	adds	r1, r3, #1
 8006e7c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006e7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e82:	b2d2      	uxtb	r2, r2
 8006e84:	701a      	strb	r2, [r3, #0]
 8006e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e88:	09db      	lsrs	r3, r3, #7
 8006e8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8e:	2b7f      	cmp	r3, #127	; 0x7f
 8006e90:	d8f0      	bhi.n	8006e74 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e94:	1c5a      	adds	r2, r3, #1
 8006e96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ea6:	4b34      	ldr	r3, [pc, #208]	; (8006f78 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	623b      	str	r3, [r7, #32]
 8006eac:	e00b      	b.n	8006ec6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	b2da      	uxtb	r2, r3
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	1c59      	adds	r1, r3, #1
 8006eb6:	6279      	str	r1, [r7, #36]	; 0x24
 8006eb8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ebc:	b2d2      	uxtb	r2, r2
 8006ebe:	701a      	strb	r2, [r3, #0]
 8006ec0:	6a3b      	ldr	r3, [r7, #32]
 8006ec2:	09db      	lsrs	r3, r3, #7
 8006ec4:	623b      	str	r3, [r7, #32]
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	2b7f      	cmp	r3, #127	; 0x7f
 8006eca:	d8f0      	bhi.n	8006eae <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ece:	1c5a      	adds	r2, r3, #1
 8006ed0:	627a      	str	r2, [r7, #36]	; 0x24
 8006ed2:	6a3a      	ldr	r2, [r7, #32]
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	701a      	strb	r2, [r3, #0]
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eda:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	61fb      	str	r3, [r7, #28]
 8006ee0:	4b25      	ldr	r3, [pc, #148]	; (8006f78 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	61bb      	str	r3, [r7, #24]
 8006ee6:	e00b      	b.n	8006f00 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	b2da      	uxtb	r2, r3
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	1c59      	adds	r1, r3, #1
 8006ef0:	61f9      	str	r1, [r7, #28]
 8006ef2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ef6:	b2d2      	uxtb	r2, r2
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	09db      	lsrs	r3, r3, #7
 8006efe:	61bb      	str	r3, [r7, #24]
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	2b7f      	cmp	r3, #127	; 0x7f
 8006f04:	d8f0      	bhi.n	8006ee8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	1c5a      	adds	r2, r3, #1
 8006f0a:	61fa      	str	r2, [r7, #28]
 8006f0c:	69ba      	ldr	r2, [r7, #24]
 8006f0e:	b2d2      	uxtb	r2, r2
 8006f10:	701a      	strb	r2, [r3, #0]
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	617b      	str	r3, [r7, #20]
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	613b      	str	r3, [r7, #16]
 8006f1e:	e00b      	b.n	8006f38 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	1c59      	adds	r1, r3, #1
 8006f28:	6179      	str	r1, [r7, #20]
 8006f2a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f2e:	b2d2      	uxtb	r2, r2
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	09db      	lsrs	r3, r3, #7
 8006f36:	613b      	str	r3, [r7, #16]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	2b7f      	cmp	r3, #127	; 0x7f
 8006f3c:	d8f0      	bhi.n	8006f20 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	1c5a      	adds	r2, r3, #1
 8006f42:	617a      	str	r2, [r7, #20]
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	b2d2      	uxtb	r2, r2
 8006f48:	701a      	strb	r2, [r3, #0]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006f4e:	2218      	movs	r2, #24
 8006f50:	6879      	ldr	r1, [r7, #4]
 8006f52:	68b8      	ldr	r0, [r7, #8]
 8006f54:	f7ff fbb8 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006f5e:	4b06      	ldr	r3, [pc, #24]	; (8006f78 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006f66:	4b04      	ldr	r3, [pc, #16]	; (8006f78 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6a:	4798      	blx	r3
  }
}
 8006f6c:	bf00      	nop
 8006f6e:	3730      	adds	r7, #48	; 0x30
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	2000b298 	.word	0x2000b298
 8006f78:	2000b268 	.word	0x2000b268

08006f7c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b092      	sub	sp, #72	; 0x48
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006f84:	f3ef 8311 	mrs	r3, BASEPRI
 8006f88:	f04f 0120 	mov.w	r1, #32
 8006f8c:	f381 8811 	msr	BASEPRI, r1
 8006f90:	617b      	str	r3, [r7, #20]
 8006f92:	486b      	ldr	r0, [pc, #428]	; (8007140 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006f94:	f7ff fab7 	bl	8006506 <_PreparePacket>
 8006f98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	647b      	str	r3, [r7, #68]	; 0x44
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4b67      	ldr	r3, [pc, #412]	; (8007144 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	1ad3      	subs	r3, r2, r3
 8006fac:	089b      	lsrs	r3, r3, #2
 8006fae:	643b      	str	r3, [r7, #64]	; 0x40
 8006fb0:	e00b      	b.n	8006fca <SEGGER_SYSVIEW_SendTaskInfo+0x4e>
 8006fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fb4:	b2da      	uxtb	r2, r3
 8006fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fb8:	1c59      	adds	r1, r3, #1
 8006fba:	6479      	str	r1, [r7, #68]	; 0x44
 8006fbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006fc0:	b2d2      	uxtb	r2, r2
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fc6:	09db      	lsrs	r3, r3, #7
 8006fc8:	643b      	str	r3, [r7, #64]	; 0x40
 8006fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fcc:	2b7f      	cmp	r3, #127	; 0x7f
 8006fce:	d8f0      	bhi.n	8006fb2 <SEGGER_SYSVIEW_SendTaskInfo+0x36>
 8006fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fd2:	1c5a      	adds	r2, r3, #1
 8006fd4:	647a      	str	r2, [r7, #68]	; 0x44
 8006fd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fd8:	b2d2      	uxtb	r2, r2
 8006fda:	701a      	strb	r2, [r3, #0]
 8006fdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fde:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fea:	e00b      	b.n	8007004 <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 8006fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ff2:	1c59      	adds	r1, r3, #1
 8006ff4:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006ff6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ffa:	b2d2      	uxtb	r2, r2
 8006ffc:	701a      	strb	r2, [r3, #0]
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007000:	09db      	lsrs	r3, r3, #7
 8007002:	63bb      	str	r3, [r7, #56]	; 0x38
 8007004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007006:	2b7f      	cmp	r3, #127	; 0x7f
 8007008:	d8f0      	bhi.n	8006fec <SEGGER_SYSVIEW_SendTaskInfo+0x70>
 800700a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007010:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007012:	b2d2      	uxtb	r2, r2
 8007014:	701a      	strb	r2, [r3, #0]
 8007016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007018:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	2220      	movs	r2, #32
 8007020:	4619      	mov	r1, r3
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f7ff fa22 	bl	800646c <_EncodeStr>
 8007028:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800702a:	2209      	movs	r2, #9
 800702c:	68f9      	ldr	r1, [r7, #12]
 800702e:	6938      	ldr	r0, [r7, #16]
 8007030:	f7ff fb4a 	bl	80066c8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	637b      	str	r3, [r7, #52]	; 0x34
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	4b40      	ldr	r3, [pc, #256]	; (8007144 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	089b      	lsrs	r3, r3, #2
 8007048:	633b      	str	r3, [r7, #48]	; 0x30
 800704a:	e00b      	b.n	8007064 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 800704c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704e:	b2da      	uxtb	r2, r3
 8007050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007052:	1c59      	adds	r1, r3, #1
 8007054:	6379      	str	r1, [r7, #52]	; 0x34
 8007056:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800705a:	b2d2      	uxtb	r2, r2
 800705c:	701a      	strb	r2, [r3, #0]
 800705e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007060:	09db      	lsrs	r3, r3, #7
 8007062:	633b      	str	r3, [r7, #48]	; 0x30
 8007064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007066:	2b7f      	cmp	r3, #127	; 0x7f
 8007068:	d8f0      	bhi.n	800704c <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 800706a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	637a      	str	r2, [r7, #52]	; 0x34
 8007070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007072:	b2d2      	uxtb	r2, r2
 8007074:	701a      	strb	r2, [r3, #0]
 8007076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007078:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	62bb      	str	r3, [r7, #40]	; 0x28
 8007084:	e00b      	b.n	800709e <SEGGER_SYSVIEW_SendTaskInfo+0x122>
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	b2da      	uxtb	r2, r3
 800708a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708c:	1c59      	adds	r1, r3, #1
 800708e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007090:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007094:	b2d2      	uxtb	r2, r2
 8007096:	701a      	strb	r2, [r3, #0]
 8007098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709a:	09db      	lsrs	r3, r3, #7
 800709c:	62bb      	str	r3, [r7, #40]	; 0x28
 800709e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a0:	2b7f      	cmp	r3, #127	; 0x7f
 80070a2:	d8f0      	bhi.n	8007086 <SEGGER_SYSVIEW_SendTaskInfo+0x10a>
 80070a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a6:	1c5a      	adds	r2, r3, #1
 80070a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80070aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070ac:	b2d2      	uxtb	r2, r2
 80070ae:	701a      	strb	r2, [r3, #0]
 80070b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	627b      	str	r3, [r7, #36]	; 0x24
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	623b      	str	r3, [r7, #32]
 80070be:	e00b      	b.n	80070d8 <SEGGER_SYSVIEW_SendTaskInfo+0x15c>
 80070c0:	6a3b      	ldr	r3, [r7, #32]
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c6:	1c59      	adds	r1, r3, #1
 80070c8:	6279      	str	r1, [r7, #36]	; 0x24
 80070ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	701a      	strb	r2, [r3, #0]
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	09db      	lsrs	r3, r3, #7
 80070d6:	623b      	str	r3, [r7, #32]
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	2b7f      	cmp	r3, #127	; 0x7f
 80070dc:	d8f0      	bhi.n	80070c0 <SEGGER_SYSVIEW_SendTaskInfo+0x144>
 80070de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e0:	1c5a      	adds	r2, r3, #1
 80070e2:	627a      	str	r2, [r7, #36]	; 0x24
 80070e4:	6a3a      	ldr	r2, [r7, #32]
 80070e6:	b2d2      	uxtb	r2, r2
 80070e8:	701a      	strb	r2, [r3, #0]
 80070ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	61fb      	str	r3, [r7, #28]
 80070f2:	2300      	movs	r3, #0
 80070f4:	61bb      	str	r3, [r7, #24]
 80070f6:	e00b      	b.n	8007110 <SEGGER_SYSVIEW_SendTaskInfo+0x194>
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	1c59      	adds	r1, r3, #1
 8007100:	61f9      	str	r1, [r7, #28]
 8007102:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	701a      	strb	r2, [r3, #0]
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	09db      	lsrs	r3, r3, #7
 800710e:	61bb      	str	r3, [r7, #24]
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	2b7f      	cmp	r3, #127	; 0x7f
 8007114:	d8f0      	bhi.n	80070f8 <SEGGER_SYSVIEW_SendTaskInfo+0x17c>
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	1c5a      	adds	r2, r3, #1
 800711a:	61fa      	str	r2, [r7, #28]
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	b2d2      	uxtb	r2, r2
 8007120:	701a      	strb	r2, [r3, #0]
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007126:	2215      	movs	r2, #21
 8007128:	68f9      	ldr	r1, [r7, #12]
 800712a:	6938      	ldr	r0, [r7, #16]
 800712c:	f7ff facc 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f383 8811 	msr	BASEPRI, r3
}
 8007136:	bf00      	nop
 8007138:	3748      	adds	r7, #72	; 0x48
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	2000b298 	.word	0x2000b298
 8007144:	2000b268 	.word	0x2000b268

08007148 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800714c:	4b07      	ldr	r3, [pc, #28]	; (800716c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d008      	beq.n	8007166 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8007154:	4b05      	ldr	r3, [pc, #20]	; (800716c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800715e:	4b03      	ldr	r3, [pc, #12]	; (800716c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	4798      	blx	r3
  }
}
 8007166:	bf00      	nop
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	2000b268 	.word	0x2000b268

08007170 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007178:	f3ef 8311 	mrs	r3, BASEPRI
 800717c:	f04f 0120 	mov.w	r1, #32
 8007180:	f381 8811 	msr	BASEPRI, r1
 8007184:	617b      	str	r3, [r7, #20]
 8007186:	480b      	ldr	r0, [pc, #44]	; (80071b4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8007188:	f7ff f9bd 	bl	8006506 <_PreparePacket>
 800718c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800718e:	2280      	movs	r2, #128	; 0x80
 8007190:	6879      	ldr	r1, [r7, #4]
 8007192:	6938      	ldr	r0, [r7, #16]
 8007194:	f7ff f96a 	bl	800646c <_EncodeStr>
 8007198:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800719a:	220e      	movs	r2, #14
 800719c:	68f9      	ldr	r1, [r7, #12]
 800719e:	6938      	ldr	r0, [r7, #16]
 80071a0:	f7ff fa92 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	f383 8811 	msr	BASEPRI, r3
}
 80071aa:	bf00      	nop
 80071ac:	3718      	adds	r7, #24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	2000b298 	.word	0x2000b298

080071b8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80071b8:	b590      	push	{r4, r7, lr}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80071be:	4b15      	ldr	r3, [pc, #84]	; (8007214 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80071c0:	6a1b      	ldr	r3, [r3, #32]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d01a      	beq.n	80071fc <SEGGER_SYSVIEW_RecordSystime+0x44>
 80071c6:	4b13      	ldr	r3, [pc, #76]	; (8007214 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d015      	beq.n	80071fc <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80071d0:	4b10      	ldr	r3, [pc, #64]	; (8007214 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80071d2:	6a1b      	ldr	r3, [r3, #32]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4798      	blx	r3
 80071d8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80071dc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80071de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071e2:	f04f 0200 	mov.w	r2, #0
 80071e6:	f04f 0300 	mov.w	r3, #0
 80071ea:	000a      	movs	r2, r1
 80071ec:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80071ee:	4613      	mov	r3, r2
 80071f0:	461a      	mov	r2, r3
 80071f2:	4621      	mov	r1, r4
 80071f4:	200d      	movs	r0, #13
 80071f6:	f7ff fbe3 	bl	80069c0 <SEGGER_SYSVIEW_RecordU32x2>
 80071fa:	e006      	b.n	800720a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80071fc:	4b06      	ldr	r3, [pc, #24]	; (8007218 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4619      	mov	r1, r3
 8007202:	200c      	movs	r0, #12
 8007204:	f7ff fba0 	bl	8006948 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007208:	bf00      	nop
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	bd90      	pop	{r4, r7, pc}
 8007212:	bf00      	nop
 8007214:	2000b268 	.word	0x2000b268
 8007218:	e0001004 	.word	0xe0001004

0800721c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800721c:	b580      	push	{r7, lr}
 800721e:	b086      	sub	sp, #24
 8007220:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007222:	f3ef 8311 	mrs	r3, BASEPRI
 8007226:	f04f 0120 	mov.w	r1, #32
 800722a:	f381 8811 	msr	BASEPRI, r1
 800722e:	60fb      	str	r3, [r7, #12]
 8007230:	4819      	ldr	r0, [pc, #100]	; (8007298 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8007232:	f7ff f968 	bl	8006506 <_PreparePacket>
 8007236:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800723c:	4b17      	ldr	r3, [pc, #92]	; (800729c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007244:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	613b      	str	r3, [r7, #16]
 800724e:	e00b      	b.n	8007268 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	b2da      	uxtb	r2, r3
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	1c59      	adds	r1, r3, #1
 8007258:	6179      	str	r1, [r7, #20]
 800725a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800725e:	b2d2      	uxtb	r2, r2
 8007260:	701a      	strb	r2, [r3, #0]
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	09db      	lsrs	r3, r3, #7
 8007266:	613b      	str	r3, [r7, #16]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	2b7f      	cmp	r3, #127	; 0x7f
 800726c:	d8f0      	bhi.n	8007250 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	1c5a      	adds	r2, r3, #1
 8007272:	617a      	str	r2, [r7, #20]
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800727e:	2202      	movs	r2, #2
 8007280:	6879      	ldr	r1, [r7, #4]
 8007282:	68b8      	ldr	r0, [r7, #8]
 8007284:	f7ff fa20 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f383 8811 	msr	BASEPRI, r3
}
 800728e:	bf00      	nop
 8007290:	3718      	adds	r7, #24
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	2000b298 	.word	0x2000b298
 800729c:	e000ed04 	.word	0xe000ed04

080072a0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80072a6:	f3ef 8311 	mrs	r3, BASEPRI
 80072aa:	f04f 0120 	mov.w	r1, #32
 80072ae:	f381 8811 	msr	BASEPRI, r1
 80072b2:	607b      	str	r3, [r7, #4]
 80072b4:	4807      	ldr	r0, [pc, #28]	; (80072d4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80072b6:	f7ff f926 	bl	8006506 <_PreparePacket>
 80072ba:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80072bc:	2203      	movs	r2, #3
 80072be:	6839      	ldr	r1, [r7, #0]
 80072c0:	6838      	ldr	r0, [r7, #0]
 80072c2:	f7ff fa01 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f383 8811 	msr	BASEPRI, r3
}
 80072cc:	bf00      	nop
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	2000b298 	.word	0x2000b298

080072d8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80072de:	f3ef 8311 	mrs	r3, BASEPRI
 80072e2:	f04f 0120 	mov.w	r1, #32
 80072e6:	f381 8811 	msr	BASEPRI, r1
 80072ea:	607b      	str	r3, [r7, #4]
 80072ec:	4807      	ldr	r0, [pc, #28]	; (800730c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80072ee:	f7ff f90a 	bl	8006506 <_PreparePacket>
 80072f2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80072f4:	2212      	movs	r2, #18
 80072f6:	6839      	ldr	r1, [r7, #0]
 80072f8:	6838      	ldr	r0, [r7, #0]
 80072fa:	f7ff f9e5 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f383 8811 	msr	BASEPRI, r3
}
 8007304:	bf00      	nop
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	2000b298 	.word	0x2000b298

08007310 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007316:	f3ef 8311 	mrs	r3, BASEPRI
 800731a:	f04f 0120 	mov.w	r1, #32
 800731e:	f381 8811 	msr	BASEPRI, r1
 8007322:	607b      	str	r3, [r7, #4]
 8007324:	4807      	ldr	r0, [pc, #28]	; (8007344 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007326:	f7ff f8ee 	bl	8006506 <_PreparePacket>
 800732a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800732c:	2211      	movs	r2, #17
 800732e:	6839      	ldr	r1, [r7, #0]
 8007330:	6838      	ldr	r0, [r7, #0]
 8007332:	f7ff f9c9 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f383 8811 	msr	BASEPRI, r3
}
 800733c:	bf00      	nop
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	2000b298 	.word	0x2000b298

08007348 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007348:	b580      	push	{r7, lr}
 800734a:	b088      	sub	sp, #32
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007350:	f3ef 8311 	mrs	r3, BASEPRI
 8007354:	f04f 0120 	mov.w	r1, #32
 8007358:	f381 8811 	msr	BASEPRI, r1
 800735c:	617b      	str	r3, [r7, #20]
 800735e:	481a      	ldr	r0, [pc, #104]	; (80073c8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007360:	f7ff f8d1 	bl	8006506 <_PreparePacket>
 8007364:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800736a:	4b18      	ldr	r3, [pc, #96]	; (80073cc <SEGGER_SYSVIEW_OnTaskCreate+0x84>)
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	089b      	lsrs	r3, r3, #2
 8007374:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	61fb      	str	r3, [r7, #28]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	61bb      	str	r3, [r7, #24]
 800737e:	e00b      	b.n	8007398 <SEGGER_SYSVIEW_OnTaskCreate+0x50>
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	b2da      	uxtb	r2, r3
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	1c59      	adds	r1, r3, #1
 8007388:	61f9      	str	r1, [r7, #28]
 800738a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800738e:	b2d2      	uxtb	r2, r2
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	09db      	lsrs	r3, r3, #7
 8007396:	61bb      	str	r3, [r7, #24]
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	2b7f      	cmp	r3, #127	; 0x7f
 800739c:	d8f0      	bhi.n	8007380 <SEGGER_SYSVIEW_OnTaskCreate+0x38>
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	61fa      	str	r2, [r7, #28]
 80073a4:	69ba      	ldr	r2, [r7, #24]
 80073a6:	b2d2      	uxtb	r2, r2
 80073a8:	701a      	strb	r2, [r3, #0]
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80073ae:	2208      	movs	r2, #8
 80073b0:	68f9      	ldr	r1, [r7, #12]
 80073b2:	6938      	ldr	r0, [r7, #16]
 80073b4:	f7ff f988 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f383 8811 	msr	BASEPRI, r3
}
 80073be:	bf00      	nop
 80073c0:	3720      	adds	r7, #32
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	2000b298 	.word	0x2000b298
 80073cc:	2000b268 	.word	0x2000b268

080073d0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b088      	sub	sp, #32
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80073d8:	f3ef 8311 	mrs	r3, BASEPRI
 80073dc:	f04f 0120 	mov.w	r1, #32
 80073e0:	f381 8811 	msr	BASEPRI, r1
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	481a      	ldr	r0, [pc, #104]	; (8007450 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80073e8:	f7ff f88d 	bl	8006506 <_PreparePacket>
 80073ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80073f2:	4b18      	ldr	r3, [pc, #96]	; (8007454 <SEGGER_SYSVIEW_OnTaskStartExec+0x84>)
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	089b      	lsrs	r3, r3, #2
 80073fc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	61fb      	str	r3, [r7, #28]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	61bb      	str	r3, [r7, #24]
 8007406:	e00b      	b.n	8007420 <SEGGER_SYSVIEW_OnTaskStartExec+0x50>
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	b2da      	uxtb	r2, r3
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	1c59      	adds	r1, r3, #1
 8007410:	61f9      	str	r1, [r7, #28]
 8007412:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007416:	b2d2      	uxtb	r2, r2
 8007418:	701a      	strb	r2, [r3, #0]
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	09db      	lsrs	r3, r3, #7
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	2b7f      	cmp	r3, #127	; 0x7f
 8007424:	d8f0      	bhi.n	8007408 <SEGGER_SYSVIEW_OnTaskStartExec+0x38>
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	61fa      	str	r2, [r7, #28]
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	b2d2      	uxtb	r2, r2
 8007430:	701a      	strb	r2, [r3, #0]
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007436:	2204      	movs	r2, #4
 8007438:	68f9      	ldr	r1, [r7, #12]
 800743a:	6938      	ldr	r0, [r7, #16]
 800743c:	f7ff f944 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f383 8811 	msr	BASEPRI, r3
}
 8007446:	bf00      	nop
 8007448:	3720      	adds	r7, #32
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	2000b298 	.word	0x2000b298
 8007454:	2000b268 	.word	0x2000b268

08007458 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007458:	b580      	push	{r7, lr}
 800745a:	b088      	sub	sp, #32
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007460:	f3ef 8311 	mrs	r3, BASEPRI
 8007464:	f04f 0120 	mov.w	r1, #32
 8007468:	f381 8811 	msr	BASEPRI, r1
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	481a      	ldr	r0, [pc, #104]	; (80074d8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8007470:	f7ff f849 	bl	8006506 <_PreparePacket>
 8007474:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800747a:	4b18      	ldr	r3, [pc, #96]	; (80074dc <SEGGER_SYSVIEW_OnTaskStartReady+0x84>)
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	089b      	lsrs	r3, r3, #2
 8007484:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	61fb      	str	r3, [r7, #28]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	61bb      	str	r3, [r7, #24]
 800748e:	e00b      	b.n	80074a8 <SEGGER_SYSVIEW_OnTaskStartReady+0x50>
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	b2da      	uxtb	r2, r3
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	1c59      	adds	r1, r3, #1
 8007498:	61f9      	str	r1, [r7, #28]
 800749a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800749e:	b2d2      	uxtb	r2, r2
 80074a0:	701a      	strb	r2, [r3, #0]
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	09db      	lsrs	r3, r3, #7
 80074a6:	61bb      	str	r3, [r7, #24]
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	2b7f      	cmp	r3, #127	; 0x7f
 80074ac:	d8f0      	bhi.n	8007490 <SEGGER_SYSVIEW_OnTaskStartReady+0x38>
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	61fa      	str	r2, [r7, #28]
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	b2d2      	uxtb	r2, r2
 80074b8:	701a      	strb	r2, [r3, #0]
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80074be:	2206      	movs	r2, #6
 80074c0:	68f9      	ldr	r1, [r7, #12]
 80074c2:	6938      	ldr	r0, [r7, #16]
 80074c4:	f7ff f900 	bl	80066c8 <_SendPacket>
  RECORD_END();
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	f383 8811 	msr	BASEPRI, r3
}
 80074ce:	bf00      	nop
 80074d0:	3720      	adds	r7, #32
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	2000b298 	.word	0x2000b298
 80074dc:	2000b268 	.word	0x2000b268

080074e0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b08a      	sub	sp, #40	; 0x28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80074ea:	f3ef 8311 	mrs	r3, BASEPRI
 80074ee:	f04f 0120 	mov.w	r1, #32
 80074f2:	f381 8811 	msr	BASEPRI, r1
 80074f6:	617b      	str	r3, [r7, #20]
 80074f8:	4827      	ldr	r0, [pc, #156]	; (8007598 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80074fa:	f7ff f804 	bl	8006506 <_PreparePacket>
 80074fe:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007504:	4b25      	ldr	r3, [pc, #148]	; (800759c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	089b      	lsrs	r3, r3, #2
 800750e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	627b      	str	r3, [r7, #36]	; 0x24
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	623b      	str	r3, [r7, #32]
 8007518:	e00b      	b.n	8007532 <SEGGER_SYSVIEW_OnTaskStopReady+0x52>
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	b2da      	uxtb	r2, r3
 800751e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007520:	1c59      	adds	r1, r3, #1
 8007522:	6279      	str	r1, [r7, #36]	; 0x24
 8007524:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007528:	b2d2      	uxtb	r2, r2
 800752a:	701a      	strb	r2, [r3, #0]
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	09db      	lsrs	r3, r3, #7
 8007530:	623b      	str	r3, [r7, #32]
 8007532:	6a3b      	ldr	r3, [r7, #32]
 8007534:	2b7f      	cmp	r3, #127	; 0x7f
 8007536:	d8f0      	bhi.n	800751a <SEGGER_SYSVIEW_OnTaskStopReady+0x3a>
 8007538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753a:	1c5a      	adds	r2, r3, #1
 800753c:	627a      	str	r2, [r7, #36]	; 0x24
 800753e:	6a3a      	ldr	r2, [r7, #32]
 8007540:	b2d2      	uxtb	r2, r2
 8007542:	701a      	strb	r2, [r3, #0]
 8007544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007546:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	61fb      	str	r3, [r7, #28]
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	61bb      	str	r3, [r7, #24]
 8007550:	e00b      	b.n	800756a <SEGGER_SYSVIEW_OnTaskStopReady+0x8a>
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	b2da      	uxtb	r2, r3
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	1c59      	adds	r1, r3, #1
 800755a:	61f9      	str	r1, [r7, #28]
 800755c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007560:	b2d2      	uxtb	r2, r2
 8007562:	701a      	strb	r2, [r3, #0]
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	09db      	lsrs	r3, r3, #7
 8007568:	61bb      	str	r3, [r7, #24]
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	2b7f      	cmp	r3, #127	; 0x7f
 800756e:	d8f0      	bhi.n	8007552 <SEGGER_SYSVIEW_OnTaskStopReady+0x72>
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	61fa      	str	r2, [r7, #28]
 8007576:	69ba      	ldr	r2, [r7, #24]
 8007578:	b2d2      	uxtb	r2, r2
 800757a:	701a      	strb	r2, [r3, #0]
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8007580:	2207      	movs	r2, #7
 8007582:	68f9      	ldr	r1, [r7, #12]
 8007584:	6938      	ldr	r0, [r7, #16]
 8007586:	f7ff f89f 	bl	80066c8 <_SendPacket>
  RECORD_END();
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f383 8811 	msr	BASEPRI, r3
}
 8007590:	bf00      	nop
 8007592:	3728      	adds	r7, #40	; 0x28
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	2000b298 	.word	0x2000b298
 800759c:	2000b268 	.word	0x2000b268

080075a0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80075a8:	4b05      	ldr	r3, [pc, #20]	; (80075c0 <SEGGER_SYSVIEW_ShrinkId+0x20>)
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	089b      	lsrs	r3, r3, #2
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	370c      	adds	r7, #12
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	2000b268 	.word	0x2000b268

080075c4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b08c      	sub	sp, #48	; 0x30
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	4603      	mov	r3, r0
 80075cc:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80075ce:	4b3b      	ldr	r3, [pc, #236]	; (80076bc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d06d      	beq.n	80076b2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80075d6:	4b39      	ldr	r3, [pc, #228]	; (80076bc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80075dc:	2300      	movs	r3, #0
 80075de:	62bb      	str	r3, [r7, #40]	; 0x28
 80075e0:	e008      	b.n	80075f4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80075e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80075e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d007      	beq.n	80075fe <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80075ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f0:	3301      	adds	r3, #1
 80075f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80075f4:	79fb      	ldrb	r3, [r7, #7]
 80075f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d3f2      	bcc.n	80075e2 <SEGGER_SYSVIEW_SendModule+0x1e>
 80075fc:	e000      	b.n	8007600 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80075fe:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007602:	2b00      	cmp	r3, #0
 8007604:	d055      	beq.n	80076b2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007606:	f3ef 8311 	mrs	r3, BASEPRI
 800760a:	f04f 0120 	mov.w	r1, #32
 800760e:	f381 8811 	msr	BASEPRI, r1
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	482a      	ldr	r0, [pc, #168]	; (80076c0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8007616:	f7fe ff76 	bl	8006506 <_PreparePacket>
 800761a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	627b      	str	r3, [r7, #36]	; 0x24
 8007624:	79fb      	ldrb	r3, [r7, #7]
 8007626:	623b      	str	r3, [r7, #32]
 8007628:	e00b      	b.n	8007642 <SEGGER_SYSVIEW_SendModule+0x7e>
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	b2da      	uxtb	r2, r3
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007630:	1c59      	adds	r1, r3, #1
 8007632:	6279      	str	r1, [r7, #36]	; 0x24
 8007634:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	701a      	strb	r2, [r3, #0]
 800763c:	6a3b      	ldr	r3, [r7, #32]
 800763e:	09db      	lsrs	r3, r3, #7
 8007640:	623b      	str	r3, [r7, #32]
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	2b7f      	cmp	r3, #127	; 0x7f
 8007646:	d8f0      	bhi.n	800762a <SEGGER_SYSVIEW_SendModule+0x66>
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	627a      	str	r2, [r7, #36]	; 0x24
 800764e:	6a3a      	ldr	r2, [r7, #32]
 8007650:	b2d2      	uxtb	r2, r2
 8007652:	701a      	strb	r2, [r3, #0]
 8007654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007656:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	61fb      	str	r3, [r7, #28]
 800765c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	61bb      	str	r3, [r7, #24]
 8007662:	e00b      	b.n	800767c <SEGGER_SYSVIEW_SendModule+0xb8>
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	b2da      	uxtb	r2, r3
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	1c59      	adds	r1, r3, #1
 800766c:	61f9      	str	r1, [r7, #28]
 800766e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007672:	b2d2      	uxtb	r2, r2
 8007674:	701a      	strb	r2, [r3, #0]
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	09db      	lsrs	r3, r3, #7
 800767a:	61bb      	str	r3, [r7, #24]
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	2b7f      	cmp	r3, #127	; 0x7f
 8007680:	d8f0      	bhi.n	8007664 <SEGGER_SYSVIEW_SendModule+0xa0>
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	1c5a      	adds	r2, r3, #1
 8007686:	61fa      	str	r2, [r7, #28]
 8007688:	69ba      	ldr	r2, [r7, #24]
 800768a:	b2d2      	uxtb	r2, r2
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2280      	movs	r2, #128	; 0x80
 8007698:	4619      	mov	r1, r3
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f7fe fee6 	bl	800646c <_EncodeStr>
 80076a0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80076a2:	2216      	movs	r2, #22
 80076a4:	68f9      	ldr	r1, [r7, #12]
 80076a6:	6938      	ldr	r0, [r7, #16]
 80076a8:	f7ff f80e 	bl	80066c8 <_SendPacket>
      RECORD_END();
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80076b2:	bf00      	nop
 80076b4:	3730      	adds	r7, #48	; 0x30
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	2000b290 	.word	0x2000b290
 80076c0:	2000b298 	.word	0x2000b298

080076c4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80076ca:	4b0c      	ldr	r3, [pc, #48]	; (80076fc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00f      	beq.n	80076f2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80076d2:	4b0a      	ldr	r3, [pc, #40]	; (80076fc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d002      	beq.n	80076e6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1f2      	bne.n	80076d8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80076f2:	bf00      	nop
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	2000b290 	.word	0x2000b290

08007700 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007700:	b580      	push	{r7, lr}
 8007702:	b086      	sub	sp, #24
 8007704:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007706:	f3ef 8311 	mrs	r3, BASEPRI
 800770a:	f04f 0120 	mov.w	r1, #32
 800770e:	f381 8811 	msr	BASEPRI, r1
 8007712:	60fb      	str	r3, [r7, #12]
 8007714:	4817      	ldr	r0, [pc, #92]	; (8007774 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007716:	f7fe fef6 	bl	8006506 <_PreparePacket>
 800771a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	4b14      	ldr	r3, [pc, #80]	; (8007778 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	613b      	str	r3, [r7, #16]
 800772a:	e00b      	b.n	8007744 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	b2da      	uxtb	r2, r3
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	1c59      	adds	r1, r3, #1
 8007734:	6179      	str	r1, [r7, #20]
 8007736:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800773a:	b2d2      	uxtb	r2, r2
 800773c:	701a      	strb	r2, [r3, #0]
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	09db      	lsrs	r3, r3, #7
 8007742:	613b      	str	r3, [r7, #16]
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	2b7f      	cmp	r3, #127	; 0x7f
 8007748:	d8f0      	bhi.n	800772c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	1c5a      	adds	r2, r3, #1
 800774e:	617a      	str	r2, [r7, #20]
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	b2d2      	uxtb	r2, r2
 8007754:	701a      	strb	r2, [r3, #0]
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800775a:	221b      	movs	r2, #27
 800775c:	6879      	ldr	r1, [r7, #4]
 800775e:	68b8      	ldr	r0, [r7, #8]
 8007760:	f7fe ffb2 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f383 8811 	msr	BASEPRI, r3
}
 800776a:	bf00      	nop
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	2000b298 	.word	0x2000b298
 8007778:	2000b294 	.word	0x2000b294

0800777c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800777c:	b580      	push	{r7, lr}
 800777e:	b08a      	sub	sp, #40	; 0x28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007784:	f3ef 8311 	mrs	r3, BASEPRI
 8007788:	f04f 0120 	mov.w	r1, #32
 800778c:	f381 8811 	msr	BASEPRI, r1
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	4827      	ldr	r0, [pc, #156]	; (8007830 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007794:	f7fe feb7 	bl	8006506 <_PreparePacket>
 8007798:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800779a:	2280      	movs	r2, #128	; 0x80
 800779c:	6879      	ldr	r1, [r7, #4]
 800779e:	6938      	ldr	r0, [r7, #16]
 80077a0:	f7fe fe64 	bl	800646c <_EncodeStr>
 80077a4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	627b      	str	r3, [r7, #36]	; 0x24
 80077aa:	2301      	movs	r3, #1
 80077ac:	623b      	str	r3, [r7, #32]
 80077ae:	e00b      	b.n	80077c8 <SEGGER_SYSVIEW_Warn+0x4c>
 80077b0:	6a3b      	ldr	r3, [r7, #32]
 80077b2:	b2da      	uxtb	r2, r3
 80077b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b6:	1c59      	adds	r1, r3, #1
 80077b8:	6279      	str	r1, [r7, #36]	; 0x24
 80077ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80077be:	b2d2      	uxtb	r2, r2
 80077c0:	701a      	strb	r2, [r3, #0]
 80077c2:	6a3b      	ldr	r3, [r7, #32]
 80077c4:	09db      	lsrs	r3, r3, #7
 80077c6:	623b      	str	r3, [r7, #32]
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	2b7f      	cmp	r3, #127	; 0x7f
 80077cc:	d8f0      	bhi.n	80077b0 <SEGGER_SYSVIEW_Warn+0x34>
 80077ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	627a      	str	r2, [r7, #36]	; 0x24
 80077d4:	6a3a      	ldr	r2, [r7, #32]
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	701a      	strb	r2, [r3, #0]
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	61fb      	str	r3, [r7, #28]
 80077e2:	2300      	movs	r3, #0
 80077e4:	61bb      	str	r3, [r7, #24]
 80077e6:	e00b      	b.n	8007800 <SEGGER_SYSVIEW_Warn+0x84>
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	b2da      	uxtb	r2, r3
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	1c59      	adds	r1, r3, #1
 80077f0:	61f9      	str	r1, [r7, #28]
 80077f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80077f6:	b2d2      	uxtb	r2, r2
 80077f8:	701a      	strb	r2, [r3, #0]
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	09db      	lsrs	r3, r3, #7
 80077fe:	61bb      	str	r3, [r7, #24]
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	2b7f      	cmp	r3, #127	; 0x7f
 8007804:	d8f0      	bhi.n	80077e8 <SEGGER_SYSVIEW_Warn+0x6c>
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	1c5a      	adds	r2, r3, #1
 800780a:	61fa      	str	r2, [r7, #28]
 800780c:	69ba      	ldr	r2, [r7, #24]
 800780e:	b2d2      	uxtb	r2, r2
 8007810:	701a      	strb	r2, [r3, #0]
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007816:	221a      	movs	r2, #26
 8007818:	68f9      	ldr	r1, [r7, #12]
 800781a:	6938      	ldr	r0, [r7, #16]
 800781c:	f7fe ff54 	bl	80066c8 <_SendPacket>
  RECORD_END();
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f383 8811 	msr	BASEPRI, r3
}
 8007826:	bf00      	nop
 8007828:	3728      	adds	r7, #40	; 0x28
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	2000b298 	.word	0x2000b298

08007834 <__errno>:
 8007834:	4b01      	ldr	r3, [pc, #4]	; (800783c <__errno+0x8>)
 8007836:	6818      	ldr	r0, [r3, #0]
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	20000014 	.word	0x20000014

08007840 <__libc_init_array>:
 8007840:	b570      	push	{r4, r5, r6, lr}
 8007842:	4d0d      	ldr	r5, [pc, #52]	; (8007878 <__libc_init_array+0x38>)
 8007844:	4c0d      	ldr	r4, [pc, #52]	; (800787c <__libc_init_array+0x3c>)
 8007846:	1b64      	subs	r4, r4, r5
 8007848:	10a4      	asrs	r4, r4, #2
 800784a:	2600      	movs	r6, #0
 800784c:	42a6      	cmp	r6, r4
 800784e:	d109      	bne.n	8007864 <__libc_init_array+0x24>
 8007850:	4d0b      	ldr	r5, [pc, #44]	; (8007880 <__libc_init_array+0x40>)
 8007852:	4c0c      	ldr	r4, [pc, #48]	; (8007884 <__libc_init_array+0x44>)
 8007854:	f001 f808 	bl	8008868 <_init>
 8007858:	1b64      	subs	r4, r4, r5
 800785a:	10a4      	asrs	r4, r4, #2
 800785c:	2600      	movs	r6, #0
 800785e:	42a6      	cmp	r6, r4
 8007860:	d105      	bne.n	800786e <__libc_init_array+0x2e>
 8007862:	bd70      	pop	{r4, r5, r6, pc}
 8007864:	f855 3b04 	ldr.w	r3, [r5], #4
 8007868:	4798      	blx	r3
 800786a:	3601      	adds	r6, #1
 800786c:	e7ee      	b.n	800784c <__libc_init_array+0xc>
 800786e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007872:	4798      	blx	r3
 8007874:	3601      	adds	r6, #1
 8007876:	e7f2      	b.n	800785e <__libc_init_array+0x1e>
 8007878:	08008d24 	.word	0x08008d24
 800787c:	08008d24 	.word	0x08008d24
 8007880:	08008d24 	.word	0x08008d24
 8007884:	08008d28 	.word	0x08008d28

08007888 <memcmp>:
 8007888:	b530      	push	{r4, r5, lr}
 800788a:	3901      	subs	r1, #1
 800788c:	2400      	movs	r4, #0
 800788e:	42a2      	cmp	r2, r4
 8007890:	d101      	bne.n	8007896 <memcmp+0xe>
 8007892:	2000      	movs	r0, #0
 8007894:	e005      	b.n	80078a2 <memcmp+0x1a>
 8007896:	5d03      	ldrb	r3, [r0, r4]
 8007898:	3401      	adds	r4, #1
 800789a:	5d0d      	ldrb	r5, [r1, r4]
 800789c:	42ab      	cmp	r3, r5
 800789e:	d0f6      	beq.n	800788e <memcmp+0x6>
 80078a0:	1b58      	subs	r0, r3, r5
 80078a2:	bd30      	pop	{r4, r5, pc}

080078a4 <memcpy>:
 80078a4:	440a      	add	r2, r1
 80078a6:	4291      	cmp	r1, r2
 80078a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80078ac:	d100      	bne.n	80078b0 <memcpy+0xc>
 80078ae:	4770      	bx	lr
 80078b0:	b510      	push	{r4, lr}
 80078b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078ba:	4291      	cmp	r1, r2
 80078bc:	d1f9      	bne.n	80078b2 <memcpy+0xe>
 80078be:	bd10      	pop	{r4, pc}

080078c0 <memset>:
 80078c0:	4402      	add	r2, r0
 80078c2:	4603      	mov	r3, r0
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d100      	bne.n	80078ca <memset+0xa>
 80078c8:	4770      	bx	lr
 80078ca:	f803 1b01 	strb.w	r1, [r3], #1
 80078ce:	e7f9      	b.n	80078c4 <memset+0x4>

080078d0 <iprintf>:
 80078d0:	b40f      	push	{r0, r1, r2, r3}
 80078d2:	4b0a      	ldr	r3, [pc, #40]	; (80078fc <iprintf+0x2c>)
 80078d4:	b513      	push	{r0, r1, r4, lr}
 80078d6:	681c      	ldr	r4, [r3, #0]
 80078d8:	b124      	cbz	r4, 80078e4 <iprintf+0x14>
 80078da:	69a3      	ldr	r3, [r4, #24]
 80078dc:	b913      	cbnz	r3, 80078e4 <iprintf+0x14>
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 fa5e 	bl	8007da0 <__sinit>
 80078e4:	ab05      	add	r3, sp, #20
 80078e6:	9a04      	ldr	r2, [sp, #16]
 80078e8:	68a1      	ldr	r1, [r4, #8]
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	4620      	mov	r0, r4
 80078ee:	f000 fc2f 	bl	8008150 <_vfiprintf_r>
 80078f2:	b002      	add	sp, #8
 80078f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078f8:	b004      	add	sp, #16
 80078fa:	4770      	bx	lr
 80078fc:	20000014 	.word	0x20000014

08007900 <_puts_r>:
 8007900:	b570      	push	{r4, r5, r6, lr}
 8007902:	460e      	mov	r6, r1
 8007904:	4605      	mov	r5, r0
 8007906:	b118      	cbz	r0, 8007910 <_puts_r+0x10>
 8007908:	6983      	ldr	r3, [r0, #24]
 800790a:	b90b      	cbnz	r3, 8007910 <_puts_r+0x10>
 800790c:	f000 fa48 	bl	8007da0 <__sinit>
 8007910:	69ab      	ldr	r3, [r5, #24]
 8007912:	68ac      	ldr	r4, [r5, #8]
 8007914:	b913      	cbnz	r3, 800791c <_puts_r+0x1c>
 8007916:	4628      	mov	r0, r5
 8007918:	f000 fa42 	bl	8007da0 <__sinit>
 800791c:	4b2c      	ldr	r3, [pc, #176]	; (80079d0 <_puts_r+0xd0>)
 800791e:	429c      	cmp	r4, r3
 8007920:	d120      	bne.n	8007964 <_puts_r+0x64>
 8007922:	686c      	ldr	r4, [r5, #4]
 8007924:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007926:	07db      	lsls	r3, r3, #31
 8007928:	d405      	bmi.n	8007936 <_puts_r+0x36>
 800792a:	89a3      	ldrh	r3, [r4, #12]
 800792c:	0598      	lsls	r0, r3, #22
 800792e:	d402      	bmi.n	8007936 <_puts_r+0x36>
 8007930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007932:	f000 fad3 	bl	8007edc <__retarget_lock_acquire_recursive>
 8007936:	89a3      	ldrh	r3, [r4, #12]
 8007938:	0719      	lsls	r1, r3, #28
 800793a:	d51d      	bpl.n	8007978 <_puts_r+0x78>
 800793c:	6923      	ldr	r3, [r4, #16]
 800793e:	b1db      	cbz	r3, 8007978 <_puts_r+0x78>
 8007940:	3e01      	subs	r6, #1
 8007942:	68a3      	ldr	r3, [r4, #8]
 8007944:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007948:	3b01      	subs	r3, #1
 800794a:	60a3      	str	r3, [r4, #8]
 800794c:	bb39      	cbnz	r1, 800799e <_puts_r+0x9e>
 800794e:	2b00      	cmp	r3, #0
 8007950:	da38      	bge.n	80079c4 <_puts_r+0xc4>
 8007952:	4622      	mov	r2, r4
 8007954:	210a      	movs	r1, #10
 8007956:	4628      	mov	r0, r5
 8007958:	f000 f848 	bl	80079ec <__swbuf_r>
 800795c:	3001      	adds	r0, #1
 800795e:	d011      	beq.n	8007984 <_puts_r+0x84>
 8007960:	250a      	movs	r5, #10
 8007962:	e011      	b.n	8007988 <_puts_r+0x88>
 8007964:	4b1b      	ldr	r3, [pc, #108]	; (80079d4 <_puts_r+0xd4>)
 8007966:	429c      	cmp	r4, r3
 8007968:	d101      	bne.n	800796e <_puts_r+0x6e>
 800796a:	68ac      	ldr	r4, [r5, #8]
 800796c:	e7da      	b.n	8007924 <_puts_r+0x24>
 800796e:	4b1a      	ldr	r3, [pc, #104]	; (80079d8 <_puts_r+0xd8>)
 8007970:	429c      	cmp	r4, r3
 8007972:	bf08      	it	eq
 8007974:	68ec      	ldreq	r4, [r5, #12]
 8007976:	e7d5      	b.n	8007924 <_puts_r+0x24>
 8007978:	4621      	mov	r1, r4
 800797a:	4628      	mov	r0, r5
 800797c:	f000 f888 	bl	8007a90 <__swsetup_r>
 8007980:	2800      	cmp	r0, #0
 8007982:	d0dd      	beq.n	8007940 <_puts_r+0x40>
 8007984:	f04f 35ff 	mov.w	r5, #4294967295
 8007988:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800798a:	07da      	lsls	r2, r3, #31
 800798c:	d405      	bmi.n	800799a <_puts_r+0x9a>
 800798e:	89a3      	ldrh	r3, [r4, #12]
 8007990:	059b      	lsls	r3, r3, #22
 8007992:	d402      	bmi.n	800799a <_puts_r+0x9a>
 8007994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007996:	f000 faa2 	bl	8007ede <__retarget_lock_release_recursive>
 800799a:	4628      	mov	r0, r5
 800799c:	bd70      	pop	{r4, r5, r6, pc}
 800799e:	2b00      	cmp	r3, #0
 80079a0:	da04      	bge.n	80079ac <_puts_r+0xac>
 80079a2:	69a2      	ldr	r2, [r4, #24]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	dc06      	bgt.n	80079b6 <_puts_r+0xb6>
 80079a8:	290a      	cmp	r1, #10
 80079aa:	d004      	beq.n	80079b6 <_puts_r+0xb6>
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	1c5a      	adds	r2, r3, #1
 80079b0:	6022      	str	r2, [r4, #0]
 80079b2:	7019      	strb	r1, [r3, #0]
 80079b4:	e7c5      	b.n	8007942 <_puts_r+0x42>
 80079b6:	4622      	mov	r2, r4
 80079b8:	4628      	mov	r0, r5
 80079ba:	f000 f817 	bl	80079ec <__swbuf_r>
 80079be:	3001      	adds	r0, #1
 80079c0:	d1bf      	bne.n	8007942 <_puts_r+0x42>
 80079c2:	e7df      	b.n	8007984 <_puts_r+0x84>
 80079c4:	6823      	ldr	r3, [r4, #0]
 80079c6:	250a      	movs	r5, #10
 80079c8:	1c5a      	adds	r2, r3, #1
 80079ca:	6022      	str	r2, [r4, #0]
 80079cc:	701d      	strb	r5, [r3, #0]
 80079ce:	e7db      	b.n	8007988 <_puts_r+0x88>
 80079d0:	08008ca8 	.word	0x08008ca8
 80079d4:	08008cc8 	.word	0x08008cc8
 80079d8:	08008c88 	.word	0x08008c88

080079dc <puts>:
 80079dc:	4b02      	ldr	r3, [pc, #8]	; (80079e8 <puts+0xc>)
 80079de:	4601      	mov	r1, r0
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	f7ff bf8d 	b.w	8007900 <_puts_r>
 80079e6:	bf00      	nop
 80079e8:	20000014 	.word	0x20000014

080079ec <__swbuf_r>:
 80079ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ee:	460e      	mov	r6, r1
 80079f0:	4614      	mov	r4, r2
 80079f2:	4605      	mov	r5, r0
 80079f4:	b118      	cbz	r0, 80079fe <__swbuf_r+0x12>
 80079f6:	6983      	ldr	r3, [r0, #24]
 80079f8:	b90b      	cbnz	r3, 80079fe <__swbuf_r+0x12>
 80079fa:	f000 f9d1 	bl	8007da0 <__sinit>
 80079fe:	4b21      	ldr	r3, [pc, #132]	; (8007a84 <__swbuf_r+0x98>)
 8007a00:	429c      	cmp	r4, r3
 8007a02:	d12b      	bne.n	8007a5c <__swbuf_r+0x70>
 8007a04:	686c      	ldr	r4, [r5, #4]
 8007a06:	69a3      	ldr	r3, [r4, #24]
 8007a08:	60a3      	str	r3, [r4, #8]
 8007a0a:	89a3      	ldrh	r3, [r4, #12]
 8007a0c:	071a      	lsls	r2, r3, #28
 8007a0e:	d52f      	bpl.n	8007a70 <__swbuf_r+0x84>
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	b36b      	cbz	r3, 8007a70 <__swbuf_r+0x84>
 8007a14:	6923      	ldr	r3, [r4, #16]
 8007a16:	6820      	ldr	r0, [r4, #0]
 8007a18:	1ac0      	subs	r0, r0, r3
 8007a1a:	6963      	ldr	r3, [r4, #20]
 8007a1c:	b2f6      	uxtb	r6, r6
 8007a1e:	4283      	cmp	r3, r0
 8007a20:	4637      	mov	r7, r6
 8007a22:	dc04      	bgt.n	8007a2e <__swbuf_r+0x42>
 8007a24:	4621      	mov	r1, r4
 8007a26:	4628      	mov	r0, r5
 8007a28:	f000 f926 	bl	8007c78 <_fflush_r>
 8007a2c:	bb30      	cbnz	r0, 8007a7c <__swbuf_r+0x90>
 8007a2e:	68a3      	ldr	r3, [r4, #8]
 8007a30:	3b01      	subs	r3, #1
 8007a32:	60a3      	str	r3, [r4, #8]
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	6022      	str	r2, [r4, #0]
 8007a3a:	701e      	strb	r6, [r3, #0]
 8007a3c:	6963      	ldr	r3, [r4, #20]
 8007a3e:	3001      	adds	r0, #1
 8007a40:	4283      	cmp	r3, r0
 8007a42:	d004      	beq.n	8007a4e <__swbuf_r+0x62>
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	07db      	lsls	r3, r3, #31
 8007a48:	d506      	bpl.n	8007a58 <__swbuf_r+0x6c>
 8007a4a:	2e0a      	cmp	r6, #10
 8007a4c:	d104      	bne.n	8007a58 <__swbuf_r+0x6c>
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 f911 	bl	8007c78 <_fflush_r>
 8007a56:	b988      	cbnz	r0, 8007a7c <__swbuf_r+0x90>
 8007a58:	4638      	mov	r0, r7
 8007a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a5c:	4b0a      	ldr	r3, [pc, #40]	; (8007a88 <__swbuf_r+0x9c>)
 8007a5e:	429c      	cmp	r4, r3
 8007a60:	d101      	bne.n	8007a66 <__swbuf_r+0x7a>
 8007a62:	68ac      	ldr	r4, [r5, #8]
 8007a64:	e7cf      	b.n	8007a06 <__swbuf_r+0x1a>
 8007a66:	4b09      	ldr	r3, [pc, #36]	; (8007a8c <__swbuf_r+0xa0>)
 8007a68:	429c      	cmp	r4, r3
 8007a6a:	bf08      	it	eq
 8007a6c:	68ec      	ldreq	r4, [r5, #12]
 8007a6e:	e7ca      	b.n	8007a06 <__swbuf_r+0x1a>
 8007a70:	4621      	mov	r1, r4
 8007a72:	4628      	mov	r0, r5
 8007a74:	f000 f80c 	bl	8007a90 <__swsetup_r>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d0cb      	beq.n	8007a14 <__swbuf_r+0x28>
 8007a7c:	f04f 37ff 	mov.w	r7, #4294967295
 8007a80:	e7ea      	b.n	8007a58 <__swbuf_r+0x6c>
 8007a82:	bf00      	nop
 8007a84:	08008ca8 	.word	0x08008ca8
 8007a88:	08008cc8 	.word	0x08008cc8
 8007a8c:	08008c88 	.word	0x08008c88

08007a90 <__swsetup_r>:
 8007a90:	4b32      	ldr	r3, [pc, #200]	; (8007b5c <__swsetup_r+0xcc>)
 8007a92:	b570      	push	{r4, r5, r6, lr}
 8007a94:	681d      	ldr	r5, [r3, #0]
 8007a96:	4606      	mov	r6, r0
 8007a98:	460c      	mov	r4, r1
 8007a9a:	b125      	cbz	r5, 8007aa6 <__swsetup_r+0x16>
 8007a9c:	69ab      	ldr	r3, [r5, #24]
 8007a9e:	b913      	cbnz	r3, 8007aa6 <__swsetup_r+0x16>
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	f000 f97d 	bl	8007da0 <__sinit>
 8007aa6:	4b2e      	ldr	r3, [pc, #184]	; (8007b60 <__swsetup_r+0xd0>)
 8007aa8:	429c      	cmp	r4, r3
 8007aaa:	d10f      	bne.n	8007acc <__swsetup_r+0x3c>
 8007aac:	686c      	ldr	r4, [r5, #4]
 8007aae:	89a3      	ldrh	r3, [r4, #12]
 8007ab0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ab4:	0719      	lsls	r1, r3, #28
 8007ab6:	d42c      	bmi.n	8007b12 <__swsetup_r+0x82>
 8007ab8:	06dd      	lsls	r5, r3, #27
 8007aba:	d411      	bmi.n	8007ae0 <__swsetup_r+0x50>
 8007abc:	2309      	movs	r3, #9
 8007abe:	6033      	str	r3, [r6, #0]
 8007ac0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ac4:	81a3      	strh	r3, [r4, #12]
 8007ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aca:	e03e      	b.n	8007b4a <__swsetup_r+0xba>
 8007acc:	4b25      	ldr	r3, [pc, #148]	; (8007b64 <__swsetup_r+0xd4>)
 8007ace:	429c      	cmp	r4, r3
 8007ad0:	d101      	bne.n	8007ad6 <__swsetup_r+0x46>
 8007ad2:	68ac      	ldr	r4, [r5, #8]
 8007ad4:	e7eb      	b.n	8007aae <__swsetup_r+0x1e>
 8007ad6:	4b24      	ldr	r3, [pc, #144]	; (8007b68 <__swsetup_r+0xd8>)
 8007ad8:	429c      	cmp	r4, r3
 8007ada:	bf08      	it	eq
 8007adc:	68ec      	ldreq	r4, [r5, #12]
 8007ade:	e7e6      	b.n	8007aae <__swsetup_r+0x1e>
 8007ae0:	0758      	lsls	r0, r3, #29
 8007ae2:	d512      	bpl.n	8007b0a <__swsetup_r+0x7a>
 8007ae4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ae6:	b141      	cbz	r1, 8007afa <__swsetup_r+0x6a>
 8007ae8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007aec:	4299      	cmp	r1, r3
 8007aee:	d002      	beq.n	8007af6 <__swsetup_r+0x66>
 8007af0:	4630      	mov	r0, r6
 8007af2:	f000 fa59 	bl	8007fa8 <_free_r>
 8007af6:	2300      	movs	r3, #0
 8007af8:	6363      	str	r3, [r4, #52]	; 0x34
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b00:	81a3      	strh	r3, [r4, #12]
 8007b02:	2300      	movs	r3, #0
 8007b04:	6063      	str	r3, [r4, #4]
 8007b06:	6923      	ldr	r3, [r4, #16]
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	f043 0308 	orr.w	r3, r3, #8
 8007b10:	81a3      	strh	r3, [r4, #12]
 8007b12:	6923      	ldr	r3, [r4, #16]
 8007b14:	b94b      	cbnz	r3, 8007b2a <__swsetup_r+0x9a>
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b20:	d003      	beq.n	8007b2a <__swsetup_r+0x9a>
 8007b22:	4621      	mov	r1, r4
 8007b24:	4630      	mov	r0, r6
 8007b26:	f000 f9ff 	bl	8007f28 <__smakebuf_r>
 8007b2a:	89a0      	ldrh	r0, [r4, #12]
 8007b2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b30:	f010 0301 	ands.w	r3, r0, #1
 8007b34:	d00a      	beq.n	8007b4c <__swsetup_r+0xbc>
 8007b36:	2300      	movs	r3, #0
 8007b38:	60a3      	str	r3, [r4, #8]
 8007b3a:	6963      	ldr	r3, [r4, #20]
 8007b3c:	425b      	negs	r3, r3
 8007b3e:	61a3      	str	r3, [r4, #24]
 8007b40:	6923      	ldr	r3, [r4, #16]
 8007b42:	b943      	cbnz	r3, 8007b56 <__swsetup_r+0xc6>
 8007b44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b48:	d1ba      	bne.n	8007ac0 <__swsetup_r+0x30>
 8007b4a:	bd70      	pop	{r4, r5, r6, pc}
 8007b4c:	0781      	lsls	r1, r0, #30
 8007b4e:	bf58      	it	pl
 8007b50:	6963      	ldrpl	r3, [r4, #20]
 8007b52:	60a3      	str	r3, [r4, #8]
 8007b54:	e7f4      	b.n	8007b40 <__swsetup_r+0xb0>
 8007b56:	2000      	movs	r0, #0
 8007b58:	e7f7      	b.n	8007b4a <__swsetup_r+0xba>
 8007b5a:	bf00      	nop
 8007b5c:	20000014 	.word	0x20000014
 8007b60:	08008ca8 	.word	0x08008ca8
 8007b64:	08008cc8 	.word	0x08008cc8
 8007b68:	08008c88 	.word	0x08008c88

08007b6c <__sflush_r>:
 8007b6c:	898a      	ldrh	r2, [r1, #12]
 8007b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b72:	4605      	mov	r5, r0
 8007b74:	0710      	lsls	r0, r2, #28
 8007b76:	460c      	mov	r4, r1
 8007b78:	d458      	bmi.n	8007c2c <__sflush_r+0xc0>
 8007b7a:	684b      	ldr	r3, [r1, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dc05      	bgt.n	8007b8c <__sflush_r+0x20>
 8007b80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	dc02      	bgt.n	8007b8c <__sflush_r+0x20>
 8007b86:	2000      	movs	r0, #0
 8007b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b8e:	2e00      	cmp	r6, #0
 8007b90:	d0f9      	beq.n	8007b86 <__sflush_r+0x1a>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b98:	682f      	ldr	r7, [r5, #0]
 8007b9a:	602b      	str	r3, [r5, #0]
 8007b9c:	d032      	beq.n	8007c04 <__sflush_r+0x98>
 8007b9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ba0:	89a3      	ldrh	r3, [r4, #12]
 8007ba2:	075a      	lsls	r2, r3, #29
 8007ba4:	d505      	bpl.n	8007bb2 <__sflush_r+0x46>
 8007ba6:	6863      	ldr	r3, [r4, #4]
 8007ba8:	1ac0      	subs	r0, r0, r3
 8007baa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bac:	b10b      	cbz	r3, 8007bb2 <__sflush_r+0x46>
 8007bae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bb0:	1ac0      	subs	r0, r0, r3
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bb8:	6a21      	ldr	r1, [r4, #32]
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b0      	blx	r6
 8007bbe:	1c43      	adds	r3, r0, #1
 8007bc0:	89a3      	ldrh	r3, [r4, #12]
 8007bc2:	d106      	bne.n	8007bd2 <__sflush_r+0x66>
 8007bc4:	6829      	ldr	r1, [r5, #0]
 8007bc6:	291d      	cmp	r1, #29
 8007bc8:	d82c      	bhi.n	8007c24 <__sflush_r+0xb8>
 8007bca:	4a2a      	ldr	r2, [pc, #168]	; (8007c74 <__sflush_r+0x108>)
 8007bcc:	40ca      	lsrs	r2, r1
 8007bce:	07d6      	lsls	r6, r2, #31
 8007bd0:	d528      	bpl.n	8007c24 <__sflush_r+0xb8>
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	6062      	str	r2, [r4, #4]
 8007bd6:	04d9      	lsls	r1, r3, #19
 8007bd8:	6922      	ldr	r2, [r4, #16]
 8007bda:	6022      	str	r2, [r4, #0]
 8007bdc:	d504      	bpl.n	8007be8 <__sflush_r+0x7c>
 8007bde:	1c42      	adds	r2, r0, #1
 8007be0:	d101      	bne.n	8007be6 <__sflush_r+0x7a>
 8007be2:	682b      	ldr	r3, [r5, #0]
 8007be4:	b903      	cbnz	r3, 8007be8 <__sflush_r+0x7c>
 8007be6:	6560      	str	r0, [r4, #84]	; 0x54
 8007be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bea:	602f      	str	r7, [r5, #0]
 8007bec:	2900      	cmp	r1, #0
 8007bee:	d0ca      	beq.n	8007b86 <__sflush_r+0x1a>
 8007bf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bf4:	4299      	cmp	r1, r3
 8007bf6:	d002      	beq.n	8007bfe <__sflush_r+0x92>
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	f000 f9d5 	bl	8007fa8 <_free_r>
 8007bfe:	2000      	movs	r0, #0
 8007c00:	6360      	str	r0, [r4, #52]	; 0x34
 8007c02:	e7c1      	b.n	8007b88 <__sflush_r+0x1c>
 8007c04:	6a21      	ldr	r1, [r4, #32]
 8007c06:	2301      	movs	r3, #1
 8007c08:	4628      	mov	r0, r5
 8007c0a:	47b0      	blx	r6
 8007c0c:	1c41      	adds	r1, r0, #1
 8007c0e:	d1c7      	bne.n	8007ba0 <__sflush_r+0x34>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d0c4      	beq.n	8007ba0 <__sflush_r+0x34>
 8007c16:	2b1d      	cmp	r3, #29
 8007c18:	d001      	beq.n	8007c1e <__sflush_r+0xb2>
 8007c1a:	2b16      	cmp	r3, #22
 8007c1c:	d101      	bne.n	8007c22 <__sflush_r+0xb6>
 8007c1e:	602f      	str	r7, [r5, #0]
 8007c20:	e7b1      	b.n	8007b86 <__sflush_r+0x1a>
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c28:	81a3      	strh	r3, [r4, #12]
 8007c2a:	e7ad      	b.n	8007b88 <__sflush_r+0x1c>
 8007c2c:	690f      	ldr	r7, [r1, #16]
 8007c2e:	2f00      	cmp	r7, #0
 8007c30:	d0a9      	beq.n	8007b86 <__sflush_r+0x1a>
 8007c32:	0793      	lsls	r3, r2, #30
 8007c34:	680e      	ldr	r6, [r1, #0]
 8007c36:	bf08      	it	eq
 8007c38:	694b      	ldreq	r3, [r1, #20]
 8007c3a:	600f      	str	r7, [r1, #0]
 8007c3c:	bf18      	it	ne
 8007c3e:	2300      	movne	r3, #0
 8007c40:	eba6 0807 	sub.w	r8, r6, r7
 8007c44:	608b      	str	r3, [r1, #8]
 8007c46:	f1b8 0f00 	cmp.w	r8, #0
 8007c4a:	dd9c      	ble.n	8007b86 <__sflush_r+0x1a>
 8007c4c:	6a21      	ldr	r1, [r4, #32]
 8007c4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c50:	4643      	mov	r3, r8
 8007c52:	463a      	mov	r2, r7
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b0      	blx	r6
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	dc06      	bgt.n	8007c6a <__sflush_r+0xfe>
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	f04f 30ff 	mov.w	r0, #4294967295
 8007c68:	e78e      	b.n	8007b88 <__sflush_r+0x1c>
 8007c6a:	4407      	add	r7, r0
 8007c6c:	eba8 0800 	sub.w	r8, r8, r0
 8007c70:	e7e9      	b.n	8007c46 <__sflush_r+0xda>
 8007c72:	bf00      	nop
 8007c74:	20400001 	.word	0x20400001

08007c78 <_fflush_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	690b      	ldr	r3, [r1, #16]
 8007c7c:	4605      	mov	r5, r0
 8007c7e:	460c      	mov	r4, r1
 8007c80:	b913      	cbnz	r3, 8007c88 <_fflush_r+0x10>
 8007c82:	2500      	movs	r5, #0
 8007c84:	4628      	mov	r0, r5
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	b118      	cbz	r0, 8007c92 <_fflush_r+0x1a>
 8007c8a:	6983      	ldr	r3, [r0, #24]
 8007c8c:	b90b      	cbnz	r3, 8007c92 <_fflush_r+0x1a>
 8007c8e:	f000 f887 	bl	8007da0 <__sinit>
 8007c92:	4b14      	ldr	r3, [pc, #80]	; (8007ce4 <_fflush_r+0x6c>)
 8007c94:	429c      	cmp	r4, r3
 8007c96:	d11b      	bne.n	8007cd0 <_fflush_r+0x58>
 8007c98:	686c      	ldr	r4, [r5, #4]
 8007c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d0ef      	beq.n	8007c82 <_fflush_r+0xa>
 8007ca2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ca4:	07d0      	lsls	r0, r2, #31
 8007ca6:	d404      	bmi.n	8007cb2 <_fflush_r+0x3a>
 8007ca8:	0599      	lsls	r1, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_fflush_r+0x3a>
 8007cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cae:	f000 f915 	bl	8007edc <__retarget_lock_acquire_recursive>
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	f7ff ff59 	bl	8007b6c <__sflush_r>
 8007cba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cbc:	07da      	lsls	r2, r3, #31
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	d4e0      	bmi.n	8007c84 <_fflush_r+0xc>
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	059b      	lsls	r3, r3, #22
 8007cc6:	d4dd      	bmi.n	8007c84 <_fflush_r+0xc>
 8007cc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cca:	f000 f908 	bl	8007ede <__retarget_lock_release_recursive>
 8007cce:	e7d9      	b.n	8007c84 <_fflush_r+0xc>
 8007cd0:	4b05      	ldr	r3, [pc, #20]	; (8007ce8 <_fflush_r+0x70>)
 8007cd2:	429c      	cmp	r4, r3
 8007cd4:	d101      	bne.n	8007cda <_fflush_r+0x62>
 8007cd6:	68ac      	ldr	r4, [r5, #8]
 8007cd8:	e7df      	b.n	8007c9a <_fflush_r+0x22>
 8007cda:	4b04      	ldr	r3, [pc, #16]	; (8007cec <_fflush_r+0x74>)
 8007cdc:	429c      	cmp	r4, r3
 8007cde:	bf08      	it	eq
 8007ce0:	68ec      	ldreq	r4, [r5, #12]
 8007ce2:	e7da      	b.n	8007c9a <_fflush_r+0x22>
 8007ce4:	08008ca8 	.word	0x08008ca8
 8007ce8:	08008cc8 	.word	0x08008cc8
 8007cec:	08008c88 	.word	0x08008c88

08007cf0 <std>:
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	b510      	push	{r4, lr}
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	e9c0 3300 	strd	r3, r3, [r0]
 8007cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cfe:	6083      	str	r3, [r0, #8]
 8007d00:	8181      	strh	r1, [r0, #12]
 8007d02:	6643      	str	r3, [r0, #100]	; 0x64
 8007d04:	81c2      	strh	r2, [r0, #14]
 8007d06:	6183      	str	r3, [r0, #24]
 8007d08:	4619      	mov	r1, r3
 8007d0a:	2208      	movs	r2, #8
 8007d0c:	305c      	adds	r0, #92	; 0x5c
 8007d0e:	f7ff fdd7 	bl	80078c0 <memset>
 8007d12:	4b05      	ldr	r3, [pc, #20]	; (8007d28 <std+0x38>)
 8007d14:	6263      	str	r3, [r4, #36]	; 0x24
 8007d16:	4b05      	ldr	r3, [pc, #20]	; (8007d2c <std+0x3c>)
 8007d18:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d1a:	4b05      	ldr	r3, [pc, #20]	; (8007d30 <std+0x40>)
 8007d1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d1e:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <std+0x44>)
 8007d20:	6224      	str	r4, [r4, #32]
 8007d22:	6323      	str	r3, [r4, #48]	; 0x30
 8007d24:	bd10      	pop	{r4, pc}
 8007d26:	bf00      	nop
 8007d28:	080086f9 	.word	0x080086f9
 8007d2c:	0800871b 	.word	0x0800871b
 8007d30:	08008753 	.word	0x08008753
 8007d34:	08008777 	.word	0x08008777

08007d38 <_cleanup_r>:
 8007d38:	4901      	ldr	r1, [pc, #4]	; (8007d40 <_cleanup_r+0x8>)
 8007d3a:	f000 b8af 	b.w	8007e9c <_fwalk_reent>
 8007d3e:	bf00      	nop
 8007d40:	08007c79 	.word	0x08007c79

08007d44 <__sfmoreglue>:
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	1e4a      	subs	r2, r1, #1
 8007d48:	2568      	movs	r5, #104	; 0x68
 8007d4a:	4355      	muls	r5, r2
 8007d4c:	460e      	mov	r6, r1
 8007d4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d52:	f000 f979 	bl	8008048 <_malloc_r>
 8007d56:	4604      	mov	r4, r0
 8007d58:	b140      	cbz	r0, 8007d6c <__sfmoreglue+0x28>
 8007d5a:	2100      	movs	r1, #0
 8007d5c:	e9c0 1600 	strd	r1, r6, [r0]
 8007d60:	300c      	adds	r0, #12
 8007d62:	60a0      	str	r0, [r4, #8]
 8007d64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d68:	f7ff fdaa 	bl	80078c0 <memset>
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}

08007d70 <__sfp_lock_acquire>:
 8007d70:	4801      	ldr	r0, [pc, #4]	; (8007d78 <__sfp_lock_acquire+0x8>)
 8007d72:	f000 b8b3 	b.w	8007edc <__retarget_lock_acquire_recursive>
 8007d76:	bf00      	nop
 8007d78:	2000b50c 	.word	0x2000b50c

08007d7c <__sfp_lock_release>:
 8007d7c:	4801      	ldr	r0, [pc, #4]	; (8007d84 <__sfp_lock_release+0x8>)
 8007d7e:	f000 b8ae 	b.w	8007ede <__retarget_lock_release_recursive>
 8007d82:	bf00      	nop
 8007d84:	2000b50c 	.word	0x2000b50c

08007d88 <__sinit_lock_acquire>:
 8007d88:	4801      	ldr	r0, [pc, #4]	; (8007d90 <__sinit_lock_acquire+0x8>)
 8007d8a:	f000 b8a7 	b.w	8007edc <__retarget_lock_acquire_recursive>
 8007d8e:	bf00      	nop
 8007d90:	2000b507 	.word	0x2000b507

08007d94 <__sinit_lock_release>:
 8007d94:	4801      	ldr	r0, [pc, #4]	; (8007d9c <__sinit_lock_release+0x8>)
 8007d96:	f000 b8a2 	b.w	8007ede <__retarget_lock_release_recursive>
 8007d9a:	bf00      	nop
 8007d9c:	2000b507 	.word	0x2000b507

08007da0 <__sinit>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	4604      	mov	r4, r0
 8007da4:	f7ff fff0 	bl	8007d88 <__sinit_lock_acquire>
 8007da8:	69a3      	ldr	r3, [r4, #24]
 8007daa:	b11b      	cbz	r3, 8007db4 <__sinit+0x14>
 8007dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db0:	f7ff bff0 	b.w	8007d94 <__sinit_lock_release>
 8007db4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007db8:	6523      	str	r3, [r4, #80]	; 0x50
 8007dba:	4b13      	ldr	r3, [pc, #76]	; (8007e08 <__sinit+0x68>)
 8007dbc:	4a13      	ldr	r2, [pc, #76]	; (8007e0c <__sinit+0x6c>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dc2:	42a3      	cmp	r3, r4
 8007dc4:	bf04      	itt	eq
 8007dc6:	2301      	moveq	r3, #1
 8007dc8:	61a3      	streq	r3, [r4, #24]
 8007dca:	4620      	mov	r0, r4
 8007dcc:	f000 f820 	bl	8007e10 <__sfp>
 8007dd0:	6060      	str	r0, [r4, #4]
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 f81c 	bl	8007e10 <__sfp>
 8007dd8:	60a0      	str	r0, [r4, #8]
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 f818 	bl	8007e10 <__sfp>
 8007de0:	2200      	movs	r2, #0
 8007de2:	60e0      	str	r0, [r4, #12]
 8007de4:	2104      	movs	r1, #4
 8007de6:	6860      	ldr	r0, [r4, #4]
 8007de8:	f7ff ff82 	bl	8007cf0 <std>
 8007dec:	68a0      	ldr	r0, [r4, #8]
 8007dee:	2201      	movs	r2, #1
 8007df0:	2109      	movs	r1, #9
 8007df2:	f7ff ff7d 	bl	8007cf0 <std>
 8007df6:	68e0      	ldr	r0, [r4, #12]
 8007df8:	2202      	movs	r2, #2
 8007dfa:	2112      	movs	r1, #18
 8007dfc:	f7ff ff78 	bl	8007cf0 <std>
 8007e00:	2301      	movs	r3, #1
 8007e02:	61a3      	str	r3, [r4, #24]
 8007e04:	e7d2      	b.n	8007dac <__sinit+0xc>
 8007e06:	bf00      	nop
 8007e08:	08008c84 	.word	0x08008c84
 8007e0c:	08007d39 	.word	0x08007d39

08007e10 <__sfp>:
 8007e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e12:	4607      	mov	r7, r0
 8007e14:	f7ff ffac 	bl	8007d70 <__sfp_lock_acquire>
 8007e18:	4b1e      	ldr	r3, [pc, #120]	; (8007e94 <__sfp+0x84>)
 8007e1a:	681e      	ldr	r6, [r3, #0]
 8007e1c:	69b3      	ldr	r3, [r6, #24]
 8007e1e:	b913      	cbnz	r3, 8007e26 <__sfp+0x16>
 8007e20:	4630      	mov	r0, r6
 8007e22:	f7ff ffbd 	bl	8007da0 <__sinit>
 8007e26:	3648      	adds	r6, #72	; 0x48
 8007e28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	d503      	bpl.n	8007e38 <__sfp+0x28>
 8007e30:	6833      	ldr	r3, [r6, #0]
 8007e32:	b30b      	cbz	r3, 8007e78 <__sfp+0x68>
 8007e34:	6836      	ldr	r6, [r6, #0]
 8007e36:	e7f7      	b.n	8007e28 <__sfp+0x18>
 8007e38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e3c:	b9d5      	cbnz	r5, 8007e74 <__sfp+0x64>
 8007e3e:	4b16      	ldr	r3, [pc, #88]	; (8007e98 <__sfp+0x88>)
 8007e40:	60e3      	str	r3, [r4, #12]
 8007e42:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e46:	6665      	str	r5, [r4, #100]	; 0x64
 8007e48:	f000 f847 	bl	8007eda <__retarget_lock_init_recursive>
 8007e4c:	f7ff ff96 	bl	8007d7c <__sfp_lock_release>
 8007e50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e58:	6025      	str	r5, [r4, #0]
 8007e5a:	61a5      	str	r5, [r4, #24]
 8007e5c:	2208      	movs	r2, #8
 8007e5e:	4629      	mov	r1, r5
 8007e60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e64:	f7ff fd2c 	bl	80078c0 <memset>
 8007e68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e70:	4620      	mov	r0, r4
 8007e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e74:	3468      	adds	r4, #104	; 0x68
 8007e76:	e7d9      	b.n	8007e2c <__sfp+0x1c>
 8007e78:	2104      	movs	r1, #4
 8007e7a:	4638      	mov	r0, r7
 8007e7c:	f7ff ff62 	bl	8007d44 <__sfmoreglue>
 8007e80:	4604      	mov	r4, r0
 8007e82:	6030      	str	r0, [r6, #0]
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d1d5      	bne.n	8007e34 <__sfp+0x24>
 8007e88:	f7ff ff78 	bl	8007d7c <__sfp_lock_release>
 8007e8c:	230c      	movs	r3, #12
 8007e8e:	603b      	str	r3, [r7, #0]
 8007e90:	e7ee      	b.n	8007e70 <__sfp+0x60>
 8007e92:	bf00      	nop
 8007e94:	08008c84 	.word	0x08008c84
 8007e98:	ffff0001 	.word	0xffff0001

08007e9c <_fwalk_reent>:
 8007e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea0:	4606      	mov	r6, r0
 8007ea2:	4688      	mov	r8, r1
 8007ea4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ea8:	2700      	movs	r7, #0
 8007eaa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eae:	f1b9 0901 	subs.w	r9, r9, #1
 8007eb2:	d505      	bpl.n	8007ec0 <_fwalk_reent+0x24>
 8007eb4:	6824      	ldr	r4, [r4, #0]
 8007eb6:	2c00      	cmp	r4, #0
 8007eb8:	d1f7      	bne.n	8007eaa <_fwalk_reent+0xe>
 8007eba:	4638      	mov	r0, r7
 8007ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec0:	89ab      	ldrh	r3, [r5, #12]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d907      	bls.n	8007ed6 <_fwalk_reent+0x3a>
 8007ec6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	d003      	beq.n	8007ed6 <_fwalk_reent+0x3a>
 8007ece:	4629      	mov	r1, r5
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	47c0      	blx	r8
 8007ed4:	4307      	orrs	r7, r0
 8007ed6:	3568      	adds	r5, #104	; 0x68
 8007ed8:	e7e9      	b.n	8007eae <_fwalk_reent+0x12>

08007eda <__retarget_lock_init_recursive>:
 8007eda:	4770      	bx	lr

08007edc <__retarget_lock_acquire_recursive>:
 8007edc:	4770      	bx	lr

08007ede <__retarget_lock_release_recursive>:
 8007ede:	4770      	bx	lr

08007ee0 <__swhatbuf_r>:
 8007ee0:	b570      	push	{r4, r5, r6, lr}
 8007ee2:	460e      	mov	r6, r1
 8007ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee8:	2900      	cmp	r1, #0
 8007eea:	b096      	sub	sp, #88	; 0x58
 8007eec:	4614      	mov	r4, r2
 8007eee:	461d      	mov	r5, r3
 8007ef0:	da07      	bge.n	8007f02 <__swhatbuf_r+0x22>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	602b      	str	r3, [r5, #0]
 8007ef6:	89b3      	ldrh	r3, [r6, #12]
 8007ef8:	061a      	lsls	r2, r3, #24
 8007efa:	d410      	bmi.n	8007f1e <__swhatbuf_r+0x3e>
 8007efc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f00:	e00e      	b.n	8007f20 <__swhatbuf_r+0x40>
 8007f02:	466a      	mov	r2, sp
 8007f04:	f000 fc5e 	bl	80087c4 <_fstat_r>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	dbf2      	blt.n	8007ef2 <__swhatbuf_r+0x12>
 8007f0c:	9a01      	ldr	r2, [sp, #4]
 8007f0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f16:	425a      	negs	r2, r3
 8007f18:	415a      	adcs	r2, r3
 8007f1a:	602a      	str	r2, [r5, #0]
 8007f1c:	e7ee      	b.n	8007efc <__swhatbuf_r+0x1c>
 8007f1e:	2340      	movs	r3, #64	; 0x40
 8007f20:	2000      	movs	r0, #0
 8007f22:	6023      	str	r3, [r4, #0]
 8007f24:	b016      	add	sp, #88	; 0x58
 8007f26:	bd70      	pop	{r4, r5, r6, pc}

08007f28 <__smakebuf_r>:
 8007f28:	898b      	ldrh	r3, [r1, #12]
 8007f2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f2c:	079d      	lsls	r5, r3, #30
 8007f2e:	4606      	mov	r6, r0
 8007f30:	460c      	mov	r4, r1
 8007f32:	d507      	bpl.n	8007f44 <__smakebuf_r+0x1c>
 8007f34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	6123      	str	r3, [r4, #16]
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	6163      	str	r3, [r4, #20]
 8007f40:	b002      	add	sp, #8
 8007f42:	bd70      	pop	{r4, r5, r6, pc}
 8007f44:	ab01      	add	r3, sp, #4
 8007f46:	466a      	mov	r2, sp
 8007f48:	f7ff ffca 	bl	8007ee0 <__swhatbuf_r>
 8007f4c:	9900      	ldr	r1, [sp, #0]
 8007f4e:	4605      	mov	r5, r0
 8007f50:	4630      	mov	r0, r6
 8007f52:	f000 f879 	bl	8008048 <_malloc_r>
 8007f56:	b948      	cbnz	r0, 8007f6c <__smakebuf_r+0x44>
 8007f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f5c:	059a      	lsls	r2, r3, #22
 8007f5e:	d4ef      	bmi.n	8007f40 <__smakebuf_r+0x18>
 8007f60:	f023 0303 	bic.w	r3, r3, #3
 8007f64:	f043 0302 	orr.w	r3, r3, #2
 8007f68:	81a3      	strh	r3, [r4, #12]
 8007f6a:	e7e3      	b.n	8007f34 <__smakebuf_r+0xc>
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	; (8007fa4 <__smakebuf_r+0x7c>)
 8007f6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	6020      	str	r0, [r4, #0]
 8007f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f78:	81a3      	strh	r3, [r4, #12]
 8007f7a:	9b00      	ldr	r3, [sp, #0]
 8007f7c:	6163      	str	r3, [r4, #20]
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	6120      	str	r0, [r4, #16]
 8007f82:	b15b      	cbz	r3, 8007f9c <__smakebuf_r+0x74>
 8007f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f000 fc2d 	bl	80087e8 <_isatty_r>
 8007f8e:	b128      	cbz	r0, 8007f9c <__smakebuf_r+0x74>
 8007f90:	89a3      	ldrh	r3, [r4, #12]
 8007f92:	f023 0303 	bic.w	r3, r3, #3
 8007f96:	f043 0301 	orr.w	r3, r3, #1
 8007f9a:	81a3      	strh	r3, [r4, #12]
 8007f9c:	89a0      	ldrh	r0, [r4, #12]
 8007f9e:	4305      	orrs	r5, r0
 8007fa0:	81a5      	strh	r5, [r4, #12]
 8007fa2:	e7cd      	b.n	8007f40 <__smakebuf_r+0x18>
 8007fa4:	08007d39 	.word	0x08007d39

08007fa8 <_free_r>:
 8007fa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007faa:	2900      	cmp	r1, #0
 8007fac:	d048      	beq.n	8008040 <_free_r+0x98>
 8007fae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fb2:	9001      	str	r0, [sp, #4]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f1a1 0404 	sub.w	r4, r1, #4
 8007fba:	bfb8      	it	lt
 8007fbc:	18e4      	addlt	r4, r4, r3
 8007fbe:	f000 fc35 	bl	800882c <__malloc_lock>
 8007fc2:	4a20      	ldr	r2, [pc, #128]	; (8008044 <_free_r+0x9c>)
 8007fc4:	9801      	ldr	r0, [sp, #4]
 8007fc6:	6813      	ldr	r3, [r2, #0]
 8007fc8:	4615      	mov	r5, r2
 8007fca:	b933      	cbnz	r3, 8007fda <_free_r+0x32>
 8007fcc:	6063      	str	r3, [r4, #4]
 8007fce:	6014      	str	r4, [r2, #0]
 8007fd0:	b003      	add	sp, #12
 8007fd2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fd6:	f000 bc2f 	b.w	8008838 <__malloc_unlock>
 8007fda:	42a3      	cmp	r3, r4
 8007fdc:	d90b      	bls.n	8007ff6 <_free_r+0x4e>
 8007fde:	6821      	ldr	r1, [r4, #0]
 8007fe0:	1862      	adds	r2, r4, r1
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	bf04      	itt	eq
 8007fe6:	681a      	ldreq	r2, [r3, #0]
 8007fe8:	685b      	ldreq	r3, [r3, #4]
 8007fea:	6063      	str	r3, [r4, #4]
 8007fec:	bf04      	itt	eq
 8007fee:	1852      	addeq	r2, r2, r1
 8007ff0:	6022      	streq	r2, [r4, #0]
 8007ff2:	602c      	str	r4, [r5, #0]
 8007ff4:	e7ec      	b.n	8007fd0 <_free_r+0x28>
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	b10b      	cbz	r3, 8008000 <_free_r+0x58>
 8007ffc:	42a3      	cmp	r3, r4
 8007ffe:	d9fa      	bls.n	8007ff6 <_free_r+0x4e>
 8008000:	6811      	ldr	r1, [r2, #0]
 8008002:	1855      	adds	r5, r2, r1
 8008004:	42a5      	cmp	r5, r4
 8008006:	d10b      	bne.n	8008020 <_free_r+0x78>
 8008008:	6824      	ldr	r4, [r4, #0]
 800800a:	4421      	add	r1, r4
 800800c:	1854      	adds	r4, r2, r1
 800800e:	42a3      	cmp	r3, r4
 8008010:	6011      	str	r1, [r2, #0]
 8008012:	d1dd      	bne.n	8007fd0 <_free_r+0x28>
 8008014:	681c      	ldr	r4, [r3, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	6053      	str	r3, [r2, #4]
 800801a:	4421      	add	r1, r4
 800801c:	6011      	str	r1, [r2, #0]
 800801e:	e7d7      	b.n	8007fd0 <_free_r+0x28>
 8008020:	d902      	bls.n	8008028 <_free_r+0x80>
 8008022:	230c      	movs	r3, #12
 8008024:	6003      	str	r3, [r0, #0]
 8008026:	e7d3      	b.n	8007fd0 <_free_r+0x28>
 8008028:	6825      	ldr	r5, [r4, #0]
 800802a:	1961      	adds	r1, r4, r5
 800802c:	428b      	cmp	r3, r1
 800802e:	bf04      	itt	eq
 8008030:	6819      	ldreq	r1, [r3, #0]
 8008032:	685b      	ldreq	r3, [r3, #4]
 8008034:	6063      	str	r3, [r4, #4]
 8008036:	bf04      	itt	eq
 8008038:	1949      	addeq	r1, r1, r5
 800803a:	6021      	streq	r1, [r4, #0]
 800803c:	6054      	str	r4, [r2, #4]
 800803e:	e7c7      	b.n	8007fd0 <_free_r+0x28>
 8008040:	b003      	add	sp, #12
 8008042:	bd30      	pop	{r4, r5, pc}
 8008044:	2000b37c 	.word	0x2000b37c

08008048 <_malloc_r>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	1ccd      	adds	r5, r1, #3
 800804c:	f025 0503 	bic.w	r5, r5, #3
 8008050:	3508      	adds	r5, #8
 8008052:	2d0c      	cmp	r5, #12
 8008054:	bf38      	it	cc
 8008056:	250c      	movcc	r5, #12
 8008058:	2d00      	cmp	r5, #0
 800805a:	4606      	mov	r6, r0
 800805c:	db01      	blt.n	8008062 <_malloc_r+0x1a>
 800805e:	42a9      	cmp	r1, r5
 8008060:	d903      	bls.n	800806a <_malloc_r+0x22>
 8008062:	230c      	movs	r3, #12
 8008064:	6033      	str	r3, [r6, #0]
 8008066:	2000      	movs	r0, #0
 8008068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800806a:	f000 fbdf 	bl	800882c <__malloc_lock>
 800806e:	4921      	ldr	r1, [pc, #132]	; (80080f4 <_malloc_r+0xac>)
 8008070:	680a      	ldr	r2, [r1, #0]
 8008072:	4614      	mov	r4, r2
 8008074:	b99c      	cbnz	r4, 800809e <_malloc_r+0x56>
 8008076:	4f20      	ldr	r7, [pc, #128]	; (80080f8 <_malloc_r+0xb0>)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	b923      	cbnz	r3, 8008086 <_malloc_r+0x3e>
 800807c:	4621      	mov	r1, r4
 800807e:	4630      	mov	r0, r6
 8008080:	f000 fb2a 	bl	80086d8 <_sbrk_r>
 8008084:	6038      	str	r0, [r7, #0]
 8008086:	4629      	mov	r1, r5
 8008088:	4630      	mov	r0, r6
 800808a:	f000 fb25 	bl	80086d8 <_sbrk_r>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	d123      	bne.n	80080da <_malloc_r+0x92>
 8008092:	230c      	movs	r3, #12
 8008094:	6033      	str	r3, [r6, #0]
 8008096:	4630      	mov	r0, r6
 8008098:	f000 fbce 	bl	8008838 <__malloc_unlock>
 800809c:	e7e3      	b.n	8008066 <_malloc_r+0x1e>
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	1b5b      	subs	r3, r3, r5
 80080a2:	d417      	bmi.n	80080d4 <_malloc_r+0x8c>
 80080a4:	2b0b      	cmp	r3, #11
 80080a6:	d903      	bls.n	80080b0 <_malloc_r+0x68>
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	441c      	add	r4, r3
 80080ac:	6025      	str	r5, [r4, #0]
 80080ae:	e004      	b.n	80080ba <_malloc_r+0x72>
 80080b0:	6863      	ldr	r3, [r4, #4]
 80080b2:	42a2      	cmp	r2, r4
 80080b4:	bf0c      	ite	eq
 80080b6:	600b      	streq	r3, [r1, #0]
 80080b8:	6053      	strne	r3, [r2, #4]
 80080ba:	4630      	mov	r0, r6
 80080bc:	f000 fbbc 	bl	8008838 <__malloc_unlock>
 80080c0:	f104 000b 	add.w	r0, r4, #11
 80080c4:	1d23      	adds	r3, r4, #4
 80080c6:	f020 0007 	bic.w	r0, r0, #7
 80080ca:	1ac2      	subs	r2, r0, r3
 80080cc:	d0cc      	beq.n	8008068 <_malloc_r+0x20>
 80080ce:	1a1b      	subs	r3, r3, r0
 80080d0:	50a3      	str	r3, [r4, r2]
 80080d2:	e7c9      	b.n	8008068 <_malloc_r+0x20>
 80080d4:	4622      	mov	r2, r4
 80080d6:	6864      	ldr	r4, [r4, #4]
 80080d8:	e7cc      	b.n	8008074 <_malloc_r+0x2c>
 80080da:	1cc4      	adds	r4, r0, #3
 80080dc:	f024 0403 	bic.w	r4, r4, #3
 80080e0:	42a0      	cmp	r0, r4
 80080e2:	d0e3      	beq.n	80080ac <_malloc_r+0x64>
 80080e4:	1a21      	subs	r1, r4, r0
 80080e6:	4630      	mov	r0, r6
 80080e8:	f000 faf6 	bl	80086d8 <_sbrk_r>
 80080ec:	3001      	adds	r0, #1
 80080ee:	d1dd      	bne.n	80080ac <_malloc_r+0x64>
 80080f0:	e7cf      	b.n	8008092 <_malloc_r+0x4a>
 80080f2:	bf00      	nop
 80080f4:	2000b37c 	.word	0x2000b37c
 80080f8:	2000b380 	.word	0x2000b380

080080fc <__sfputc_r>:
 80080fc:	6893      	ldr	r3, [r2, #8]
 80080fe:	3b01      	subs	r3, #1
 8008100:	2b00      	cmp	r3, #0
 8008102:	b410      	push	{r4}
 8008104:	6093      	str	r3, [r2, #8]
 8008106:	da08      	bge.n	800811a <__sfputc_r+0x1e>
 8008108:	6994      	ldr	r4, [r2, #24]
 800810a:	42a3      	cmp	r3, r4
 800810c:	db01      	blt.n	8008112 <__sfputc_r+0x16>
 800810e:	290a      	cmp	r1, #10
 8008110:	d103      	bne.n	800811a <__sfputc_r+0x1e>
 8008112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008116:	f7ff bc69 	b.w	80079ec <__swbuf_r>
 800811a:	6813      	ldr	r3, [r2, #0]
 800811c:	1c58      	adds	r0, r3, #1
 800811e:	6010      	str	r0, [r2, #0]
 8008120:	7019      	strb	r1, [r3, #0]
 8008122:	4608      	mov	r0, r1
 8008124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008128:	4770      	bx	lr

0800812a <__sfputs_r>:
 800812a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812c:	4606      	mov	r6, r0
 800812e:	460f      	mov	r7, r1
 8008130:	4614      	mov	r4, r2
 8008132:	18d5      	adds	r5, r2, r3
 8008134:	42ac      	cmp	r4, r5
 8008136:	d101      	bne.n	800813c <__sfputs_r+0x12>
 8008138:	2000      	movs	r0, #0
 800813a:	e007      	b.n	800814c <__sfputs_r+0x22>
 800813c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008140:	463a      	mov	r2, r7
 8008142:	4630      	mov	r0, r6
 8008144:	f7ff ffda 	bl	80080fc <__sfputc_r>
 8008148:	1c43      	adds	r3, r0, #1
 800814a:	d1f3      	bne.n	8008134 <__sfputs_r+0xa>
 800814c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008150 <_vfiprintf_r>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	460d      	mov	r5, r1
 8008156:	b09d      	sub	sp, #116	; 0x74
 8008158:	4614      	mov	r4, r2
 800815a:	4698      	mov	r8, r3
 800815c:	4606      	mov	r6, r0
 800815e:	b118      	cbz	r0, 8008168 <_vfiprintf_r+0x18>
 8008160:	6983      	ldr	r3, [r0, #24]
 8008162:	b90b      	cbnz	r3, 8008168 <_vfiprintf_r+0x18>
 8008164:	f7ff fe1c 	bl	8007da0 <__sinit>
 8008168:	4b89      	ldr	r3, [pc, #548]	; (8008390 <_vfiprintf_r+0x240>)
 800816a:	429d      	cmp	r5, r3
 800816c:	d11b      	bne.n	80081a6 <_vfiprintf_r+0x56>
 800816e:	6875      	ldr	r5, [r6, #4]
 8008170:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008172:	07d9      	lsls	r1, r3, #31
 8008174:	d405      	bmi.n	8008182 <_vfiprintf_r+0x32>
 8008176:	89ab      	ldrh	r3, [r5, #12]
 8008178:	059a      	lsls	r2, r3, #22
 800817a:	d402      	bmi.n	8008182 <_vfiprintf_r+0x32>
 800817c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800817e:	f7ff fead 	bl	8007edc <__retarget_lock_acquire_recursive>
 8008182:	89ab      	ldrh	r3, [r5, #12]
 8008184:	071b      	lsls	r3, r3, #28
 8008186:	d501      	bpl.n	800818c <_vfiprintf_r+0x3c>
 8008188:	692b      	ldr	r3, [r5, #16]
 800818a:	b9eb      	cbnz	r3, 80081c8 <_vfiprintf_r+0x78>
 800818c:	4629      	mov	r1, r5
 800818e:	4630      	mov	r0, r6
 8008190:	f7ff fc7e 	bl	8007a90 <__swsetup_r>
 8008194:	b1c0      	cbz	r0, 80081c8 <_vfiprintf_r+0x78>
 8008196:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008198:	07dc      	lsls	r4, r3, #31
 800819a:	d50e      	bpl.n	80081ba <_vfiprintf_r+0x6a>
 800819c:	f04f 30ff 	mov.w	r0, #4294967295
 80081a0:	b01d      	add	sp, #116	; 0x74
 80081a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a6:	4b7b      	ldr	r3, [pc, #492]	; (8008394 <_vfiprintf_r+0x244>)
 80081a8:	429d      	cmp	r5, r3
 80081aa:	d101      	bne.n	80081b0 <_vfiprintf_r+0x60>
 80081ac:	68b5      	ldr	r5, [r6, #8]
 80081ae:	e7df      	b.n	8008170 <_vfiprintf_r+0x20>
 80081b0:	4b79      	ldr	r3, [pc, #484]	; (8008398 <_vfiprintf_r+0x248>)
 80081b2:	429d      	cmp	r5, r3
 80081b4:	bf08      	it	eq
 80081b6:	68f5      	ldreq	r5, [r6, #12]
 80081b8:	e7da      	b.n	8008170 <_vfiprintf_r+0x20>
 80081ba:	89ab      	ldrh	r3, [r5, #12]
 80081bc:	0598      	lsls	r0, r3, #22
 80081be:	d4ed      	bmi.n	800819c <_vfiprintf_r+0x4c>
 80081c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081c2:	f7ff fe8c 	bl	8007ede <__retarget_lock_release_recursive>
 80081c6:	e7e9      	b.n	800819c <_vfiprintf_r+0x4c>
 80081c8:	2300      	movs	r3, #0
 80081ca:	9309      	str	r3, [sp, #36]	; 0x24
 80081cc:	2320      	movs	r3, #32
 80081ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80081d6:	2330      	movs	r3, #48	; 0x30
 80081d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800839c <_vfiprintf_r+0x24c>
 80081dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081e0:	f04f 0901 	mov.w	r9, #1
 80081e4:	4623      	mov	r3, r4
 80081e6:	469a      	mov	sl, r3
 80081e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081ec:	b10a      	cbz	r2, 80081f2 <_vfiprintf_r+0xa2>
 80081ee:	2a25      	cmp	r2, #37	; 0x25
 80081f0:	d1f9      	bne.n	80081e6 <_vfiprintf_r+0x96>
 80081f2:	ebba 0b04 	subs.w	fp, sl, r4
 80081f6:	d00b      	beq.n	8008210 <_vfiprintf_r+0xc0>
 80081f8:	465b      	mov	r3, fp
 80081fa:	4622      	mov	r2, r4
 80081fc:	4629      	mov	r1, r5
 80081fe:	4630      	mov	r0, r6
 8008200:	f7ff ff93 	bl	800812a <__sfputs_r>
 8008204:	3001      	adds	r0, #1
 8008206:	f000 80aa 	beq.w	800835e <_vfiprintf_r+0x20e>
 800820a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800820c:	445a      	add	r2, fp
 800820e:	9209      	str	r2, [sp, #36]	; 0x24
 8008210:	f89a 3000 	ldrb.w	r3, [sl]
 8008214:	2b00      	cmp	r3, #0
 8008216:	f000 80a2 	beq.w	800835e <_vfiprintf_r+0x20e>
 800821a:	2300      	movs	r3, #0
 800821c:	f04f 32ff 	mov.w	r2, #4294967295
 8008220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008224:	f10a 0a01 	add.w	sl, sl, #1
 8008228:	9304      	str	r3, [sp, #16]
 800822a:	9307      	str	r3, [sp, #28]
 800822c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008230:	931a      	str	r3, [sp, #104]	; 0x68
 8008232:	4654      	mov	r4, sl
 8008234:	2205      	movs	r2, #5
 8008236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823a:	4858      	ldr	r0, [pc, #352]	; (800839c <_vfiprintf_r+0x24c>)
 800823c:	f7f7 ffc8 	bl	80001d0 <memchr>
 8008240:	9a04      	ldr	r2, [sp, #16]
 8008242:	b9d8      	cbnz	r0, 800827c <_vfiprintf_r+0x12c>
 8008244:	06d1      	lsls	r1, r2, #27
 8008246:	bf44      	itt	mi
 8008248:	2320      	movmi	r3, #32
 800824a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800824e:	0713      	lsls	r3, r2, #28
 8008250:	bf44      	itt	mi
 8008252:	232b      	movmi	r3, #43	; 0x2b
 8008254:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008258:	f89a 3000 	ldrb.w	r3, [sl]
 800825c:	2b2a      	cmp	r3, #42	; 0x2a
 800825e:	d015      	beq.n	800828c <_vfiprintf_r+0x13c>
 8008260:	9a07      	ldr	r2, [sp, #28]
 8008262:	4654      	mov	r4, sl
 8008264:	2000      	movs	r0, #0
 8008266:	f04f 0c0a 	mov.w	ip, #10
 800826a:	4621      	mov	r1, r4
 800826c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008270:	3b30      	subs	r3, #48	; 0x30
 8008272:	2b09      	cmp	r3, #9
 8008274:	d94e      	bls.n	8008314 <_vfiprintf_r+0x1c4>
 8008276:	b1b0      	cbz	r0, 80082a6 <_vfiprintf_r+0x156>
 8008278:	9207      	str	r2, [sp, #28]
 800827a:	e014      	b.n	80082a6 <_vfiprintf_r+0x156>
 800827c:	eba0 0308 	sub.w	r3, r0, r8
 8008280:	fa09 f303 	lsl.w	r3, r9, r3
 8008284:	4313      	orrs	r3, r2
 8008286:	9304      	str	r3, [sp, #16]
 8008288:	46a2      	mov	sl, r4
 800828a:	e7d2      	b.n	8008232 <_vfiprintf_r+0xe2>
 800828c:	9b03      	ldr	r3, [sp, #12]
 800828e:	1d19      	adds	r1, r3, #4
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	9103      	str	r1, [sp, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	bfbb      	ittet	lt
 8008298:	425b      	neglt	r3, r3
 800829a:	f042 0202 	orrlt.w	r2, r2, #2
 800829e:	9307      	strge	r3, [sp, #28]
 80082a0:	9307      	strlt	r3, [sp, #28]
 80082a2:	bfb8      	it	lt
 80082a4:	9204      	strlt	r2, [sp, #16]
 80082a6:	7823      	ldrb	r3, [r4, #0]
 80082a8:	2b2e      	cmp	r3, #46	; 0x2e
 80082aa:	d10c      	bne.n	80082c6 <_vfiprintf_r+0x176>
 80082ac:	7863      	ldrb	r3, [r4, #1]
 80082ae:	2b2a      	cmp	r3, #42	; 0x2a
 80082b0:	d135      	bne.n	800831e <_vfiprintf_r+0x1ce>
 80082b2:	9b03      	ldr	r3, [sp, #12]
 80082b4:	1d1a      	adds	r2, r3, #4
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	9203      	str	r2, [sp, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	bfb8      	it	lt
 80082be:	f04f 33ff 	movlt.w	r3, #4294967295
 80082c2:	3402      	adds	r4, #2
 80082c4:	9305      	str	r3, [sp, #20]
 80082c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80083ac <_vfiprintf_r+0x25c>
 80082ca:	7821      	ldrb	r1, [r4, #0]
 80082cc:	2203      	movs	r2, #3
 80082ce:	4650      	mov	r0, sl
 80082d0:	f7f7 ff7e 	bl	80001d0 <memchr>
 80082d4:	b140      	cbz	r0, 80082e8 <_vfiprintf_r+0x198>
 80082d6:	2340      	movs	r3, #64	; 0x40
 80082d8:	eba0 000a 	sub.w	r0, r0, sl
 80082dc:	fa03 f000 	lsl.w	r0, r3, r0
 80082e0:	9b04      	ldr	r3, [sp, #16]
 80082e2:	4303      	orrs	r3, r0
 80082e4:	3401      	adds	r4, #1
 80082e6:	9304      	str	r3, [sp, #16]
 80082e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082ec:	482c      	ldr	r0, [pc, #176]	; (80083a0 <_vfiprintf_r+0x250>)
 80082ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082f2:	2206      	movs	r2, #6
 80082f4:	f7f7 ff6c 	bl	80001d0 <memchr>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d03f      	beq.n	800837c <_vfiprintf_r+0x22c>
 80082fc:	4b29      	ldr	r3, [pc, #164]	; (80083a4 <_vfiprintf_r+0x254>)
 80082fe:	bb1b      	cbnz	r3, 8008348 <_vfiprintf_r+0x1f8>
 8008300:	9b03      	ldr	r3, [sp, #12]
 8008302:	3307      	adds	r3, #7
 8008304:	f023 0307 	bic.w	r3, r3, #7
 8008308:	3308      	adds	r3, #8
 800830a:	9303      	str	r3, [sp, #12]
 800830c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800830e:	443b      	add	r3, r7
 8008310:	9309      	str	r3, [sp, #36]	; 0x24
 8008312:	e767      	b.n	80081e4 <_vfiprintf_r+0x94>
 8008314:	fb0c 3202 	mla	r2, ip, r2, r3
 8008318:	460c      	mov	r4, r1
 800831a:	2001      	movs	r0, #1
 800831c:	e7a5      	b.n	800826a <_vfiprintf_r+0x11a>
 800831e:	2300      	movs	r3, #0
 8008320:	3401      	adds	r4, #1
 8008322:	9305      	str	r3, [sp, #20]
 8008324:	4619      	mov	r1, r3
 8008326:	f04f 0c0a 	mov.w	ip, #10
 800832a:	4620      	mov	r0, r4
 800832c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008330:	3a30      	subs	r2, #48	; 0x30
 8008332:	2a09      	cmp	r2, #9
 8008334:	d903      	bls.n	800833e <_vfiprintf_r+0x1ee>
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0c5      	beq.n	80082c6 <_vfiprintf_r+0x176>
 800833a:	9105      	str	r1, [sp, #20]
 800833c:	e7c3      	b.n	80082c6 <_vfiprintf_r+0x176>
 800833e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008342:	4604      	mov	r4, r0
 8008344:	2301      	movs	r3, #1
 8008346:	e7f0      	b.n	800832a <_vfiprintf_r+0x1da>
 8008348:	ab03      	add	r3, sp, #12
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	462a      	mov	r2, r5
 800834e:	4b16      	ldr	r3, [pc, #88]	; (80083a8 <_vfiprintf_r+0x258>)
 8008350:	a904      	add	r1, sp, #16
 8008352:	4630      	mov	r0, r6
 8008354:	f3af 8000 	nop.w
 8008358:	4607      	mov	r7, r0
 800835a:	1c78      	adds	r0, r7, #1
 800835c:	d1d6      	bne.n	800830c <_vfiprintf_r+0x1bc>
 800835e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008360:	07d9      	lsls	r1, r3, #31
 8008362:	d405      	bmi.n	8008370 <_vfiprintf_r+0x220>
 8008364:	89ab      	ldrh	r3, [r5, #12]
 8008366:	059a      	lsls	r2, r3, #22
 8008368:	d402      	bmi.n	8008370 <_vfiprintf_r+0x220>
 800836a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800836c:	f7ff fdb7 	bl	8007ede <__retarget_lock_release_recursive>
 8008370:	89ab      	ldrh	r3, [r5, #12]
 8008372:	065b      	lsls	r3, r3, #25
 8008374:	f53f af12 	bmi.w	800819c <_vfiprintf_r+0x4c>
 8008378:	9809      	ldr	r0, [sp, #36]	; 0x24
 800837a:	e711      	b.n	80081a0 <_vfiprintf_r+0x50>
 800837c:	ab03      	add	r3, sp, #12
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	462a      	mov	r2, r5
 8008382:	4b09      	ldr	r3, [pc, #36]	; (80083a8 <_vfiprintf_r+0x258>)
 8008384:	a904      	add	r1, sp, #16
 8008386:	4630      	mov	r0, r6
 8008388:	f000 f880 	bl	800848c <_printf_i>
 800838c:	e7e4      	b.n	8008358 <_vfiprintf_r+0x208>
 800838e:	bf00      	nop
 8008390:	08008ca8 	.word	0x08008ca8
 8008394:	08008cc8 	.word	0x08008cc8
 8008398:	08008c88 	.word	0x08008c88
 800839c:	08008ce8 	.word	0x08008ce8
 80083a0:	08008cf2 	.word	0x08008cf2
 80083a4:	00000000 	.word	0x00000000
 80083a8:	0800812b 	.word	0x0800812b
 80083ac:	08008cee 	.word	0x08008cee

080083b0 <_printf_common>:
 80083b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083b4:	4616      	mov	r6, r2
 80083b6:	4699      	mov	r9, r3
 80083b8:	688a      	ldr	r2, [r1, #8]
 80083ba:	690b      	ldr	r3, [r1, #16]
 80083bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80083c0:	4293      	cmp	r3, r2
 80083c2:	bfb8      	it	lt
 80083c4:	4613      	movlt	r3, r2
 80083c6:	6033      	str	r3, [r6, #0]
 80083c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80083cc:	4607      	mov	r7, r0
 80083ce:	460c      	mov	r4, r1
 80083d0:	b10a      	cbz	r2, 80083d6 <_printf_common+0x26>
 80083d2:	3301      	adds	r3, #1
 80083d4:	6033      	str	r3, [r6, #0]
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	0699      	lsls	r1, r3, #26
 80083da:	bf42      	ittt	mi
 80083dc:	6833      	ldrmi	r3, [r6, #0]
 80083de:	3302      	addmi	r3, #2
 80083e0:	6033      	strmi	r3, [r6, #0]
 80083e2:	6825      	ldr	r5, [r4, #0]
 80083e4:	f015 0506 	ands.w	r5, r5, #6
 80083e8:	d106      	bne.n	80083f8 <_printf_common+0x48>
 80083ea:	f104 0a19 	add.w	sl, r4, #25
 80083ee:	68e3      	ldr	r3, [r4, #12]
 80083f0:	6832      	ldr	r2, [r6, #0]
 80083f2:	1a9b      	subs	r3, r3, r2
 80083f4:	42ab      	cmp	r3, r5
 80083f6:	dc26      	bgt.n	8008446 <_printf_common+0x96>
 80083f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80083fc:	1e13      	subs	r3, r2, #0
 80083fe:	6822      	ldr	r2, [r4, #0]
 8008400:	bf18      	it	ne
 8008402:	2301      	movne	r3, #1
 8008404:	0692      	lsls	r2, r2, #26
 8008406:	d42b      	bmi.n	8008460 <_printf_common+0xb0>
 8008408:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800840c:	4649      	mov	r1, r9
 800840e:	4638      	mov	r0, r7
 8008410:	47c0      	blx	r8
 8008412:	3001      	adds	r0, #1
 8008414:	d01e      	beq.n	8008454 <_printf_common+0xa4>
 8008416:	6823      	ldr	r3, [r4, #0]
 8008418:	68e5      	ldr	r5, [r4, #12]
 800841a:	6832      	ldr	r2, [r6, #0]
 800841c:	f003 0306 	and.w	r3, r3, #6
 8008420:	2b04      	cmp	r3, #4
 8008422:	bf08      	it	eq
 8008424:	1aad      	subeq	r5, r5, r2
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	6922      	ldr	r2, [r4, #16]
 800842a:	bf0c      	ite	eq
 800842c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008430:	2500      	movne	r5, #0
 8008432:	4293      	cmp	r3, r2
 8008434:	bfc4      	itt	gt
 8008436:	1a9b      	subgt	r3, r3, r2
 8008438:	18ed      	addgt	r5, r5, r3
 800843a:	2600      	movs	r6, #0
 800843c:	341a      	adds	r4, #26
 800843e:	42b5      	cmp	r5, r6
 8008440:	d11a      	bne.n	8008478 <_printf_common+0xc8>
 8008442:	2000      	movs	r0, #0
 8008444:	e008      	b.n	8008458 <_printf_common+0xa8>
 8008446:	2301      	movs	r3, #1
 8008448:	4652      	mov	r2, sl
 800844a:	4649      	mov	r1, r9
 800844c:	4638      	mov	r0, r7
 800844e:	47c0      	blx	r8
 8008450:	3001      	adds	r0, #1
 8008452:	d103      	bne.n	800845c <_printf_common+0xac>
 8008454:	f04f 30ff 	mov.w	r0, #4294967295
 8008458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845c:	3501      	adds	r5, #1
 800845e:	e7c6      	b.n	80083ee <_printf_common+0x3e>
 8008460:	18e1      	adds	r1, r4, r3
 8008462:	1c5a      	adds	r2, r3, #1
 8008464:	2030      	movs	r0, #48	; 0x30
 8008466:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800846a:	4422      	add	r2, r4
 800846c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008470:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008474:	3302      	adds	r3, #2
 8008476:	e7c7      	b.n	8008408 <_printf_common+0x58>
 8008478:	2301      	movs	r3, #1
 800847a:	4622      	mov	r2, r4
 800847c:	4649      	mov	r1, r9
 800847e:	4638      	mov	r0, r7
 8008480:	47c0      	blx	r8
 8008482:	3001      	adds	r0, #1
 8008484:	d0e6      	beq.n	8008454 <_printf_common+0xa4>
 8008486:	3601      	adds	r6, #1
 8008488:	e7d9      	b.n	800843e <_printf_common+0x8e>
	...

0800848c <_printf_i>:
 800848c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	460c      	mov	r4, r1
 8008492:	4691      	mov	r9, r2
 8008494:	7e27      	ldrb	r7, [r4, #24]
 8008496:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008498:	2f78      	cmp	r7, #120	; 0x78
 800849a:	4680      	mov	r8, r0
 800849c:	469a      	mov	sl, r3
 800849e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084a2:	d807      	bhi.n	80084b4 <_printf_i+0x28>
 80084a4:	2f62      	cmp	r7, #98	; 0x62
 80084a6:	d80a      	bhi.n	80084be <_printf_i+0x32>
 80084a8:	2f00      	cmp	r7, #0
 80084aa:	f000 80d8 	beq.w	800865e <_printf_i+0x1d2>
 80084ae:	2f58      	cmp	r7, #88	; 0x58
 80084b0:	f000 80a3 	beq.w	80085fa <_printf_i+0x16e>
 80084b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80084b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80084bc:	e03a      	b.n	8008534 <_printf_i+0xa8>
 80084be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80084c2:	2b15      	cmp	r3, #21
 80084c4:	d8f6      	bhi.n	80084b4 <_printf_i+0x28>
 80084c6:	a001      	add	r0, pc, #4	; (adr r0, 80084cc <_printf_i+0x40>)
 80084c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80084cc:	08008525 	.word	0x08008525
 80084d0:	08008539 	.word	0x08008539
 80084d4:	080084b5 	.word	0x080084b5
 80084d8:	080084b5 	.word	0x080084b5
 80084dc:	080084b5 	.word	0x080084b5
 80084e0:	080084b5 	.word	0x080084b5
 80084e4:	08008539 	.word	0x08008539
 80084e8:	080084b5 	.word	0x080084b5
 80084ec:	080084b5 	.word	0x080084b5
 80084f0:	080084b5 	.word	0x080084b5
 80084f4:	080084b5 	.word	0x080084b5
 80084f8:	08008645 	.word	0x08008645
 80084fc:	08008569 	.word	0x08008569
 8008500:	08008627 	.word	0x08008627
 8008504:	080084b5 	.word	0x080084b5
 8008508:	080084b5 	.word	0x080084b5
 800850c:	08008667 	.word	0x08008667
 8008510:	080084b5 	.word	0x080084b5
 8008514:	08008569 	.word	0x08008569
 8008518:	080084b5 	.word	0x080084b5
 800851c:	080084b5 	.word	0x080084b5
 8008520:	0800862f 	.word	0x0800862f
 8008524:	680b      	ldr	r3, [r1, #0]
 8008526:	1d1a      	adds	r2, r3, #4
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	600a      	str	r2, [r1, #0]
 800852c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008530:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008534:	2301      	movs	r3, #1
 8008536:	e0a3      	b.n	8008680 <_printf_i+0x1f4>
 8008538:	6825      	ldr	r5, [r4, #0]
 800853a:	6808      	ldr	r0, [r1, #0]
 800853c:	062e      	lsls	r6, r5, #24
 800853e:	f100 0304 	add.w	r3, r0, #4
 8008542:	d50a      	bpl.n	800855a <_printf_i+0xce>
 8008544:	6805      	ldr	r5, [r0, #0]
 8008546:	600b      	str	r3, [r1, #0]
 8008548:	2d00      	cmp	r5, #0
 800854a:	da03      	bge.n	8008554 <_printf_i+0xc8>
 800854c:	232d      	movs	r3, #45	; 0x2d
 800854e:	426d      	negs	r5, r5
 8008550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008554:	485e      	ldr	r0, [pc, #376]	; (80086d0 <_printf_i+0x244>)
 8008556:	230a      	movs	r3, #10
 8008558:	e019      	b.n	800858e <_printf_i+0x102>
 800855a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800855e:	6805      	ldr	r5, [r0, #0]
 8008560:	600b      	str	r3, [r1, #0]
 8008562:	bf18      	it	ne
 8008564:	b22d      	sxthne	r5, r5
 8008566:	e7ef      	b.n	8008548 <_printf_i+0xbc>
 8008568:	680b      	ldr	r3, [r1, #0]
 800856a:	6825      	ldr	r5, [r4, #0]
 800856c:	1d18      	adds	r0, r3, #4
 800856e:	6008      	str	r0, [r1, #0]
 8008570:	0628      	lsls	r0, r5, #24
 8008572:	d501      	bpl.n	8008578 <_printf_i+0xec>
 8008574:	681d      	ldr	r5, [r3, #0]
 8008576:	e002      	b.n	800857e <_printf_i+0xf2>
 8008578:	0669      	lsls	r1, r5, #25
 800857a:	d5fb      	bpl.n	8008574 <_printf_i+0xe8>
 800857c:	881d      	ldrh	r5, [r3, #0]
 800857e:	4854      	ldr	r0, [pc, #336]	; (80086d0 <_printf_i+0x244>)
 8008580:	2f6f      	cmp	r7, #111	; 0x6f
 8008582:	bf0c      	ite	eq
 8008584:	2308      	moveq	r3, #8
 8008586:	230a      	movne	r3, #10
 8008588:	2100      	movs	r1, #0
 800858a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800858e:	6866      	ldr	r6, [r4, #4]
 8008590:	60a6      	str	r6, [r4, #8]
 8008592:	2e00      	cmp	r6, #0
 8008594:	bfa2      	ittt	ge
 8008596:	6821      	ldrge	r1, [r4, #0]
 8008598:	f021 0104 	bicge.w	r1, r1, #4
 800859c:	6021      	strge	r1, [r4, #0]
 800859e:	b90d      	cbnz	r5, 80085a4 <_printf_i+0x118>
 80085a0:	2e00      	cmp	r6, #0
 80085a2:	d04d      	beq.n	8008640 <_printf_i+0x1b4>
 80085a4:	4616      	mov	r6, r2
 80085a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80085aa:	fb03 5711 	mls	r7, r3, r1, r5
 80085ae:	5dc7      	ldrb	r7, [r0, r7]
 80085b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085b4:	462f      	mov	r7, r5
 80085b6:	42bb      	cmp	r3, r7
 80085b8:	460d      	mov	r5, r1
 80085ba:	d9f4      	bls.n	80085a6 <_printf_i+0x11a>
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d10b      	bne.n	80085d8 <_printf_i+0x14c>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	07df      	lsls	r7, r3, #31
 80085c4:	d508      	bpl.n	80085d8 <_printf_i+0x14c>
 80085c6:	6923      	ldr	r3, [r4, #16]
 80085c8:	6861      	ldr	r1, [r4, #4]
 80085ca:	4299      	cmp	r1, r3
 80085cc:	bfde      	ittt	le
 80085ce:	2330      	movle	r3, #48	; 0x30
 80085d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085d8:	1b92      	subs	r2, r2, r6
 80085da:	6122      	str	r2, [r4, #16]
 80085dc:	f8cd a000 	str.w	sl, [sp]
 80085e0:	464b      	mov	r3, r9
 80085e2:	aa03      	add	r2, sp, #12
 80085e4:	4621      	mov	r1, r4
 80085e6:	4640      	mov	r0, r8
 80085e8:	f7ff fee2 	bl	80083b0 <_printf_common>
 80085ec:	3001      	adds	r0, #1
 80085ee:	d14c      	bne.n	800868a <_printf_i+0x1fe>
 80085f0:	f04f 30ff 	mov.w	r0, #4294967295
 80085f4:	b004      	add	sp, #16
 80085f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085fa:	4835      	ldr	r0, [pc, #212]	; (80086d0 <_printf_i+0x244>)
 80085fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008600:	6823      	ldr	r3, [r4, #0]
 8008602:	680e      	ldr	r6, [r1, #0]
 8008604:	061f      	lsls	r7, r3, #24
 8008606:	f856 5b04 	ldr.w	r5, [r6], #4
 800860a:	600e      	str	r6, [r1, #0]
 800860c:	d514      	bpl.n	8008638 <_printf_i+0x1ac>
 800860e:	07d9      	lsls	r1, r3, #31
 8008610:	bf44      	itt	mi
 8008612:	f043 0320 	orrmi.w	r3, r3, #32
 8008616:	6023      	strmi	r3, [r4, #0]
 8008618:	b91d      	cbnz	r5, 8008622 <_printf_i+0x196>
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	f023 0320 	bic.w	r3, r3, #32
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	2310      	movs	r3, #16
 8008624:	e7b0      	b.n	8008588 <_printf_i+0xfc>
 8008626:	6823      	ldr	r3, [r4, #0]
 8008628:	f043 0320 	orr.w	r3, r3, #32
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	2378      	movs	r3, #120	; 0x78
 8008630:	4828      	ldr	r0, [pc, #160]	; (80086d4 <_printf_i+0x248>)
 8008632:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008636:	e7e3      	b.n	8008600 <_printf_i+0x174>
 8008638:	065e      	lsls	r6, r3, #25
 800863a:	bf48      	it	mi
 800863c:	b2ad      	uxthmi	r5, r5
 800863e:	e7e6      	b.n	800860e <_printf_i+0x182>
 8008640:	4616      	mov	r6, r2
 8008642:	e7bb      	b.n	80085bc <_printf_i+0x130>
 8008644:	680b      	ldr	r3, [r1, #0]
 8008646:	6826      	ldr	r6, [r4, #0]
 8008648:	6960      	ldr	r0, [r4, #20]
 800864a:	1d1d      	adds	r5, r3, #4
 800864c:	600d      	str	r5, [r1, #0]
 800864e:	0635      	lsls	r5, r6, #24
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	d501      	bpl.n	8008658 <_printf_i+0x1cc>
 8008654:	6018      	str	r0, [r3, #0]
 8008656:	e002      	b.n	800865e <_printf_i+0x1d2>
 8008658:	0671      	lsls	r1, r6, #25
 800865a:	d5fb      	bpl.n	8008654 <_printf_i+0x1c8>
 800865c:	8018      	strh	r0, [r3, #0]
 800865e:	2300      	movs	r3, #0
 8008660:	6123      	str	r3, [r4, #16]
 8008662:	4616      	mov	r6, r2
 8008664:	e7ba      	b.n	80085dc <_printf_i+0x150>
 8008666:	680b      	ldr	r3, [r1, #0]
 8008668:	1d1a      	adds	r2, r3, #4
 800866a:	600a      	str	r2, [r1, #0]
 800866c:	681e      	ldr	r6, [r3, #0]
 800866e:	6862      	ldr	r2, [r4, #4]
 8008670:	2100      	movs	r1, #0
 8008672:	4630      	mov	r0, r6
 8008674:	f7f7 fdac 	bl	80001d0 <memchr>
 8008678:	b108      	cbz	r0, 800867e <_printf_i+0x1f2>
 800867a:	1b80      	subs	r0, r0, r6
 800867c:	6060      	str	r0, [r4, #4]
 800867e:	6863      	ldr	r3, [r4, #4]
 8008680:	6123      	str	r3, [r4, #16]
 8008682:	2300      	movs	r3, #0
 8008684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008688:	e7a8      	b.n	80085dc <_printf_i+0x150>
 800868a:	6923      	ldr	r3, [r4, #16]
 800868c:	4632      	mov	r2, r6
 800868e:	4649      	mov	r1, r9
 8008690:	4640      	mov	r0, r8
 8008692:	47d0      	blx	sl
 8008694:	3001      	adds	r0, #1
 8008696:	d0ab      	beq.n	80085f0 <_printf_i+0x164>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	079b      	lsls	r3, r3, #30
 800869c:	d413      	bmi.n	80086c6 <_printf_i+0x23a>
 800869e:	68e0      	ldr	r0, [r4, #12]
 80086a0:	9b03      	ldr	r3, [sp, #12]
 80086a2:	4298      	cmp	r0, r3
 80086a4:	bfb8      	it	lt
 80086a6:	4618      	movlt	r0, r3
 80086a8:	e7a4      	b.n	80085f4 <_printf_i+0x168>
 80086aa:	2301      	movs	r3, #1
 80086ac:	4632      	mov	r2, r6
 80086ae:	4649      	mov	r1, r9
 80086b0:	4640      	mov	r0, r8
 80086b2:	47d0      	blx	sl
 80086b4:	3001      	adds	r0, #1
 80086b6:	d09b      	beq.n	80085f0 <_printf_i+0x164>
 80086b8:	3501      	adds	r5, #1
 80086ba:	68e3      	ldr	r3, [r4, #12]
 80086bc:	9903      	ldr	r1, [sp, #12]
 80086be:	1a5b      	subs	r3, r3, r1
 80086c0:	42ab      	cmp	r3, r5
 80086c2:	dcf2      	bgt.n	80086aa <_printf_i+0x21e>
 80086c4:	e7eb      	b.n	800869e <_printf_i+0x212>
 80086c6:	2500      	movs	r5, #0
 80086c8:	f104 0619 	add.w	r6, r4, #25
 80086cc:	e7f5      	b.n	80086ba <_printf_i+0x22e>
 80086ce:	bf00      	nop
 80086d0:	08008cf9 	.word	0x08008cf9
 80086d4:	08008d0a 	.word	0x08008d0a

080086d8 <_sbrk_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	4d06      	ldr	r5, [pc, #24]	; (80086f4 <_sbrk_r+0x1c>)
 80086dc:	2300      	movs	r3, #0
 80086de:	4604      	mov	r4, r0
 80086e0:	4608      	mov	r0, r1
 80086e2:	602b      	str	r3, [r5, #0]
 80086e4:	f7f8 fee0 	bl	80014a8 <_sbrk>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_sbrk_r+0x1a>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_sbrk_r+0x1a>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	2000b510 	.word	0x2000b510

080086f8 <__sread>:
 80086f8:	b510      	push	{r4, lr}
 80086fa:	460c      	mov	r4, r1
 80086fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008700:	f000 f8a0 	bl	8008844 <_read_r>
 8008704:	2800      	cmp	r0, #0
 8008706:	bfab      	itete	ge
 8008708:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800870a:	89a3      	ldrhlt	r3, [r4, #12]
 800870c:	181b      	addge	r3, r3, r0
 800870e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008712:	bfac      	ite	ge
 8008714:	6563      	strge	r3, [r4, #84]	; 0x54
 8008716:	81a3      	strhlt	r3, [r4, #12]
 8008718:	bd10      	pop	{r4, pc}

0800871a <__swrite>:
 800871a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800871e:	461f      	mov	r7, r3
 8008720:	898b      	ldrh	r3, [r1, #12]
 8008722:	05db      	lsls	r3, r3, #23
 8008724:	4605      	mov	r5, r0
 8008726:	460c      	mov	r4, r1
 8008728:	4616      	mov	r6, r2
 800872a:	d505      	bpl.n	8008738 <__swrite+0x1e>
 800872c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008730:	2302      	movs	r3, #2
 8008732:	2200      	movs	r2, #0
 8008734:	f000 f868 	bl	8008808 <_lseek_r>
 8008738:	89a3      	ldrh	r3, [r4, #12]
 800873a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800873e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008742:	81a3      	strh	r3, [r4, #12]
 8008744:	4632      	mov	r2, r6
 8008746:	463b      	mov	r3, r7
 8008748:	4628      	mov	r0, r5
 800874a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800874e:	f000 b817 	b.w	8008780 <_write_r>

08008752 <__sseek>:
 8008752:	b510      	push	{r4, lr}
 8008754:	460c      	mov	r4, r1
 8008756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875a:	f000 f855 	bl	8008808 <_lseek_r>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	89a3      	ldrh	r3, [r4, #12]
 8008762:	bf15      	itete	ne
 8008764:	6560      	strne	r0, [r4, #84]	; 0x54
 8008766:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800876a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800876e:	81a3      	strheq	r3, [r4, #12]
 8008770:	bf18      	it	ne
 8008772:	81a3      	strhne	r3, [r4, #12]
 8008774:	bd10      	pop	{r4, pc}

08008776 <__sclose>:
 8008776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877a:	f000 b813 	b.w	80087a4 <_close_r>
	...

08008780 <_write_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4d07      	ldr	r5, [pc, #28]	; (80087a0 <_write_r+0x20>)
 8008784:	4604      	mov	r4, r0
 8008786:	4608      	mov	r0, r1
 8008788:	4611      	mov	r1, r2
 800878a:	2200      	movs	r2, #0
 800878c:	602a      	str	r2, [r5, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	f7f8 fe39 	bl	8001406 <_write>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_write_r+0x1e>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_write_r+0x1e>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	2000b510 	.word	0x2000b510

080087a4 <_close_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d06      	ldr	r5, [pc, #24]	; (80087c0 <_close_r+0x1c>)
 80087a8:	2300      	movs	r3, #0
 80087aa:	4604      	mov	r4, r0
 80087ac:	4608      	mov	r0, r1
 80087ae:	602b      	str	r3, [r5, #0]
 80087b0:	f7f8 fe45 	bl	800143e <_close>
 80087b4:	1c43      	adds	r3, r0, #1
 80087b6:	d102      	bne.n	80087be <_close_r+0x1a>
 80087b8:	682b      	ldr	r3, [r5, #0]
 80087ba:	b103      	cbz	r3, 80087be <_close_r+0x1a>
 80087bc:	6023      	str	r3, [r4, #0]
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	2000b510 	.word	0x2000b510

080087c4 <_fstat_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	4d07      	ldr	r5, [pc, #28]	; (80087e4 <_fstat_r+0x20>)
 80087c8:	2300      	movs	r3, #0
 80087ca:	4604      	mov	r4, r0
 80087cc:	4608      	mov	r0, r1
 80087ce:	4611      	mov	r1, r2
 80087d0:	602b      	str	r3, [r5, #0]
 80087d2:	f7f8 fe40 	bl	8001456 <_fstat>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	d102      	bne.n	80087e0 <_fstat_r+0x1c>
 80087da:	682b      	ldr	r3, [r5, #0]
 80087dc:	b103      	cbz	r3, 80087e0 <_fstat_r+0x1c>
 80087de:	6023      	str	r3, [r4, #0]
 80087e0:	bd38      	pop	{r3, r4, r5, pc}
 80087e2:	bf00      	nop
 80087e4:	2000b510 	.word	0x2000b510

080087e8 <_isatty_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4d06      	ldr	r5, [pc, #24]	; (8008804 <_isatty_r+0x1c>)
 80087ec:	2300      	movs	r3, #0
 80087ee:	4604      	mov	r4, r0
 80087f0:	4608      	mov	r0, r1
 80087f2:	602b      	str	r3, [r5, #0]
 80087f4:	f7f8 fe3f 	bl	8001476 <_isatty>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d102      	bne.n	8008802 <_isatty_r+0x1a>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	b103      	cbz	r3, 8008802 <_isatty_r+0x1a>
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	2000b510 	.word	0x2000b510

08008808 <_lseek_r>:
 8008808:	b538      	push	{r3, r4, r5, lr}
 800880a:	4d07      	ldr	r5, [pc, #28]	; (8008828 <_lseek_r+0x20>)
 800880c:	4604      	mov	r4, r0
 800880e:	4608      	mov	r0, r1
 8008810:	4611      	mov	r1, r2
 8008812:	2200      	movs	r2, #0
 8008814:	602a      	str	r2, [r5, #0]
 8008816:	461a      	mov	r2, r3
 8008818:	f7f8 fe38 	bl	800148c <_lseek>
 800881c:	1c43      	adds	r3, r0, #1
 800881e:	d102      	bne.n	8008826 <_lseek_r+0x1e>
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	b103      	cbz	r3, 8008826 <_lseek_r+0x1e>
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	bd38      	pop	{r3, r4, r5, pc}
 8008828:	2000b510 	.word	0x2000b510

0800882c <__malloc_lock>:
 800882c:	4801      	ldr	r0, [pc, #4]	; (8008834 <__malloc_lock+0x8>)
 800882e:	f7ff bb55 	b.w	8007edc <__retarget_lock_acquire_recursive>
 8008832:	bf00      	nop
 8008834:	2000b508 	.word	0x2000b508

08008838 <__malloc_unlock>:
 8008838:	4801      	ldr	r0, [pc, #4]	; (8008840 <__malloc_unlock+0x8>)
 800883a:	f7ff bb50 	b.w	8007ede <__retarget_lock_release_recursive>
 800883e:	bf00      	nop
 8008840:	2000b508 	.word	0x2000b508

08008844 <_read_r>:
 8008844:	b538      	push	{r3, r4, r5, lr}
 8008846:	4d07      	ldr	r5, [pc, #28]	; (8008864 <_read_r+0x20>)
 8008848:	4604      	mov	r4, r0
 800884a:	4608      	mov	r0, r1
 800884c:	4611      	mov	r1, r2
 800884e:	2200      	movs	r2, #0
 8008850:	602a      	str	r2, [r5, #0]
 8008852:	461a      	mov	r2, r3
 8008854:	f7f8 fdba 	bl	80013cc <_read>
 8008858:	1c43      	adds	r3, r0, #1
 800885a:	d102      	bne.n	8008862 <_read_r+0x1e>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	b103      	cbz	r3, 8008862 <_read_r+0x1e>
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	2000b510 	.word	0x2000b510

08008868 <_init>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	bf00      	nop
 800886c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886e:	bc08      	pop	{r3}
 8008870:	469e      	mov	lr, r3
 8008872:	4770      	bx	lr

08008874 <_fini>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	bf00      	nop
 8008878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887a:	bc08      	pop	{r3}
 800887c:	469e      	mov	lr, r3
 800887e:	4770      	bx	lr
