
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000899                       # Number of seconds simulated
sim_ticks                                   898981500                       # Number of ticks simulated
final_tick                                  898981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292280                       # Simulator instruction rate (inst/s)
host_op_rate                                   299439                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146661569                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643800                       # Number of bytes of host memory used
host_seconds                                     6.13                       # Real time elapsed on the host
sim_insts                                     1791565                       # Number of instructions simulated
sim_ops                                       1835447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           88512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          634432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             722944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        88512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       251008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          251008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           98458088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          705723088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             804181176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      98458088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         98458088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       279213755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            279213755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       279213755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          98458088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         705723088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083394931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3922                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 465088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  257920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  723008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               251008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3786                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     898972500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    503.690987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.729326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.645406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186     19.96%     19.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     18.13%     38.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          116     12.45%     50.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      6.22%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      3.54%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.29%     64.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.79%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      1.50%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          290     31.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1028.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    253.400248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2310.318067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     44324500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               180580750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   36335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6099.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24849.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       517.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    804.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59069.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3681720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2008875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18720000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 635040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             58484400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            192198015                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            368812500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              644540550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            719.611300                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    612214500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      29900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     253578000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3296160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1798500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                37206000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             58484400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            310226490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            265278750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              676290300                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            755.058999                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    437086750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     428940250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  271310                       # Number of BP lookups
system.cpu.branchPred.condPredicted            223238                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               222903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  221731                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.474211                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22810                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 98                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                          1797964                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              42486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1956655                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      271310                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             244541                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1655839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16731                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  453                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           452                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1033                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    757612                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   644                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1708628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.175388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.170484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   639750     37.44%     37.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   536586     31.40%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   125162      7.33%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   407130     23.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1708628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150898                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.088262                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    58229                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                639533                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    979269                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23670                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7927                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2502                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   463                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1940525                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 31191                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   7927                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    95465                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  596066                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14336                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    960123                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 34711                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1912487                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11643                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 16016                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    407                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2479360                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8098783                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2189330                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2376056                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   103304                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                135                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66311                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               139523                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27414                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7192                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1903538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1881722                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4005                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           68270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       115697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             39                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1708628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.101306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.963850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              665654     38.96%     38.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              251149     14.70%     53.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              748209     43.79%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               40309      2.36%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3307      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1708628                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  209222     76.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62653     22.76%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3433      1.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715800     91.18%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  106      0.01%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               139480      7.41%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26329      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1881722                       # Type of FU issued
system.cpu.iq.rate                           1.046585                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      275308                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.146306                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5751342                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1972005                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1864963                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  43                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2157003                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      27                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7622                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4336                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2448                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1023                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7927                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28029                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1574                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1903725                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                139523                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27414                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                127                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    893                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   663                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6282                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1691                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7973                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1867084                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                138509                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14638                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                       164423                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   248226                       # Number of branches executed
system.cpu.iew.exec_stores                      25914                       # Number of stores executed
system.cpu.iew.exec_rate                     1.038443                       # Inst execution rate
system.cpu.iew.wb_sent                        1865145                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1864979                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1324006                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2180753                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.037273                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.607132                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           47616                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7859                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1699265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.080142                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.379835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       808834     47.60%     47.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       360105     21.19%     68.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       264025     15.54%     84.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       207174     12.19%     96.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21447      1.26%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15617      0.92%     98.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5287      0.31%     99.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4033      0.24%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        12743      0.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1699265                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1791565                       # Number of instructions committed
system.cpu.commit.committedOps                1835447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         160153                       # Number of memory references committed
system.cpu.commit.loads                        135187                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     246573                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1632995                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21873                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1675181     91.27%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             106      0.01%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135187      7.37%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24966      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1835447                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 12743                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3569130                       # The number of ROB reads
system.cpu.rob.rob_writes                     3775494                       # The number of ROB writes
system.cpu.timesIdled                            1447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           89336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1791565                       # Number of Instructions Simulated
system.cpu.committedOps                       1835447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.003572                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.003572                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.996441                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.996441                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1921005                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1405960                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   6010542                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1002572                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  163668                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    109                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              9897                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.983395                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              122739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9913                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.381620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           3643750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.983395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            164033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           164033                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       108612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          108612                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        14036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14036                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           54                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        122648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           122648                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       122648                       # number of overall hits
system.cpu.dcache.overall_hits::total          122648                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        20810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20810                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10550                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        31360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        31360                       # number of overall misses
system.cpu.dcache.overall_misses::total         31360                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    934830500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    934830500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    222059248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222059248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       936250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       936250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1156889748                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1156889748                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1156889748                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1156889748                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       129422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       129422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       154008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       154008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       154008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       154008                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.160792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.160792                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.429106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.429106                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.362069                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.362069                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.203626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.203626                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.203626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.203626                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44922.176838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44922.176838                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21048.269953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21048.269953                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 44583.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 44583.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36890.616964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36890.616964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36890.616964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36890.616964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              67                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.462687                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3922                       # number of writebacks
system.cpu.dcache.writebacks::total              3922                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        14582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14582                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6866                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           20                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21448                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3684                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9912                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    312277750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    312277750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     72123748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72123748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    384401498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    384401498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    384401498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    384401498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.048122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.149841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.149841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064360                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064360                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50140.936095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50140.936095                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19577.564604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19577.564604                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        22500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        22500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38781.426352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38781.426352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38781.426352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38781.426352                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               954                       # number of replacements
system.cpu.icache.tags.tagsinuse           392.103294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              755996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            546.634852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   392.103294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.765827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1516595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1516595                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       755996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          755996                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        755996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           755996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       755996                       # number of overall hits
system.cpu.icache.overall_hits::total          755996                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1610                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1610                       # number of overall misses
system.cpu.icache.overall_misses::total          1610                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     91678223                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91678223                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     91678223                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91678223                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     91678223                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91678223                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       757606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       757606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       757606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       757606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       757606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       757606                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56942.995652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56942.995652                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56942.995652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56942.995652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56942.995652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56942.995652                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20502                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          512                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               280                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.221429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          512                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          226                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          226                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          226                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77134231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77134231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77134231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77134231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77134231                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77134231                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001827                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001827                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001827                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001827                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55732.825867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55732.825867                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55732.825867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55732.825867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55732.825867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55732.825867                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7612                       # Transaction distribution
system.membus.trans_dist::ReadResp               7611                       # Transaction distribution
system.membus.trans_dist::Writeback              3922                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3685                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        88512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       885440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  973952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             15219                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   15219    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               15219                       # Request fanout histogram
system.membus.reqLayer0.occupancy            34538000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7376248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           51195500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
