<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86GenRegisterBankInfo.def source code [llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86GenRegisterBankInfo.def.html'>X86GenRegisterBankInfo.def</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86GenRegisterBankInfo.def ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file defines all the static objects used by X86RegisterBankInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_INFO_IMPL">GET_TARGET_REGBANK_INFO_IMPL</span></u></td></tr>
<tr><th id="14">14</th><td>RegisterBankInfo::PartialMapping X86GenRegisterBankInfo::PartMappings[]{</td></tr>
<tr><th id="15">15</th><td>    <i>/* StartIdx, Length, RegBank */</i></td></tr>
<tr><th id="16">16</th><td><i>    // GPR value</i></td></tr>
<tr><th id="17">17</th><td>    {<var>0</var>, <var>8</var>, X86::GPRRegBank},   <i>// :0</i></td></tr>
<tr><th id="18">18</th><td>    {<var>0</var>, <var>16</var>, X86::GPRRegBank},  <i>// :1</i></td></tr>
<tr><th id="19">19</th><td>    {<var>0</var>, <var>32</var>, X86::GPRRegBank},  <i>// :2</i></td></tr>
<tr><th id="20">20</th><td>    {<var>0</var>, <var>64</var>, X86::GPRRegBank},  <i>// :3</i></td></tr>
<tr><th id="21">21</th><td>    <i>// FR32/64 , xmm registers</i></td></tr>
<tr><th id="22">22</th><td>    {<var>0</var>, <var>32</var>, X86::VECRRegBank},  <i>// :4</i></td></tr>
<tr><th id="23">23</th><td>    {<var>0</var>, <var>64</var>, X86::VECRRegBank},  <i>// :5</i></td></tr>
<tr><th id="24">24</th><td>    <i>// VR128/256/512</i></td></tr>
<tr><th id="25">25</th><td>    {<var>0</var>, <var>128</var>, X86::VECRRegBank}, <i>// :6</i></td></tr>
<tr><th id="26">26</th><td>    {<var>0</var>, <var>256</var>, X86::VECRRegBank}, <i>// :7</i></td></tr>
<tr><th id="27">27</th><td>    {<var>0</var>, <var>512</var>, X86::VECRRegBank}, <i>// :8   </i></td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="13">endif</span> // GET_TARGET_REGBANK_INFO_IMPL</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifdef</span> <a class="macro" href="X86RegisterBankInfo.h.html#29" data-ref="_M/GET_TARGET_REGBANK_INFO_CLASS">GET_TARGET_REGBANK_INFO_CLASS</a></u></td></tr>
<tr><th id="32">32</th><td><b>enum</b> <dfn class="type def" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</dfn> {</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</dfn> = -<var>1</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8">PMI_GPR8</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16">PMI_GPR16</dfn>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</dfn>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</dfn>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32">PMI_FP32</dfn>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64">PMI_FP64</dfn>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128">PMI_VEC128</dfn>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256">PMI_VEC256</dfn>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512">PMI_VEC512</dfn></td></tr>
<tr><th id="43">43</th><td>};</td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="31">endif</span> // GET_TARGET_REGBANK_INFO_CLASS</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_INFO_IMPL">GET_TARGET_REGBANK_INFO_IMPL</span></u></td></tr>
<tr><th id="47">47</th><td><u>#define INSTR_3OP(INFO) INFO, INFO, INFO,</u></td></tr>
<tr><th id="48">48</th><td><u>#define BREAKDOWN(INDEX, NUM)                                                  \</u></td></tr>
<tr><th id="49">49</th><td><u>  { &amp;X86GenRegisterBankInfo::PartMappings[INDEX], NUM }</u></td></tr>
<tr><th id="50">50</th><td><i>// ValueMappings.</i></td></tr>
<tr><th id="51">51</th><td>RegisterBankInfo::ValueMapping X86GenRegisterBankInfo::ValMappings[]{</td></tr>
<tr><th id="52">52</th><td>    <i>/* BreakDown, NumBreakDowns */</i></td></tr>
<tr><th id="53">53</th><td><i>    // 3-operands instructions (all binary operations should end up with one of</i></td></tr>
<tr><th id="54">54</th><td><i>    // those mapping).</i></td></tr>
<tr><th id="55">55</th><td>    INSTR_3OP(BREAKDOWN(PMI_GPR8, <var>1</var>))  <i>// 0: GPR_8</i></td></tr>
<tr><th id="56">56</th><td>    INSTR_3OP(BREAKDOWN(PMI_GPR16, <var>1</var>)) <i>// 3: GPR_16</i></td></tr>
<tr><th id="57">57</th><td>    INSTR_3OP(BREAKDOWN(PMI_GPR32, <var>1</var>)) <i>// 6: GPR_32</i></td></tr>
<tr><th id="58">58</th><td>    INSTR_3OP(BREAKDOWN(PMI_GPR64, <var>1</var>)) <i>// 9: GPR_64    </i></td></tr>
<tr><th id="59">59</th><td>    INSTR_3OP(BREAKDOWN(PMI_FP32, <var>1</var>))   <i>// 12: Fp32</i></td></tr>
<tr><th id="60">60</th><td>    INSTR_3OP(BREAKDOWN(PMI_FP64, <var>1</var>))   <i>// 15: Fp64</i></td></tr>
<tr><th id="61">61</th><td>    INSTR_3OP(BREAKDOWN(PMI_VEC128, <var>1</var>)) <i>// 18: Vec128</i></td></tr>
<tr><th id="62">62</th><td>    INSTR_3OP(BREAKDOWN(PMI_VEC256, <var>1</var>)) <i>// 21: Vec256</i></td></tr>
<tr><th id="63">63</th><td>    INSTR_3OP(BREAKDOWN(PMI_VEC512, <var>1</var>)) <i>// 24: Vec512    </i></td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td><u>#undef INSTR_3OP</u></td></tr>
<tr><th id="66">66</th><td><u>#undef BREAKDOWN</u></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="46">endif</span> // GET_TARGET_REGBANK_INFO_IMPL</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="69">ifdef</span> <a class="macro" href="X86RegisterBankInfo.h.html#29" data-ref="_M/GET_TARGET_REGBANK_INFO_CLASS">GET_TARGET_REGBANK_INFO_CLASS</a></u></td></tr>
<tr><th id="70">70</th><td><b>enum</b> <dfn class="type def" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx">ValueMappingIdx</dfn> {</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_None" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_None' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_None">VMI_None</dfn> = -<var>1</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr8Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr8Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr8Idx">VMI_3OpsGpr8Idx</dfn> =  <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8">PMI_GPR8</a>  * <var>3</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr16Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr16Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr16Idx">VMI_3OpsGpr16Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16">PMI_GPR16</a> * <var>3</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr32Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr32Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr32Idx">VMI_3OpsGpr32Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</a> * <var>3</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr64Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr64Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsGpr64Idx">VMI_3OpsGpr64Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</a> * <var>3</var>,  </td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp32Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp32Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp32Idx">VMI_3OpsFp32Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32">PMI_FP32</a> * <var>3</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp64Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp64Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsFp64Idx">VMI_3OpsFp64Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64">PMI_FP64</a> * <var>3</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec128Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec128Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec128Idx">VMI_3OpsVec128Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128">PMI_VEC128</a> * <var>3</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec256Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec256Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec256Idx">VMI_3OpsVec256Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256">PMI_VEC256</a> * <var>3</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec512Idx" title='llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec512Idx' data-ref="llvm::X86GenRegisterBankInfo::ValueMappingIdx::VMI_3OpsVec512Idx">VMI_3OpsVec512Idx</dfn> = <a class="enum" href="#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512">PMI_VEC512</a> * <var>3</var>,</td></tr>
<tr><th id="81">81</th><td>};</td></tr>
<tr><th id="82">82</th><td><u>#undef <a class="macro" href="X86RegisterBankInfo.h.html#29" data-ref="_M/GET_TARGET_REGBANK_INFO_CLASS">GET_TARGET_REGBANK_INFO_CLASS</a></u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="69">endif</span> // GET_TARGET_REGBANK_INFO_CLASS</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="85">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_INFO_IMPL">GET_TARGET_REGBANK_INFO_IMPL</span></u></td></tr>
<tr><th id="86">86</th><td><u>#undef GET_TARGET_REGBANK_INFO_IMPL</u></td></tr>
<tr><th id="87">87</th><td><em>const</em> RegisterBankInfo::ValueMapping *</td></tr>
<tr><th id="88">88</th><td>X86GenRegisterBankInfo::getValueMapping(PartialMappingIdx Idx,</td></tr>
<tr><th id="89">89</th><td>                                        <em>unsigned</em> NumOperands) {</td></tr>
<tr><th id="90">90</th><td>  </td></tr>
<tr><th id="91">91</th><td>  <i>// We can use VMI_3Ops Mapping for all the cases.</i></td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (NumOperands &lt;= <var>3</var> &amp;&amp; (Idx &gt;= PMI_GPR8 &amp;&amp; Idx &lt;= PMI_VEC512))</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> &amp;ValMappings[(<em>unsigned</em>)Idx * <var>3</var>];</td></tr>
<tr><th id="94">94</th><td>  </td></tr>
<tr><th id="95">95</th><td>  llvm_unreachable(<q>"Unsupported PartialMappingIdx."</q>);</td></tr>
<tr><th id="96">96</th><td>}</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="85">endif</span> // GET_TARGET_REGBANK_INFO_IMPL</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86InstructionSelector.cpp.html'>llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
