Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0fdae8646eeb412588fff1008caa3e0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_test_behav xil_defaultlib.PWM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in3' is not connected on this instance [C:/Users/Aidan/Documents/vivado/ProjectLabUno/miniProject1_PL1.srcs/sim_1/new/PWM_test.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miniProjectSource
Compiling module xil_defaultlib.PWM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot PWM_test_behav
