#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Oct  1 12:06:36 2020
# Process ID: 18164
# Current directory: C:/Users/aajos/Documents/GitHub/Lab05/lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13656 C:\Users\aajos\Documents\GitHub\Lab05\lab_5\lab_5.xpr
# Log file: C:/Users/aajos/Documents/GitHub/Lab05/lab_5/vivado.log
# Journal file: C:/Users/aajos/Documents/GitHub/Lab05/lab_5\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.328 ; gain = 0.000
update_compile_order -fileset sources_1launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv:33]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_test_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim/xsim.dir/addsub_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim/xsim.dir/addsub_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct  1 12:13:41 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  1 12:13:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" Line 54
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.449 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addsub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.449 ; gain = 0.000
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'add_wave' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.449 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addsub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addsub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addsub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'addsub_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj addsub_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c' is not allowed [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
"xelab -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "addsub_test_behav -key {Behavioral:sim_3:Functional:addsub_test} -tclbatch {addsub_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source addsub_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'addsub_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.816 ; gain = 0.102
