INFO: [v++ 60-1548] Creating build summary session with primary output C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw\xor_distributed_hyw.hlscompile_summary, at 03/06/25 16:51:02
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw -config C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg -cmdlineconfig C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Mar  6 16:51:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'GIM' on host 'gim_laptop_2' (Windows NT_amd64 version 10.0) on Thu Mar 06 16:51:10 -0600 2025
INFO: [HLS 200-10] In directory 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw'
INFO: [HLS 200-2005] Using work_dir C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator_controller' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 12.063 seconds; current allocated memory: 230.090 MB.
INFO: [HLS 200-10] Analyzing design file '../weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (../weight_pe.cpp:7:28)
INFO: [HLS 200-10] Analyzing design file '../send_data.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../receive_data.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (../bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file '../array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../accelerator_controller.cpp' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../accelerator_controller.cpp:48:9)
WARNING: [HLS 207-5559] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (../accelerator_controller.cpp:48:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../accelerator_controller.cpp:49:9)
WARNING: [HLS 207-5559] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (../accelerator_controller.cpp:49:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 213.505 seconds; current allocated memory: 233.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,558 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,443 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 882 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 795 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 563 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 552 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 571 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'data_in' with compact=bit mode in 64-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_5' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:103:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_6' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:105:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../array.cpp:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (../array.cpp:20:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (../array.cpp:26:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_5' (../accelerator_controller.cpp:103:31) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_6' (../accelerator_controller.cpp:105:35) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../array.cpp:43:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (../array.cpp:20:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (../array.cpp:26:26) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_fifo Interface', ignore it. (../accelerator_controller.cpp:47:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_out' with compact=bit mode in 64-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at ../accelerator_controller.cpp:26:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../accelerator_controller.cpp:28:26) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-421] Automatically partitioning small array 'x1' completely based on array size. (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-421] Automatically partitioning small array 'x2' completely based on array size. (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-421] Automatically partitioning small array 'output_1' completely based on array size. (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-421] Automatically partitioning small array 'delta_1' completely based on array size. (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-421] Automatically partitioning small array 'w1_local' completely based on array size. (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_1_local' completely based on array size. (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.output_k' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.delta_kmin1' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.weight_changes' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.bias_change' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.output_k' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.delta_kmin1' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.weight_changes' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.bias_change' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x1' due to pipeline pragma (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x2' due to pipeline pragma (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'output_1' due to pipeline pragma (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'delta_1' due to pipeline pragma (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w1_local' due to pipeline pragma (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w1_local' due to pipeline pragma (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_1_local' due to pipeline pragma (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.bias_change' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.delta_kmin1' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.output_k' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.bias_change' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.delta_kmin1' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.output_k' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'x1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'x2': Complete partitioning on dimension 1. (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'output_1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-248] Applying array_partition to 'delta_1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-248] Applying array_partition to 'w1_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_1_local': Complete partitioning on dimension 1. (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.output_k': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.bias_change': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.output_k': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.bias_change': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:32:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:33:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:34:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:35:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:36:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:37:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:38:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:39:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:40:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:40:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:41:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:41:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:42:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:42:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:43:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:43:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.28 seconds; current allocated memory: 237.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 237.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 243.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'model_array' into 'accelerator_controller' (../accelerator_controller.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 246.070 MB.
INFO: [XFORM 203-602] Inlining function 'model_array' into 'accelerator_controller' (../accelerator_controller.cpp:72) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 269.430 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_3' (../accelerator_controller.cpp:57:22) in function 'accelerator_controller' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 281.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_controller' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 285.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 286.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 286.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 286.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 286.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 286.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 288.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller_Pipeline_VITIS_LOOP_60_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 291.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/data_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/expecting_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'expecting_input' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'accelerator_controller/data_in' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 293.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 296.316 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.281 seconds; current allocated memory: 300.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_controller.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.32 MHz
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 4 seconds. Total elapsed time: 264.734 seconds; peak allocated memory: 301.266 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 4m 34s
