Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 13:36:44 2020
| Host         : LAPTOP-DP9ILB3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1214 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.622        0.000                      0                 6251        0.027        0.000                      0                 6251        3.000        0.000                       0                  1220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.622        0.000                      0                 6188        0.111        0.000                      0                 6188        8.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.624        0.000                      0                 6188        0.111        0.000                      0                 6188        8.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.622        0.000                      0                 6188        0.027        0.000                      0                 6188  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.622        0.000                      0                 6188        0.027        0.000                      0                 6188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         15.193        0.000                      0                   63        0.403        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.193        0.000                      0                   63        0.320        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.193        0.000                      0                   63        0.320        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       15.195        0.000                      0                   63        0.403        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.801ns (22.276%)  route 9.773ns (77.724%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.430    11.699    cpu0/id_ex0/SR[0]
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[4]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 2.801ns (22.180%)  route 9.827ns (77.820%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.485    11.753    cpu0/id_ex0/SR[0]
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.451    18.456    cpu0/id_ex0/clk_out1
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    18.412    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.412    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 2.801ns (22.464%)  route 9.668ns (77.536%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.325    11.593    cpu0/id_ex0/SR[0]
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.437    18.441    cpu0/id_ex0/clk_out1
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    18.317    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         18.317    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/ex_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.539%)  route 0.144ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.590    -0.591    cpu0/mem_wb0/clk_out1
    SLICE_X4Y57          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu0/mem_wb0/wb_wdata_reg[23]/Q
                         net (fo=4, routed)           0.144    -0.307    cpu0/regfile1/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.826    cpu0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.437    cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.583    -0.598    hci0/io_in_fifo/clk_out1
    SLICE_X7Y21          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.260    -0.198    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD2
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.853    -0.837    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.253    -0.583    
    SLICE_X6Y20          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.329    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8      ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y16      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y13     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.801ns (22.276%)  route 9.773ns (77.724%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.430    11.699    cpu0/id_ex0/SR[0]
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.524    18.323    cpu0/id_ex0/ex_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.323    cpu0/id_ex0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.323    cpu0/id_ex0/pc_o_reg[4]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 2.801ns (22.180%)  route 9.827ns (77.820%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.485    11.753    cpu0/id_ex0/SR[0]
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.451    18.456    cpu0/id_ex0/clk_out1
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    18.414    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 2.801ns (22.464%)  route 9.668ns (77.536%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.325    11.593    cpu0/id_ex0/SR[0]
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.437    18.441    cpu0/id_ex0/clk_out1
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.082    18.843    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    18.319    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         18.319    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.323    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.323    cpu0/id_ex0/ex_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.082    18.845    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.416    cpu0/id_ex0/ex_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.082    18.845    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.416    cpu0/id_ex0/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.082    18.845    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.416    cpu0/id_ex0/pc_o_reg[26]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.539%)  route 0.144ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.590    -0.591    cpu0/mem_wb0/clk_out1
    SLICE_X4Y57          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu0/mem_wb0/wb_wdata_reg[23]/Q
                         net (fo=4, routed)           0.144    -0.307    cpu0/regfile1/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.826    cpu0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.437    cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.583    -0.598    hci0/io_in_fifo/clk_out1
    SLICE_X7Y21          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.260    -0.198    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD2
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.853    -0.837    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.253    -0.583    
    SLICE_X6Y20          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.329    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8      ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y15      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y16      hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y7       hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y13     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y51      cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y50      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.801ns (22.276%)  route 9.773ns (77.724%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.430    11.699    cpu0/id_ex0/SR[0]
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[4]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 2.801ns (22.180%)  route 9.827ns (77.820%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.485    11.753    cpu0/id_ex0/SR[0]
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.451    18.456    cpu0/id_ex0/clk_out1
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    18.412    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.412    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 2.801ns (22.464%)  route 9.668ns (77.536%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.325    11.593    cpu0/id_ex0/SR[0]
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.437    18.441    cpu0/id_ex0/clk_out1
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    18.317    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         18.317    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/ex_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.539%)  route 0.144ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.590    -0.591    cpu0/mem_wb0/clk_out1
    SLICE_X4Y57          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu0/mem_wb0/wb_wdata_reg[23]/Q
                         net (fo=4, routed)           0.144    -0.307    cpu0/regfile1/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.826    cpu0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.354    cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.583    -0.598    hci0/io_in_fifo/clk_out1
    SLICE_X7Y21          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.260    -0.198    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD2
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.853    -0.837    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X6Y20          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.246    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.801ns (22.276%)  route 9.773ns (77.724%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.430    11.699    cpu0/id_ex0/SR[0]
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y51         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[23]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.801ns (22.281%)  route 9.770ns (77.718%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.427    11.695    cpu0/id_ex0/SR[0]
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X14Y52         FDRE                                         r  cpu0/id_ex0/pc_o_reg[4]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/pc_o_reg[4]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 2.801ns (22.180%)  route 9.827ns (77.820%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.485    11.753    cpu0/id_ex0/SR[0]
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.451    18.456    cpu0/id_ex0/clk_out1
    SLICE_X12Y49         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    18.412    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.412    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 2.801ns (22.464%)  route 9.668ns (77.536%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.325    11.593    cpu0/id_ex0/SR[0]
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.437    18.441    cpu0/id_ex0/clk_out1
    SLICE_X12Y61         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    18.317    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         18.317    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.418ns  (logic 2.801ns (22.557%)  route 9.617ns (77.443%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.274    11.542    cpu0/id_ex0/SR[0]
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.441    18.445    cpu0/id_ex0/clk_out1
    SLICE_X8Y51          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[6]/C
                         clock pessimism              0.484    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524    18.321    cpu0/id_ex0/ex_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/ex_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[10]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/id_ex0/pc_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 2.801ns (22.413%)  route 9.696ns (77.587%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.636    -0.876    cpu0/id_ex0/clk_out1
    SLICE_X6Y49          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=87, routed)          2.181     1.823    cpu0/id_ex0/ex_reg2_i[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124     1.947 r  cpu0/id_ex0/pc[0]_i_129/O
                         net (fo=1, routed)           0.000     1.947    cpu0/id_ex0/pc[0]_i_129_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.479 r  cpu0/id_ex0/pc_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     2.479    cpu0/id_ex0/pc_reg[0]_i_98_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  cpu0/id_ex0/pc_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.593    cpu0/id_ex0/pc_reg[0]_i_71_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.821 f  cpu0/id_ex0/pc_reg[0]_i_33/CO[2]
                         net (fo=1, routed)           0.986     3.807    cpu0/id_ex0/ex0/data1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.337     4.144 f  cpu0/id_ex0/pc[0]_i_14/O
                         net (fo=2, routed)           0.664     4.808    cpu0/id_ex0/pc[0]_i_14_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.328     5.136 f  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          1.145     6.281    cpu0/id_ex0/ex_alusel_reg[4]_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I0_O)        0.124     6.405 f  cpu0/id_ex0/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=124, routed)         0.760     7.165    cpu0/if_id0/reg1_read_o1
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=72, routed)          1.278     8.567    cpu0/if_id0/reg1_read
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           0.591     9.283    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.738    10.144    cpu0/mem_ctrl0/stall_id
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    10.268 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.353    11.622    cpu0/id_ex0/SR[0]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.439    18.443    cpu0/id_ex0/clk_out1
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/pc_o_reg[26]/C
                         clock pessimism              0.484    18.927    
                         clock uncertainty           -0.084    18.843    
    SLICE_X15Y58         FDRE (Setup_fdre_C_R)       -0.429    18.414    cpu0/id_ex0/pc_o_reg[26]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.571%)  route 0.273ns (62.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.592    -0.589    cpu0/mem_wb0/clk_out1
    SLICE_X2Y58          FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.273    -0.153    cpu0/regfile1/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.862    -0.827    cpu0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y57          RAMS32                                       r  cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.180    cpu0/regfile1/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.539%)  route 0.144ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.590    -0.591    cpu0/mem_wb0/clk_out1
    SLICE_X4Y57          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu0/mem_wb0/wb_wdata_reg[23]/Q
                         net (fo=4, routed)           0.144    -0.307    cpu0/regfile1/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.826    cpu0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y56          RAMD32                                       r  cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.354    cpu0/regfile1/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.583    -0.598    hci0/io_in_fifo/clk_out1
    SLICE_X7Y21          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.260    -0.198    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD2
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.853    -0.837    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X6Y20          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X6Y20          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.246    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.210%)  route 0.185ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.185    -0.264    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.210%)  route 0.185ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.185    -0.264    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.193ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.679    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.193    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.084    18.997    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.678    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.210%)  route 0.185ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.185    -0.264    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.253    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.195ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.681    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.195    

Slack (MET) :             15.195ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.909     3.486    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y34          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.513    18.518    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y34          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    18.681    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 15.195    

Slack (MET) :             15.246ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.246    

Slack (MET) :             15.246ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X3Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X3Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    18.594    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.246    

Slack (MET) :             15.332ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.680    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.332    

Slack (MET) :             15.332ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.680    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.332    

Slack (MET) :             15.332ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.680    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.332    

Slack (MET) :             15.332ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.456ns (10.789%)  route 3.770ns (89.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.770     3.348    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y33          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.512    18.517    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y33          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.082    18.999    
    SLICE_X2Y33          FDCE (Recov_fdce_C_CLR)     -0.319    18.680    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 15.332    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.596    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.677    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.456ns (12.008%)  route 3.341ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.633    -0.879    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456    -0.423 f  rst_reg/Q
                         net (fo=200, routed)         3.341     2.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y35          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.514    18.519    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y35          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X0Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.596    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 15.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.210%)  route 0.185ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.185    -0.264    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.210    -0.239    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.861    -0.829    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.269    -0.180    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y15          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.860    -0.830    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y15          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.668    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.441%)  route 0.355ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X0Y13          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.355    -0.095    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y14          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.859    -0.831    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y14          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.554    





