<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1909853</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Jul 28 10:22:44 2017</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2017.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>ba2d71a492bd4bdfaee5a7c6142c6ca6</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>bb5bf7a8158c5f8a80fb77f5893c2cff</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211350505_0_0_900</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k160t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg676</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-7660U CPU @ 2.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2496 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 8 or later , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>openproject=1</TD>
   <TD>zoomout=9</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=0</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=[unknown]</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=GateLvl</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=0</TD>
   <TD>synthesisstrategy=[unknown]</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=0</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=8</TD>
    <TD>carry4=180</TD>
    <TD>dsp48e1=24</TD>
    <TD>fdce=107</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=34</TD>
    <TD>fdre=503</TD>
    <TD>gnd=13</TD>
    <TD>ibuf=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=5</TD>
    <TD>iserdese2=5</TD>
    <TD>ldce=10</TD>
    <TD>lut1=325</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=602</TD>
    <TD>lut3=93</TD>
    <TD>lut4=59</TD>
    <TD>lut5=55</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=57</TD>
    <TD>mmcme2_adv=2</TD>
    <TD>obuf=11</TD>
    <TD>obufds=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=19</TD>
    <TD>srl16e=3</TD>
    <TD>vcc=14</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=8</TD>
    <TD>carry4=180</TD>
    <TD>dsp48e1=24</TD>
    <TD>fdce=107</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=34</TD>
    <TD>fdre=503</TD>
    <TD>gnd=13</TD>
    <TD>ibuf=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=5</TD>
    <TD>iserdese2=5</TD>
    <TD>ldce=10</TD>
    <TD>lut1=325</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=602</TD>
    <TD>lut3=93</TD>
    <TD>lut4=59</TD>
    <TD>lut5=55</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=57</TD>
    <TD>mmcme2_adv=2</TD>
    <TD>obuf=11</TD>
    <TD>obufds=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=19</TD>
    <TD>srl16e=3</TD>
    <TD>vcc=14</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>hd</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>flow</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>hd_ooc=0</TD>
    <TD>idf=0</TD>
    <TD>pr=1</TD>
    <TD>tandem=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tandem_fu=0</TD>
    <TD>tandem_pr=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage_rm1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>avg_pploc_per_int_tile=2.795</TD>
    <TD>bufg=0%(0_of_0)</TD>
    <TD>bufr=0%(0_of_0)</TD>
    <TD>carry=0%(0_of_100)</TD>
</TR><TR ALIGN='LEFT'>    <TD>cell=274</TD>
    <TD>dsp=0%(0_of_20)</TD>
    <TD>ff=0%(0_of_800)</TD>
    <TD>gnd_net=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gt=0%(0_of_0)</TD>
    <TD>idelayctrl=0%(0_of_0)</TD>
    <TD>inserted_common_lut=0</TD>
    <TD>inserted_gnd_lut=171</TD>
</TR><TR ALIGN='LEFT'>    <TD>inserted_lut=274</TD>
    <TD>inserted_s_in_lut=0</TD>
    <TD>inserted_s_out_lut=0</TD>
    <TD>inserted_vcc_lut=103</TD>
</TR><TR ALIGN='LEFT'>    <TD>int_tile_in_pblock=100</TD>
    <TD>int_tile_with_pploc=98</TD>
    <TD>iobuf=0%(0_of_230)</TD>
    <TD>iodelay=0%(0_of_0)</TD>
</TR><TR ALIGN='LEFT'>    <TD>iologic=0%(0_of_0)</TD>
    <TD>lut=62.75%(251_of_400)</TD>
    <TD>max_pploc_per_int_tile=5</TD>
    <TD>mmcm=0%(0_of_0)</TD>
</TR><TR ALIGN='LEFT'>    <TD>net=548</TD>
    <TD>pll=0%(0_of_0)</TD>
    <TD>pploc=274</TD>
    <TD>pploc_in_clk_tile=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pploc_in_int_tile=274</TD>
    <TD>ramb18=0%(0_of_0)</TD>
    <TD>ramb36=0%(0_of_0)</TD>
    <TD>slice=78.00%(78_of_100)</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_net=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage_static</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=25.00%(8_of_32)</TD>
    <TD>bufr=0%(0_of_32)</TD>
    <TD>carry=0.712%(180_of_25250)</TD>
    <TD>cell=1850</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=4.137%(24_of_580)</TD>
    <TD>ff=0.323%(654_of_202000)</TD>
    <TD>gnd_net=12</TD>
    <TD>gt=0%(0_of_10)</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl=0%(0_of_8)</TD>
    <TD>inserted_common_lut=0</TD>
    <TD>inserted_gnd_lut=0</TD>
    <TD>inserted_lut=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inserted_s_in_lut=0</TD>
    <TD>inserted_s_out_lut=0</TD>
    <TD>inserted_vcc_lut=0</TD>
    <TD>iobuf=0.030%(14_of_46451)</TD>
</TR><TR ALIGN='LEFT'>    <TD>iodelay=0%(0_of_550)</TD>
    <TD>iologic=1.666%(5_of_300)</TD>
    <TD>lut=0.837%(846_of_101000)</TD>
    <TD>mmcm=25.00%(2_of_8)</TD>
</TR><TR ALIGN='LEFT'>    <TD>net=3859</TD>
    <TD>pll=0%(0_of_8)</TD>
    <TD>ramb18=0%(0_of_650)</TD>
    <TD>ramb36=0%(0_of_325)</TD>
</TR><TR ALIGN='LEFT'>    <TD>rm=1</TD>
    <TD>slice=1.283%(324_of_25250)</TD>
    <TD>vcc_net=13</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
