--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml ADC_test.twx ADC_test.ncd -o ADC_test.twr ADC_test.pcf
-ucf ADC_test.ucf

Design file:              ADC_test.ncd
Physical constraint file: ADC_test.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D21_n<0>    |   -3.106(R)|      FAST  |    8.812(R)|      SLOW  |ADC2/clk8x        |   0.000|
D21_n<1>    |   -3.087(R)|      FAST  |    8.790(R)|      SLOW  |ADC2/clk8x        |   0.000|
D21_p<0>    |   -3.106(R)|      FAST  |    8.812(R)|      SLOW  |ADC2/clk8x        |   0.000|
D21_p<1>    |   -3.087(R)|      FAST  |    8.790(R)|      SLOW  |ADC2/clk8x        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
ADC2_out    |         7.635(R)|      SLOW  |         3.197(R)|      FAST  |clk_in             |   0.000|
CLK_out_n   |         9.987(R)|      SLOW  |         4.022(R)|      FAST  |AD9783_inst1/clkDLY|   0.000|
            |         9.987(F)|      SLOW  |         4.022(F)|      FAST  |AD9783_inst1/clkDLY|   0.000|
CLK_out_p   |         9.987(R)|      SLOW  |         4.022(R)|      FAST  |AD9783_inst1/clkDLY|   0.000|
            |         9.987(F)|      SLOW  |         4.022(F)|      FAST  |AD9783_inst1/clkDLY|   0.000|
D1_out_n<0> |         9.991(R)|      SLOW  |         4.027(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |         9.991(F)|      SLOW  |         4.027(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<1> |        10.010(R)|      SLOW  |         4.045(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.010(F)|      SLOW  |         4.045(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<2> |        10.211(R)|      SLOW  |         4.142(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.211(F)|      SLOW  |         4.142(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<3> |         9.974(R)|      SLOW  |         4.009(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |         9.974(F)|      SLOW  |         4.009(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<4> |        10.174(R)|      SLOW  |         4.107(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.174(F)|      SLOW  |         4.107(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<5> |        10.184(R)|      SLOW  |         4.117(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.184(F)|      SLOW  |         4.117(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<6> |        10.183(R)|      SLOW  |         4.116(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.183(F)|      SLOW  |         4.116(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<7> |        10.175(R)|      SLOW  |         4.108(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.175(F)|      SLOW  |         4.108(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<8> |        10.139(R)|      SLOW  |         4.073(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.139(F)|      SLOW  |         4.073(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<9> |        10.155(R)|      SLOW  |         4.089(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.155(F)|      SLOW  |         4.089(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<10>|        10.173(R)|      SLOW  |         4.109(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.173(F)|      SLOW  |         4.109(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<11>|        10.147(R)|      SLOW  |         4.083(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.147(F)|      SLOW  |         4.083(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<12>|        10.167(R)|      SLOW  |         4.099(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.167(F)|      SLOW  |         4.099(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<13>|        10.150(R)|      SLOW  |         4.086(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.150(F)|      SLOW  |         4.086(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<14>|        10.388(R)|      SLOW  |         4.145(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.388(F)|      SLOW  |         4.145(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_n<15>|        10.362(R)|      SLOW  |         4.120(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.362(F)|      SLOW  |         4.120(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<0> |         9.991(R)|      SLOW  |         4.027(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |         9.991(F)|      SLOW  |         4.027(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<1> |        10.010(R)|      SLOW  |         4.045(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.010(F)|      SLOW  |         4.045(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<2> |        10.211(R)|      SLOW  |         4.142(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.211(F)|      SLOW  |         4.142(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<3> |         9.974(R)|      SLOW  |         4.009(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |         9.974(F)|      SLOW  |         4.009(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<4> |        10.174(R)|      SLOW  |         4.107(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.174(F)|      SLOW  |         4.107(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<5> |        10.184(R)|      SLOW  |         4.117(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.184(F)|      SLOW  |         4.117(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<6> |        10.183(R)|      SLOW  |         4.116(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.183(F)|      SLOW  |         4.116(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<7> |        10.175(R)|      SLOW  |         4.108(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.175(F)|      SLOW  |         4.108(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<8> |        10.139(R)|      SLOW  |         4.073(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.139(F)|      SLOW  |         4.073(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<9> |        10.155(R)|      SLOW  |         4.089(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.155(F)|      SLOW  |         4.089(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<10>|        10.173(R)|      SLOW  |         4.109(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.173(F)|      SLOW  |         4.109(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<11>|        10.147(R)|      SLOW  |         4.083(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.147(F)|      SLOW  |         4.083(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<12>|        10.167(R)|      SLOW  |         4.099(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.167(F)|      SLOW  |         4.099(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<13>|        10.150(R)|      SLOW  |         4.086(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.150(F)|      SLOW  |         4.086(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<14>|        10.388(R)|      SLOW  |         4.145(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.388(F)|      SLOW  |         4.145(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
D1_out_p<15>|        10.362(R)|      SLOW  |         4.120(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.362(F)|      SLOW  |         4.120(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
DCI1_out_n  |        10.161(R)|      SLOW  |         4.094(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.161(F)|      SLOW  |         4.094(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
DCI1_out_p  |        10.161(R)|      SLOW  |         4.094(R)|      FAST  |AD9783_inst1/clkD  |   0.000|
            |        10.161(F)|      SLOW  |         4.094(F)|      FAST  |AD9783_inst1/clkD  |   0.000|
ENC_n       |        11.519(R)|      SLOW  |         4.609(R)|      FAST  |ADC2/clkPS         |   0.000|
            |        11.519(F)|      SLOW  |         4.609(F)|      FAST  |ADC2/clkPS         |   0.000|
ENC_p       |        11.519(R)|      SLOW  |         4.609(R)|      FAST  |ADC2/clkPS         |   0.000|
            |        11.519(F)|      SLOW  |         4.609(F)|      FAST  |ADC2/clkPS         |   0.000|
dac_rst1    |         9.914(R)|      SLOW  |         3.995(R)|      FAST  |clk_in             |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.316|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 21 10:21:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 798 MB



