-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Sun Jun  2 15:21:34 2024
-- Host        : DESKTOP-TUIN670 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_sim_netlist.vhdl
-- Design      : MEMDesign_ArrayTop_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_102 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_102 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_102;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_102 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_115 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_115;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_115 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_126 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_126;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_126 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_139 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_139 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_139;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_139 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_152 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_152 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_152;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_152 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_165 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_165 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_165;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_165 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_178 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_178 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_178;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_178 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_191 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_191 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_191;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_191 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_202 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_202 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_202;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_202 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_215 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_215 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_215;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_215 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_228 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_228 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_228;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_228 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_241 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_241 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_241;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_241 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_254 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_254 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_254;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_254 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_267 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_267 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_267;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_267 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_278 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_278 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_278;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_278 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_291 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_291 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_291;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_291 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_304 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_304 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_304;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_304 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_317 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_317 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_317;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_317 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_330 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_330 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_330;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_330 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_343 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_343 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_343;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_343 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_354 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_354 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_354;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_354 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_367 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_367 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_367;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_367 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_380 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_380 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_380;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_380 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_393 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_393 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_393;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_393 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_406 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_406 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_406;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_406 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_419 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_419 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_419;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_419 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_430 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_430 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_430;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_430 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_443 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_443 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_443;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_443 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_456 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_456 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_456;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_456 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_469 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_469 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_469;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_469 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_482 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_482 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_482;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_482 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_495 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_495 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_495;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_495 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_63 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_63;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_63 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_76 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_76;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_76 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_ADD_89 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_ADD_89 : entity is "CADA_ADD";
end MEMDesign_ArrayTop_0_0_CADA_ADD_89;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_ADD_89 is
  signal \ALU_d2_w_carry__0_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__0_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_0\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__1_n_3\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_1\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_2\ : STD_LOGIC;
  signal \ALU_d2_w_carry__2_n_3\ : STD_LOGIC;
  signal ALU_d2_w_carry_n_0 : STD_LOGIC;
  signal ALU_d2_w_carry_n_1 : STD_LOGIC;
  signal ALU_d2_w_carry_n_2 : STD_LOGIC;
  signal ALU_d2_w_carry_n_3 : STD_LOGIC;
  signal \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ALU_d2_w_carry : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ALU_d2_w_carry__2\ : label is 35;
begin
ALU_d2_w_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ALU_d2_w_carry_n_0,
      CO(2) => ALU_d2_w_carry_n_1,
      CO(1) => ALU_d2_w_carry_n_2,
      CO(0) => ALU_d2_w_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ALU_d2_w_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ALU_d2_w_carry_n_0,
      CO(3) => \ALU_d2_w_carry__0_n_0\,
      CO(2) => \ALU_d2_w_carry__0_n_1\,
      CO(1) => \ALU_d2_w_carry__0_n_2\,
      CO(0) => \ALU_d2_w_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \iReg_reg[7]\(3 downto 0)
    );
\ALU_d2_w_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__0_n_0\,
      CO(3) => \ALU_d2_w_carry__1_n_0\,
      CO(2) => \ALU_d2_w_carry__1_n_1\,
      CO(1) => \ALU_d2_w_carry__1_n_2\,
      CO(0) => \ALU_d2_w_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \iReg_reg[11]\(3 downto 0)
    );
\ALU_d2_w_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ALU_d2_w_carry__1_n_0\,
      CO(3) => \NLW_ALU_d2_w_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \ALU_d2_w_carry__2_n_1\,
      CO(1) => \ALU_d2_w_carry__2_n_2\,
      CO(0) => \ALU_d2_w_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \iReg_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_105 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_105 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_105;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_105 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_106 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_106 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_106;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_106 is
  signal \iReg[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__82_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__82_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__82\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__82\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__82\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__82\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__82\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__82\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__82\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__82\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__82\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__82\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__82\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__82\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__82\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__82\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__82\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__82\ : label is "soft_lutpair254";
begin
\iReg[0]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__82_n_0\
    );
\iReg[10]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__82_n_0\
    );
\iReg[11]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__82_n_0\
    );
\iReg[12]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__82_n_0\
    );
\iReg[13]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__82_n_0\
    );
\iReg[14]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__82_n_0\
    );
\iReg[15]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__82_n_0\
    );
\iReg[1]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__82_n_0\
    );
\iReg[2]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__82_n_0\
    );
\iReg[3]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__82_n_0\
    );
\iReg[4]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__82_n_0\
    );
\iReg[5]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__82_n_0\
    );
\iReg[6]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__82_n_0\
    );
\iReg[7]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__82_n_0\
    );
\iReg[8]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__82_n_0\
    );
\iReg[9]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__82_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__82_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__82_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__82_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__82_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__82_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__82_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__82_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__82_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__82_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__82_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__82_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__82_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__82_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__82_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__82_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__82_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_107 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_107 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_107;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_107 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_118 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_118 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_118;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_118 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_119 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_119 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_119;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_119 is
  signal \iReg[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__76_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__76_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__76\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__76\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__76\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__76\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__76\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__76\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__76\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__76\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__76\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__76\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__76\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__76\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__76\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__76\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__76\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__76\ : label is "soft_lutpair246";
begin
\iReg[0]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__76_n_0\
    );
\iReg[10]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__76_n_0\
    );
\iReg[11]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__76_n_0\
    );
\iReg[12]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__76_n_0\
    );
\iReg[13]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__76_n_0\
    );
\iReg[14]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__76_n_0\
    );
\iReg[15]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__76_n_0\
    );
\iReg[1]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__76_n_0\
    );
\iReg[2]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__76_n_0\
    );
\iReg[3]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__76_n_0\
    );
\iReg[4]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__76_n_0\
    );
\iReg[5]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__76_n_0\
    );
\iReg[6]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__76_n_0\
    );
\iReg[7]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__76_n_0\
    );
\iReg[8]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__76_n_0\
    );
\iReg[9]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__76_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__76_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__76_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__76_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__76_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__76_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__76_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__76_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__76_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__76_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__76_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__76_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__76_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__76_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__76_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__76_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__76_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_120 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_120 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_120;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_120 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_129 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_129 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_129;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_129 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_130 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_130 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_130;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_130 is
  signal \iReg[0]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__105_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__105_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__105\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__105\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__105\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__105\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__105\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__105\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__105\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__105\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__105\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__105\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__105\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__105\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__105\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__105\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__105\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__105\ : label is "soft_lutpair238";
begin
\iReg[0]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__105_n_0\
    );
\iReg[10]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__105_n_0\
    );
\iReg[11]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__105_n_0\
    );
\iReg[12]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__105_n_0\
    );
\iReg[13]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__105_n_0\
    );
\iReg[14]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__105_n_0\
    );
\iReg[15]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__105_n_0\
    );
\iReg[1]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__105_n_0\
    );
\iReg[2]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__105_n_0\
    );
\iReg[3]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__105_n_0\
    );
\iReg[4]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__105_n_0\
    );
\iReg[5]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__105_n_0\
    );
\iReg[6]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__105_n_0\
    );
\iReg[7]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__105_n_0\
    );
\iReg[8]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__105_n_0\
    );
\iReg[9]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__105_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__105_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__105_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__105_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__105_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__105_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__105_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__105_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__105_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__105_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__105_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__105_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__105_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__105_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__105_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__105_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__105_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_131 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_131 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_131;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_131 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_142 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_142 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_142;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_142 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_143 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_143 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_143;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_143 is
  signal \iReg[0]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__99_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__99_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__99\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__99\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__99\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__99\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__99\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__99\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__99\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__99\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__99\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__99\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__99\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__99\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__99\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__99\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__99\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__99\ : label is "soft_lutpair230";
begin
\iReg[0]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__99_n_0\
    );
\iReg[10]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__99_n_0\
    );
\iReg[11]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__99_n_0\
    );
\iReg[12]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__99_n_0\
    );
\iReg[13]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__99_n_0\
    );
\iReg[14]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__99_n_0\
    );
\iReg[15]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__99_n_0\
    );
\iReg[1]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__99_n_0\
    );
\iReg[2]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__99_n_0\
    );
\iReg[3]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__99_n_0\
    );
\iReg[4]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__99_n_0\
    );
\iReg[5]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__99_n_0\
    );
\iReg[6]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__99_n_0\
    );
\iReg[7]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__99_n_0\
    );
\iReg[8]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__99_n_0\
    );
\iReg[9]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__99_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__99_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__99_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__99_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__99_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__99_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__99_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__99_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__99_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__99_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__99_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__99_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__99_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__99_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__99_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__99_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__99_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_144 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_144 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_144;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_144 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_155 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_155 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_155;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_155 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_156 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_156 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_156;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_156 is
  signal \iReg[0]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__93_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__93_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__93\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__93\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__93\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__93\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__93\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__93\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__93\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__93\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__93\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__93\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__93\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__93\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__93\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__93\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__93\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__93\ : label is "soft_lutpair222";
begin
\iReg[0]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__93_n_0\
    );
\iReg[10]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__93_n_0\
    );
\iReg[11]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__93_n_0\
    );
\iReg[12]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__93_n_0\
    );
\iReg[13]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__93_n_0\
    );
\iReg[14]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__93_n_0\
    );
\iReg[15]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__93_n_0\
    );
\iReg[1]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__93_n_0\
    );
\iReg[2]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__93_n_0\
    );
\iReg[3]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__93_n_0\
    );
\iReg[4]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__93_n_0\
    );
\iReg[5]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__93_n_0\
    );
\iReg[6]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__93_n_0\
    );
\iReg[7]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__93_n_0\
    );
\iReg[8]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__93_n_0\
    );
\iReg[9]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__93_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__93_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__93_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__93_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__93_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__93_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__93_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__93_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__93_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__93_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__93_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__93_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__93_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__93_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__93_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__93_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__93_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_157 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_157 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_157;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_157 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_168 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_168 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_168;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_168 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_169 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_169 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_169;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_169 is
  signal \iReg[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__87_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__87_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__87\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__87\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__87\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__87\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__87\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__87\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__87\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__87\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__87\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__87\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__87\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__87\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__87\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__87\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__87\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__87\ : label is "soft_lutpair214";
begin
\iReg[0]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__87_n_0\
    );
\iReg[10]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__87_n_0\
    );
\iReg[11]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__87_n_0\
    );
\iReg[12]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__87_n_0\
    );
\iReg[13]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__87_n_0\
    );
\iReg[14]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__87_n_0\
    );
\iReg[15]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__87_n_0\
    );
\iReg[1]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__87_n_0\
    );
\iReg[2]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__87_n_0\
    );
\iReg[3]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__87_n_0\
    );
\iReg[4]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__87_n_0\
    );
\iReg[5]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__87_n_0\
    );
\iReg[6]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__87_n_0\
    );
\iReg[7]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__87_n_0\
    );
\iReg[8]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__87_n_0\
    );
\iReg[9]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__87_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__87_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__87_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__87_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__87_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__87_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__87_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__87_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__87_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__87_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__87_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__87_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__87_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__87_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__87_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__87_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__87_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_170 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_170 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_170;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_170 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_181 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_181 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_181;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_181 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_182 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_182 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_182;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_182 is
  signal \iReg[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__81_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__81_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__81\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__81\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__81\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__81\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__81\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__81\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__81\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__81\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__81\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__81\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__81\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__81\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__81\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__81\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__81\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__81\ : label is "soft_lutpair206";
begin
\iReg[0]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__81_n_0\
    );
\iReg[10]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__81_n_0\
    );
\iReg[11]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__81_n_0\
    );
\iReg[12]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__81_n_0\
    );
\iReg[13]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__81_n_0\
    );
\iReg[14]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__81_n_0\
    );
\iReg[15]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__81_n_0\
    );
\iReg[1]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__81_n_0\
    );
\iReg[2]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__81_n_0\
    );
\iReg[3]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__81_n_0\
    );
\iReg[4]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__81_n_0\
    );
\iReg[5]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__81_n_0\
    );
\iReg[6]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__81_n_0\
    );
\iReg[7]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__81_n_0\
    );
\iReg[8]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__81_n_0\
    );
\iReg[9]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__81_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__81_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__81_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__81_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__81_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__81_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__81_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__81_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__81_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__81_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__81_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__81_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__81_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__81_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__81_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__81_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__81_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_183 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_183 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_183;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_183 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_194 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_194 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_194;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_194 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_195 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_195 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_195;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_195 is
  signal \iReg[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__75_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__75_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__75\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__75\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__75\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__75\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__75\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__75\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__75\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__75\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__75\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__75\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__75\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__75\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__75\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__75\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__75\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__75\ : label is "soft_lutpair198";
begin
\iReg[0]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__75_n_0\
    );
\iReg[10]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__75_n_0\
    );
\iReg[11]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__75_n_0\
    );
\iReg[12]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__75_n_0\
    );
\iReg[13]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__75_n_0\
    );
\iReg[14]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__75_n_0\
    );
\iReg[15]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__75_n_0\
    );
\iReg[1]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__75_n_0\
    );
\iReg[2]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__75_n_0\
    );
\iReg[3]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__75_n_0\
    );
\iReg[4]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__75_n_0\
    );
\iReg[5]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__75_n_0\
    );
\iReg[6]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__75_n_0\
    );
\iReg[7]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__75_n_0\
    );
\iReg[8]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__75_n_0\
    );
\iReg[9]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__75_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__75_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__75_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__75_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__75_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__75_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__75_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__75_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__75_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__75_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__75_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__75_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__75_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__75_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__75_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__75_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__75_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_196 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_196 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_196;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_196 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_205 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_205 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_205;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_205 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_206 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_206 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_206;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_206 is
  signal \iReg[0]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__104_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__104_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__104\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__104\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__104\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__104\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__104\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__104\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__104\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__104\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__104\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__104\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__104\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__104\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__104\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__104\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__104\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__104\ : label is "soft_lutpair190";
begin
\iReg[0]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__104_n_0\
    );
\iReg[10]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__104_n_0\
    );
\iReg[11]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__104_n_0\
    );
\iReg[12]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__104_n_0\
    );
\iReg[13]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__104_n_0\
    );
\iReg[14]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__104_n_0\
    );
\iReg[15]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__104_n_0\
    );
\iReg[1]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__104_n_0\
    );
\iReg[2]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__104_n_0\
    );
\iReg[3]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__104_n_0\
    );
\iReg[4]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__104_n_0\
    );
\iReg[5]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__104_n_0\
    );
\iReg[6]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__104_n_0\
    );
\iReg[7]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__104_n_0\
    );
\iReg[8]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__104_n_0\
    );
\iReg[9]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__104_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__104_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__104_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__104_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__104_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__104_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__104_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__104_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__104_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__104_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__104_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__104_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__104_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__104_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__104_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__104_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__104_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_207 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_207 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_207;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_207 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_218 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_218 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_218;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_218 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_219 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_219 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_219;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_219 is
  signal \iReg[0]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__98_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__98_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__98\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__98\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__98\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__98\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__98\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__98\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__98\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__98\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__98\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__98\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__98\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__98\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__98\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__98\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__98\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__98\ : label is "soft_lutpair182";
begin
\iReg[0]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__98_n_0\
    );
\iReg[10]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__98_n_0\
    );
\iReg[11]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__98_n_0\
    );
\iReg[12]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__98_n_0\
    );
\iReg[13]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__98_n_0\
    );
\iReg[14]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__98_n_0\
    );
\iReg[15]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__98_n_0\
    );
\iReg[1]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__98_n_0\
    );
\iReg[2]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__98_n_0\
    );
\iReg[3]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__98_n_0\
    );
\iReg[4]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__98_n_0\
    );
\iReg[5]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__98_n_0\
    );
\iReg[6]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__98_n_0\
    );
\iReg[7]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__98_n_0\
    );
\iReg[8]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__98_n_0\
    );
\iReg[9]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__98_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__98_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__98_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__98_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__98_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__98_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__98_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__98_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__98_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__98_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__98_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__98_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__98_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__98_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__98_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__98_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__98_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_220 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_220 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_220;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_220 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_231 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_231 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_231;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_231 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_232 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_232 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_232;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_232 is
  signal \iReg[0]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__92_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__92_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__92\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__92\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__92\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__92\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__92\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__92\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__92\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__92\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__92\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__92\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__92\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__92\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__92\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__92\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__92\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__92\ : label is "soft_lutpair174";
begin
\iReg[0]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__92_n_0\
    );
\iReg[10]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__92_n_0\
    );
\iReg[11]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__92_n_0\
    );
\iReg[12]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__92_n_0\
    );
\iReg[13]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__92_n_0\
    );
\iReg[14]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__92_n_0\
    );
\iReg[15]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__92_n_0\
    );
\iReg[1]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__92_n_0\
    );
\iReg[2]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__92_n_0\
    );
\iReg[3]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__92_n_0\
    );
\iReg[4]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__92_n_0\
    );
\iReg[5]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__92_n_0\
    );
\iReg[6]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__92_n_0\
    );
\iReg[7]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__92_n_0\
    );
\iReg[8]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__92_n_0\
    );
\iReg[9]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__92_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__92_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__92_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__92_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__92_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__92_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__92_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__92_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__92_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__92_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__92_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__92_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__92_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__92_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__92_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__92_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__92_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_233 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_233 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_233;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_233 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_244 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_244 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_244;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_244 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_245 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_245 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_245;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_245 is
  signal \iReg[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__86_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__86_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__86\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__86\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__86\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__86\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__86\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__86\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__86\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__86\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__86\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__86\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__86\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__86\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__86\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__86\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__86\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__86\ : label is "soft_lutpair166";
begin
\iReg[0]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__86_n_0\
    );
\iReg[10]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__86_n_0\
    );
\iReg[11]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__86_n_0\
    );
\iReg[12]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__86_n_0\
    );
\iReg[13]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__86_n_0\
    );
\iReg[14]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__86_n_0\
    );
\iReg[15]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__86_n_0\
    );
\iReg[1]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__86_n_0\
    );
\iReg[2]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__86_n_0\
    );
\iReg[3]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__86_n_0\
    );
\iReg[4]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__86_n_0\
    );
\iReg[5]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__86_n_0\
    );
\iReg[6]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__86_n_0\
    );
\iReg[7]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__86_n_0\
    );
\iReg[8]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__86_n_0\
    );
\iReg[9]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__86_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__86_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__86_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__86_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__86_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__86_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__86_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__86_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__86_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__86_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__86_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__86_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__86_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__86_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__86_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__86_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__86_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_246 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_246 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_246;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_246 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_257 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_257 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_257;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_257 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_258 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_258 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_258;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_258 is
  signal \iReg[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__80_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__80_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__80\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__80\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__80\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__80\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__80\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__80\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__80\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__80\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__80\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__80\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__80\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__80\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__80\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__80\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__80\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__80\ : label is "soft_lutpair158";
begin
\iReg[0]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__80_n_0\
    );
\iReg[10]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__80_n_0\
    );
\iReg[11]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__80_n_0\
    );
\iReg[12]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__80_n_0\
    );
\iReg[13]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__80_n_0\
    );
\iReg[14]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__80_n_0\
    );
\iReg[15]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__80_n_0\
    );
\iReg[1]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__80_n_0\
    );
\iReg[2]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__80_n_0\
    );
\iReg[3]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__80_n_0\
    );
\iReg[4]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__80_n_0\
    );
\iReg[5]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__80_n_0\
    );
\iReg[6]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__80_n_0\
    );
\iReg[7]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__80_n_0\
    );
\iReg[8]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__80_n_0\
    );
\iReg[9]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__80_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__80_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__80_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__80_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__80_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__80_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__80_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__80_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__80_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__80_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__80_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__80_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__80_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__80_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__80_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__80_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__80_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_259 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_259 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_259;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_259 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_270 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_270 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_270;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_270 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_271 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_271 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_271;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_271 is
  signal \iReg[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__74_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__74_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__74\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__74\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__74\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__74\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__74\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__74\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__74\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__74\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__74\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__74\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__74\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__74\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__74\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__74\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__74\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__74\ : label is "soft_lutpair150";
begin
\iReg[0]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__74_n_0\
    );
\iReg[10]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__74_n_0\
    );
\iReg[11]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__74_n_0\
    );
\iReg[12]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__74_n_0\
    );
\iReg[13]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__74_n_0\
    );
\iReg[14]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__74_n_0\
    );
\iReg[15]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__74_n_0\
    );
\iReg[1]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__74_n_0\
    );
\iReg[2]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__74_n_0\
    );
\iReg[3]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__74_n_0\
    );
\iReg[4]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__74_n_0\
    );
\iReg[5]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__74_n_0\
    );
\iReg[6]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__74_n_0\
    );
\iReg[7]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__74_n_0\
    );
\iReg[8]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__74_n_0\
    );
\iReg[9]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__74_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__74_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__74_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__74_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__74_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__74_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__74_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__74_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__74_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__74_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__74_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__74_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__74_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__74_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__74_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__74_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__74_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_272 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_272 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_272;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_272 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_281 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_281 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_281;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_281 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_282 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_282 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_282;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_282 is
  signal \iReg[0]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__103_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__103_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__103\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__103\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__103\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__103\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__103\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__103\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__103\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__103\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__103\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__103\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__103\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__103\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__103\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__103\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__103\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__103\ : label is "soft_lutpair142";
begin
\iReg[0]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__103_n_0\
    );
\iReg[10]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__103_n_0\
    );
\iReg[11]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__103_n_0\
    );
\iReg[12]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__103_n_0\
    );
\iReg[13]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__103_n_0\
    );
\iReg[14]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__103_n_0\
    );
\iReg[15]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__103_n_0\
    );
\iReg[1]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__103_n_0\
    );
\iReg[2]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__103_n_0\
    );
\iReg[3]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__103_n_0\
    );
\iReg[4]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__103_n_0\
    );
\iReg[5]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__103_n_0\
    );
\iReg[6]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__103_n_0\
    );
\iReg[7]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__103_n_0\
    );
\iReg[8]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__103_n_0\
    );
\iReg[9]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__103_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__103_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__103_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__103_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__103_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__103_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__103_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__103_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__103_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__103_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__103_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__103_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__103_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__103_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__103_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__103_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__103_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_283 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_283 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_283;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_283 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_294 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_294 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_294;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_294 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_295 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_295 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_295;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_295 is
  signal \iReg[0]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__97_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__97_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__97\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__97\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__97\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__97\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__97\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__97\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__97\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__97\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__97\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__97\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__97\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__97\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__97\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__97\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__97\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__97\ : label is "soft_lutpair134";
begin
\iReg[0]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__97_n_0\
    );
\iReg[10]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__97_n_0\
    );
\iReg[11]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__97_n_0\
    );
\iReg[12]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__97_n_0\
    );
\iReg[13]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__97_n_0\
    );
\iReg[14]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__97_n_0\
    );
\iReg[15]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__97_n_0\
    );
\iReg[1]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__97_n_0\
    );
\iReg[2]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__97_n_0\
    );
\iReg[3]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__97_n_0\
    );
\iReg[4]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__97_n_0\
    );
\iReg[5]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__97_n_0\
    );
\iReg[6]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__97_n_0\
    );
\iReg[7]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__97_n_0\
    );
\iReg[8]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__97_n_0\
    );
\iReg[9]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__97_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__97_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__97_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__97_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__97_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__97_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__97_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__97_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__97_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__97_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__97_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__97_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__97_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__97_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__97_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__97_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__97_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_296 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_296 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_296;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_296 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_307 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_307 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_307;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_307 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_308 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_308 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_308;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_308 is
  signal \iReg[0]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__91_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__91_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__91\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__91\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__91\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__91\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__91\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__91\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__91\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__91\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__91\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__91\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__91\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__91\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__91\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__91\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__91\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__91\ : label is "soft_lutpair126";
begin
\iReg[0]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__91_n_0\
    );
\iReg[10]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__91_n_0\
    );
\iReg[11]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__91_n_0\
    );
\iReg[12]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__91_n_0\
    );
\iReg[13]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__91_n_0\
    );
\iReg[14]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__91_n_0\
    );
\iReg[15]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__91_n_0\
    );
\iReg[1]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__91_n_0\
    );
\iReg[2]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__91_n_0\
    );
\iReg[3]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__91_n_0\
    );
\iReg[4]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__91_n_0\
    );
\iReg[5]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__91_n_0\
    );
\iReg[6]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__91_n_0\
    );
\iReg[7]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__91_n_0\
    );
\iReg[8]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__91_n_0\
    );
\iReg[9]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__91_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__91_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__91_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__91_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__91_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__91_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__91_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__91_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__91_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__91_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__91_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__91_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__91_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__91_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__91_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__91_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__91_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_309 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_309 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_309;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_309 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_320 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_320 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_320;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_320 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_321 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_321 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_321;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_321 is
  signal \iReg[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__85_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__85_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__85\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__85\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__85\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__85\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__85\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__85\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__85\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__85\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__85\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__85\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__85\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__85\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__85\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__85\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__85\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__85\ : label is "soft_lutpair118";
begin
\iReg[0]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__85_n_0\
    );
\iReg[10]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__85_n_0\
    );
\iReg[11]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__85_n_0\
    );
\iReg[12]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__85_n_0\
    );
\iReg[13]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__85_n_0\
    );
\iReg[14]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__85_n_0\
    );
\iReg[15]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__85_n_0\
    );
\iReg[1]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__85_n_0\
    );
\iReg[2]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__85_n_0\
    );
\iReg[3]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__85_n_0\
    );
\iReg[4]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__85_n_0\
    );
\iReg[5]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__85_n_0\
    );
\iReg[6]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__85_n_0\
    );
\iReg[7]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__85_n_0\
    );
\iReg[8]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__85_n_0\
    );
\iReg[9]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__85_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__85_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__85_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__85_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__85_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__85_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__85_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__85_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__85_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__85_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__85_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__85_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__85_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__85_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__85_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__85_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__85_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_322 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_322 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_322;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_322 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_333 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_333 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_333;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_333 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_334 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_334 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_334;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_334 is
  signal \iReg[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__79_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__79_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__79\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__79\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__79\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__79\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__79\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__79\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__79\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__79\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__79\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__79\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__79\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__79\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__79\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__79\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__79\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__79\ : label is "soft_lutpair110";
begin
\iReg[0]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__79_n_0\
    );
\iReg[10]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__79_n_0\
    );
\iReg[11]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__79_n_0\
    );
\iReg[12]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__79_n_0\
    );
\iReg[13]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__79_n_0\
    );
\iReg[14]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__79_n_0\
    );
\iReg[15]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__79_n_0\
    );
\iReg[1]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__79_n_0\
    );
\iReg[2]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__79_n_0\
    );
\iReg[3]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__79_n_0\
    );
\iReg[4]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__79_n_0\
    );
\iReg[5]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__79_n_0\
    );
\iReg[6]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__79_n_0\
    );
\iReg[7]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__79_n_0\
    );
\iReg[8]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__79_n_0\
    );
\iReg[9]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__79_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__79_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__79_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__79_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__79_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__79_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__79_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__79_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__79_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__79_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__79_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__79_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__79_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__79_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__79_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__79_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__79_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_335 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_335 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_335;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_335 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_346 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_346 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_346;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_346 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_347 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_347 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_347;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_347 is
  signal \iReg[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__73_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__73_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__73\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__73\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__73\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__73\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__73\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__73\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__73\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__73\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__73\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__73\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__73\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__73\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__73\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__73\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__73\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__73\ : label is "soft_lutpair102";
begin
\iReg[0]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__73_n_0\
    );
\iReg[10]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__73_n_0\
    );
\iReg[11]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__73_n_0\
    );
\iReg[12]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__73_n_0\
    );
\iReg[13]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__73_n_0\
    );
\iReg[14]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__73_n_0\
    );
\iReg[15]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__73_n_0\
    );
\iReg[1]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__73_n_0\
    );
\iReg[2]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__73_n_0\
    );
\iReg[3]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__73_n_0\
    );
\iReg[4]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__73_n_0\
    );
\iReg[5]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__73_n_0\
    );
\iReg[6]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__73_n_0\
    );
\iReg[7]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__73_n_0\
    );
\iReg[8]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__73_n_0\
    );
\iReg[9]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__73_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__73_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__73_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__73_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__73_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__73_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__73_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__73_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__73_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__73_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__73_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__73_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__73_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__73_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__73_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__73_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__73_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_348 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_348 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_348;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_348 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_357 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_357 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_357;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_357 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_358 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_358 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_358;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_358 is
  signal \iReg[0]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__102_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__102_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__102\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__102\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__102\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__102\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__102\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__102\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__102\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__102\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__102\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__102\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__102\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__102\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__102\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__102\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__102\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__102\ : label is "soft_lutpair94";
begin
\iReg[0]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__102_n_0\
    );
\iReg[10]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__102_n_0\
    );
\iReg[11]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__102_n_0\
    );
\iReg[12]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__102_n_0\
    );
\iReg[13]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__102_n_0\
    );
\iReg[14]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__102_n_0\
    );
\iReg[15]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__102_n_0\
    );
\iReg[1]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__102_n_0\
    );
\iReg[2]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__102_n_0\
    );
\iReg[3]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__102_n_0\
    );
\iReg[4]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__102_n_0\
    );
\iReg[5]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__102_n_0\
    );
\iReg[6]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__102_n_0\
    );
\iReg[7]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__102_n_0\
    );
\iReg[8]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__102_n_0\
    );
\iReg[9]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__102_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__102_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__102_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__102_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__102_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__102_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__102_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__102_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__102_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__102_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__102_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__102_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__102_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__102_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__102_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__102_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__102_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_359 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_359 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_359;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_359 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_370 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_370 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_370;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_370 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_371 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_371 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_371;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_371 is
  signal \iReg[0]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__96_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__96_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__96\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__96\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__96\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__96\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__96\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__96\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__96\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__96\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__96\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__96\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__96\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__96\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__96\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__96\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__96\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__96\ : label is "soft_lutpair86";
begin
\iReg[0]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__96_n_0\
    );
\iReg[10]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__96_n_0\
    );
\iReg[11]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__96_n_0\
    );
\iReg[12]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__96_n_0\
    );
\iReg[13]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__96_n_0\
    );
\iReg[14]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__96_n_0\
    );
\iReg[15]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__96_n_0\
    );
\iReg[1]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__96_n_0\
    );
\iReg[2]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__96_n_0\
    );
\iReg[3]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__96_n_0\
    );
\iReg[4]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__96_n_0\
    );
\iReg[5]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__96_n_0\
    );
\iReg[6]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__96_n_0\
    );
\iReg[7]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__96_n_0\
    );
\iReg[8]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__96_n_0\
    );
\iReg[9]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__96_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__96_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__96_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__96_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__96_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__96_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__96_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__96_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__96_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__96_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__96_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__96_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__96_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__96_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__96_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__96_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__96_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_372 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_372 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_372;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_372 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_383 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_383 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_383;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_383 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_384 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_384 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_384;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_384 is
  signal \iReg[0]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__90_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__90_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__90\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__90\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__90\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__90\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__90\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__90\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__90\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__90\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__90\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__90\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__90\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__90\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__90\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__90\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__90\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__90\ : label is "soft_lutpair78";
begin
\iReg[0]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__90_n_0\
    );
\iReg[10]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__90_n_0\
    );
\iReg[11]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__90_n_0\
    );
\iReg[12]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__90_n_0\
    );
\iReg[13]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__90_n_0\
    );
\iReg[14]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__90_n_0\
    );
\iReg[15]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__90_n_0\
    );
\iReg[1]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__90_n_0\
    );
\iReg[2]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__90_n_0\
    );
\iReg[3]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__90_n_0\
    );
\iReg[4]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__90_n_0\
    );
\iReg[5]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__90_n_0\
    );
\iReg[6]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__90_n_0\
    );
\iReg[7]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__90_n_0\
    );
\iReg[8]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__90_n_0\
    );
\iReg[9]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__90_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__90_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__90_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__90_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__90_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__90_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__90_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__90_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__90_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__90_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__90_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__90_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__90_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__90_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__90_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__90_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__90_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_385 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_385 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_385;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_385 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_396 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_396 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_396;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_396 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_397 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_397 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_397;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_397 is
  signal \iReg[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__84_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__84_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__84\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__84\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__84\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__84\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__84\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__84\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__84\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__84\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__84\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__84\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__84\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__84\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__84\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__84\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__84\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__84\ : label is "soft_lutpair70";
begin
\iReg[0]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__84_n_0\
    );
\iReg[10]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__84_n_0\
    );
\iReg[11]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__84_n_0\
    );
\iReg[12]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__84_n_0\
    );
\iReg[13]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__84_n_0\
    );
\iReg[14]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__84_n_0\
    );
\iReg[15]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__84_n_0\
    );
\iReg[1]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__84_n_0\
    );
\iReg[2]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__84_n_0\
    );
\iReg[3]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__84_n_0\
    );
\iReg[4]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__84_n_0\
    );
\iReg[5]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__84_n_0\
    );
\iReg[6]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__84_n_0\
    );
\iReg[7]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__84_n_0\
    );
\iReg[8]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__84_n_0\
    );
\iReg[9]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__84_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__84_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__84_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__84_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__84_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__84_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__84_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__84_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__84_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__84_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__84_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__84_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__84_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__84_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__84_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__84_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__84_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_398 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_398 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_398;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_398 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_409 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_409 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_409;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_409 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_410 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_410 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_410;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_410 is
  signal \iReg[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__78_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__78_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__78\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__78\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__78\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__78\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__78\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__78\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__78\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__78\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__78\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__78\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__78\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__78\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__78\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__78\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__78\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__78\ : label is "soft_lutpair62";
begin
\iReg[0]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__78_n_0\
    );
\iReg[10]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__78_n_0\
    );
\iReg[11]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__78_n_0\
    );
\iReg[12]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__78_n_0\
    );
\iReg[13]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__78_n_0\
    );
\iReg[14]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__78_n_0\
    );
\iReg[15]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__78_n_0\
    );
\iReg[1]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__78_n_0\
    );
\iReg[2]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__78_n_0\
    );
\iReg[3]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__78_n_0\
    );
\iReg[4]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__78_n_0\
    );
\iReg[5]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__78_n_0\
    );
\iReg[6]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__78_n_0\
    );
\iReg[7]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__78_n_0\
    );
\iReg[8]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__78_n_0\
    );
\iReg[9]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__78_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__78_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__78_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__78_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__78_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__78_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__78_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__78_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__78_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__78_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__78_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__78_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__78_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__78_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__78_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__78_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__78_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_411 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_411 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_411;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_411 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_422 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_422 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_422;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_422 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_423 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_423 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_423;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_423 is
  signal \iReg[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__72_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__72_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__72\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__72\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__72\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__72\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__72\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__72\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__72\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__72\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__72\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__72\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__72\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__72\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__72\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__72\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__72\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__72\ : label is "soft_lutpair54";
begin
\iReg[0]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__72_n_0\
    );
\iReg[10]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__72_n_0\
    );
\iReg[11]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__72_n_0\
    );
\iReg[12]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__72_n_0\
    );
\iReg[13]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__72_n_0\
    );
\iReg[14]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__72_n_0\
    );
\iReg[15]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__72_n_0\
    );
\iReg[1]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__72_n_0\
    );
\iReg[2]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__72_n_0\
    );
\iReg[3]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__72_n_0\
    );
\iReg[4]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__72_n_0\
    );
\iReg[5]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__72_n_0\
    );
\iReg[6]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__72_n_0\
    );
\iReg[7]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__72_n_0\
    );
\iReg[8]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__72_n_0\
    );
\iReg[9]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__72_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__72_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__72_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__72_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__72_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__72_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__72_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__72_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__72_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__72_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__72_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__72_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__72_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__72_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__72_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__72_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__72_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_424 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_424 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_424;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_424 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_433 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_433 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_433;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_433 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_434 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_434 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_434;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_434 is
  signal \iReg[0]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__101_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__101_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__101\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__101\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__101\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__101\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__101\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__101\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__101\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__101\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__101\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__101\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__101\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__101\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__101\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__101\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__101\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__101\ : label is "soft_lutpair44";
begin
\iReg[0]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__101_n_0\
    );
\iReg[10]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__101_n_0\
    );
\iReg[11]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__101_n_0\
    );
\iReg[12]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__101_n_0\
    );
\iReg[13]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__101_n_0\
    );
\iReg[14]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__101_n_0\
    );
\iReg[15]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__101_n_0\
    );
\iReg[1]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__101_n_0\
    );
\iReg[2]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__101_n_0\
    );
\iReg[3]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__101_n_0\
    );
\iReg[4]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__101_n_0\
    );
\iReg[5]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__101_n_0\
    );
\iReg[6]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__101_n_0\
    );
\iReg[7]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__101_n_0\
    );
\iReg[8]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__101_n_0\
    );
\iReg[9]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__101_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__101_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__101_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__101_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__101_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__101_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__101_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__101_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__101_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__101_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__101_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__101_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__101_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__101_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__101_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__101_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__101_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_435 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_435 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_435;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_435 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_446 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_446 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_446;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_446 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_447 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_447 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_447;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_447 is
  signal \iReg[0]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__95_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__95_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__95\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__95\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__95\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__95\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__95\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__95\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__95\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__95\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__95\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__95\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__95\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__95\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__95\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__95\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__95\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__95\ : label is "soft_lutpair36";
begin
\iReg[0]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__95_n_0\
    );
\iReg[10]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__95_n_0\
    );
\iReg[11]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__95_n_0\
    );
\iReg[12]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__95_n_0\
    );
\iReg[13]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__95_n_0\
    );
\iReg[14]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__95_n_0\
    );
\iReg[15]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__95_n_0\
    );
\iReg[1]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__95_n_0\
    );
\iReg[2]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__95_n_0\
    );
\iReg[3]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__95_n_0\
    );
\iReg[4]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__95_n_0\
    );
\iReg[5]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__95_n_0\
    );
\iReg[6]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__95_n_0\
    );
\iReg[7]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__95_n_0\
    );
\iReg[8]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__95_n_0\
    );
\iReg[9]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__95_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__95_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__95_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__95_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__95_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__95_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__95_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__95_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__95_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__95_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__95_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__95_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__95_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__95_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__95_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__95_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__95_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_448 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_448 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_448;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_448 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_459 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_459 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_459;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_459 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_460 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_460 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_460;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_460 is
  signal \iReg[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__89_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__89_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__89\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__89\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__89\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__89\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__89\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__89\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__89\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__89\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__89\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__89\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__89\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__89\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__89\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__89\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__89\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__89\ : label is "soft_lutpair28";
begin
\iReg[0]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__89_n_0\
    );
\iReg[10]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__89_n_0\
    );
\iReg[11]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__89_n_0\
    );
\iReg[12]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__89_n_0\
    );
\iReg[13]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__89_n_0\
    );
\iReg[14]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__89_n_0\
    );
\iReg[15]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__89_n_0\
    );
\iReg[1]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__89_n_0\
    );
\iReg[2]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__89_n_0\
    );
\iReg[3]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__89_n_0\
    );
\iReg[4]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__89_n_0\
    );
\iReg[5]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__89_n_0\
    );
\iReg[6]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__89_n_0\
    );
\iReg[7]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__89_n_0\
    );
\iReg[8]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__89_n_0\
    );
\iReg[9]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__89_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__89_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__89_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__89_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__89_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__89_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__89_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__89_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__89_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__89_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__89_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__89_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__89_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__89_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__89_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__89_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__89_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_461 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_461 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_461;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_461 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_472 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_472 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_472;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_472 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_473 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_473 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_473;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_473 is
  signal \iReg[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__83_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__83_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__83\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__83\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__83\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__83\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__83\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__83\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__83\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__83\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__83\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__83\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__83\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__83\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__83\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__83\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__83\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__83\ : label is "soft_lutpair20";
begin
\iReg[0]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__83_n_0\
    );
\iReg[10]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__83_n_0\
    );
\iReg[11]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__83_n_0\
    );
\iReg[12]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__83_n_0\
    );
\iReg[13]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__83_n_0\
    );
\iReg[14]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__83_n_0\
    );
\iReg[15]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__83_n_0\
    );
\iReg[1]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__83_n_0\
    );
\iReg[2]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__83_n_0\
    );
\iReg[3]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__83_n_0\
    );
\iReg[4]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__83_n_0\
    );
\iReg[5]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__83_n_0\
    );
\iReg[6]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__83_n_0\
    );
\iReg[7]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__83_n_0\
    );
\iReg[8]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__83_n_0\
    );
\iReg[9]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__83_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__83_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__83_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__83_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__83_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__83_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__83_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__83_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__83_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__83_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__83_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__83_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__83_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__83_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__83_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__83_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__83_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_474 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_474 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_474;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_474 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_485 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_485 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_485;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_485 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_486 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_486 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_486;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_486 is
  signal \iReg[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__77_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__77_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__77\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__77\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__77\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__77\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__77\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__77\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__77\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__77\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__77\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__77\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__77\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__77\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__77\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__77\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__77\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__77\ : label is "soft_lutpair12";
begin
\iReg[0]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__77_n_0\
    );
\iReg[10]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__77_n_0\
    );
\iReg[11]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__77_n_0\
    );
\iReg[12]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__77_n_0\
    );
\iReg[13]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__77_n_0\
    );
\iReg[14]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__77_n_0\
    );
\iReg[15]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__77_n_0\
    );
\iReg[1]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__77_n_0\
    );
\iReg[2]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__77_n_0\
    );
\iReg[3]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__77_n_0\
    );
\iReg[4]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__77_n_0\
    );
\iReg[5]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__77_n_0\
    );
\iReg[6]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__77_n_0\
    );
\iReg[7]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__77_n_0\
    );
\iReg[8]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__77_n_0\
    );
\iReg[9]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__77_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__77_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__77_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__77_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__77_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__77_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__77_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__77_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__77_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__77_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__77_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__77_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__77_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__77_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__77_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__77_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__77_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_487 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_487 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_487;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_487 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_498 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_498 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_498;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_498 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
ALU_d2_w_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
ALU_d2_w_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
ALU_d2_w_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
ALU_d2_w_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_499 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_499 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_499;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_499 is
  signal \iReg[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__71_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__71_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__71\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__71\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__71\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__71\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__71\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__71\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__71\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__71\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__71\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__71\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__71\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__71\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__71\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__71\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__71\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__71\ : label is "soft_lutpair4";
begin
\iReg[0]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__71_n_0\
    );
\iReg[10]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__71_n_0\
    );
\iReg[11]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__71_n_0\
    );
\iReg[12]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__71_n_0\
    );
\iReg[13]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__71_n_0\
    );
\iReg[14]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__71_n_0\
    );
\iReg[15]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__71_n_0\
    );
\iReg[1]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__71_n_0\
    );
\iReg[2]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__71_n_0\
    );
\iReg[3]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__71_n_0\
    );
\iReg[4]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__71_n_0\
    );
\iReg[5]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__71_n_0\
    );
\iReg[6]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__71_n_0\
    );
\iReg[7]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__71_n_0\
    );
\iReg[8]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__71_n_0\
    );
\iReg[9]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__71_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__71_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__71_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__71_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__71_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__71_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__71_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__71_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__71_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__71_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__71_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__71_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__71_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__71_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__71_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__71_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__71_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_500 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_500 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_500;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_500 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_56 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_56 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_56;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_56 is
  signal \iReg[0]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__106_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__106_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__106\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__106\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__106\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__106\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__106\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__106\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__106\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__106\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__106\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__106\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__106\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__106\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__106\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__106\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__106\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__106\ : label is "soft_lutpair286";
begin
\iReg[0]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__106_n_0\
    );
\iReg[10]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__106_n_0\
    );
\iReg[11]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__106_n_0\
    );
\iReg[12]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__106_n_0\
    );
\iReg[13]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__106_n_0\
    );
\iReg[14]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__106_n_0\
    );
\iReg[15]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__106_n_0\
    );
\iReg[1]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__106_n_0\
    );
\iReg[2]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__106_n_0\
    );
\iReg[3]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__106_n_0\
    );
\iReg[4]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__106_n_0\
    );
\iReg[5]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__106_n_0\
    );
\iReg[6]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__106_n_0\
    );
\iReg[7]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__106_n_0\
    );
\iReg[8]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__106_n_0\
    );
\iReg[9]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__106_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__106_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__106_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__106_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__106_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__106_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__106_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__106_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__106_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__106_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__106_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__106_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__106_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__106_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__106_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__106_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__106_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_57 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_57 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_57;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_57 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_66 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_66 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_66;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_66 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_67 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_67 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_67;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_67 is
  signal \iReg[0]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__100_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__100_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__100\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__100\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__100\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__100\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__100\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__100\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__100\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__100\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__100\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__100\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__100\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__100\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__100\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__100\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__100\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__100\ : label is "soft_lutpair278";
begin
\iReg[0]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__100_n_0\
    );
\iReg[10]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__100_n_0\
    );
\iReg[11]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__100_n_0\
    );
\iReg[12]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__100_n_0\
    );
\iReg[13]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__100_n_0\
    );
\iReg[14]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__100_n_0\
    );
\iReg[15]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__100_n_0\
    );
\iReg[1]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__100_n_0\
    );
\iReg[2]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__100_n_0\
    );
\iReg[3]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__100_n_0\
    );
\iReg[4]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__100_n_0\
    );
\iReg[5]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__100_n_0\
    );
\iReg[6]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__100_n_0\
    );
\iReg[7]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__100_n_0\
    );
\iReg[8]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__100_n_0\
    );
\iReg[9]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__100_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__100_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__100_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__100_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__100_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__100_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__100_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__100_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__100_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__100_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__100_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__100_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__100_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__100_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__100_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__100_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__100_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_68 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_68 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_68;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_68 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_79 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_79 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_79;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_79 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_80 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_80 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_80;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_80 is
  signal \iReg[0]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__94_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__94_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__94\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__94\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__94\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__94\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__94\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__94\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__94\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__94\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__94\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__94\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__94\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__94\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__94\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__94\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__94\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__94\ : label is "soft_lutpair270";
begin
\iReg[0]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__94_n_0\
    );
\iReg[10]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__94_n_0\
    );
\iReg[11]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__94_n_0\
    );
\iReg[12]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__94_n_0\
    );
\iReg[13]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__94_n_0\
    );
\iReg[14]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__94_n_0\
    );
\iReg[15]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__94_n_0\
    );
\iReg[1]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__94_n_0\
    );
\iReg[2]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__94_n_0\
    );
\iReg[3]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__94_n_0\
    );
\iReg[4]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__94_n_0\
    );
\iReg[5]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__94_n_0\
    );
\iReg[6]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__94_n_0\
    );
\iReg[7]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__94_n_0\
    );
\iReg[8]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__94_n_0\
    );
\iReg[9]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__94_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__94_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__94_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__94_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__94_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__94_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__94_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__94_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__94_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__94_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__94_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__94_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__94_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__94_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__94_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__94_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__94_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_81 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_81 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_81;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_81 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_92 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iReg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iReg_reg[15]_2\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_92 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_92;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_92 is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \iReg_reg_n_0_[15]\ : STD_LOGIC;
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ALU_d2_w_carry__0_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \iReg_reg[15]_1\(7),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(7),
      O => \iReg_reg[7]_0\(3)
    );
\ALU_d2_w_carry__0_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \iReg_reg[15]_1\(6),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(6),
      O => \iReg_reg[7]_0\(2)
    );
\ALU_d2_w_carry__0_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \iReg_reg[15]_1\(5),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(5),
      O => \iReg_reg[7]_0\(1)
    );
\ALU_d2_w_carry__0_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \iReg_reg[15]_1\(4),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(4),
      O => \iReg_reg[7]_0\(0)
    );
\ALU_d2_w_carry__1_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \iReg_reg[15]_1\(11),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(11),
      O => \iReg_reg[11]_0\(3)
    );
\ALU_d2_w_carry__1_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \iReg_reg[15]_1\(10),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(10),
      O => \iReg_reg[11]_0\(2)
    );
\ALU_d2_w_carry__1_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \iReg_reg[15]_1\(9),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(9),
      O => \iReg_reg[11]_0\(1)
    );
\ALU_d2_w_carry__1_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \iReg_reg[15]_1\(8),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(8),
      O => \iReg_reg[11]_0\(0)
    );
\ALU_d2_w_carry__2_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \iReg_reg_n_0_[15]\,
      I1 => \iReg_reg[15]_1\(15),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(15),
      O => \iReg_reg[15]_0\(3)
    );
\ALU_d2_w_carry__2_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \iReg_reg[15]_1\(14),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(14),
      O => \iReg_reg[15]_0\(2)
    );
\ALU_d2_w_carry__2_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \iReg_reg[15]_1\(13),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(13),
      O => \iReg_reg[15]_0\(1)
    );
\ALU_d2_w_carry__2_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \iReg_reg[15]_1\(12),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(12),
      O => \iReg_reg[15]_0\(0)
    );
\ALU_d2_w_carry_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \iReg_reg[15]_1\(3),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(3),
      O => S(3)
    );
\ALU_d2_w_carry_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \iReg_reg[15]_1\(2),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(2),
      O => S(2)
    );
\ALU_d2_w_carry_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \iReg_reg[15]_1\(1),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(1),
      O => S(1)
    );
\ALU_d2_w_carry_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A6A6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \iReg_reg[15]_1\(0),
      I2 => \iReg_reg[3]_0\(0),
      I3 => \iReg_reg[15]_2\,
      I4 => P(0),
      O => S(0)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(0),
      Q => \^q\(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(10),
      Q => \^q\(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(11),
      Q => \^q\(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(12),
      Q => \^q\(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(13),
      Q => \^q\(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(14),
      Q => \^q\(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(15),
      Q => \iReg_reg_n_0_[15]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(1),
      Q => \^q\(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(2),
      Q => \^q\(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(3),
      Q => \^q\(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(4),
      Q => \^q\(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(5),
      Q => \^q\(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(6),
      Q => \^q\(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(7),
      Q => \^q\(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(8),
      Q => \^q\(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_3\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_93 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_93 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_93;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_93 is
  signal \iReg[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[10]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[11]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[12]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[13]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[14]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[2]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[3]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[5]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[6]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[7]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[8]_i_1__88_n_0\ : STD_LOGIC;
  signal \iReg[9]_i_1__88_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[0]_i_1__88\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \iReg[10]_i_1__88\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \iReg[11]_i_1__88\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \iReg[12]_i_1__88\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \iReg[13]_i_1__88\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \iReg[14]_i_1__88\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \iReg[15]_i_1__88\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \iReg[1]_i_1__88\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \iReg[2]_i_1__88\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \iReg[3]_i_1__88\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \iReg[4]_i_1__88\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \iReg[5]_i_1__88\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \iReg[6]_i_1__88\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \iReg[7]_i_1__88\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \iReg[8]_i_1__88\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \iReg[9]_i_1__88\ : label is "soft_lutpair262";
begin
\iReg[0]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(0),
      O => \iReg[0]_i_1__88_n_0\
    );
\iReg[10]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(10),
      O => \iReg[10]_i_1__88_n_0\
    );
\iReg[11]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(11),
      O => \iReg[11]_i_1__88_n_0\
    );
\iReg[12]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(12),
      O => \iReg[12]_i_1__88_n_0\
    );
\iReg[13]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(13),
      O => \iReg[13]_i_1__88_n_0\
    );
\iReg[14]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(14),
      O => \iReg[14]_i_1__88_n_0\
    );
\iReg[15]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(15),
      O => \iReg[15]_i_1__88_n_0\
    );
\iReg[1]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(1),
      O => \iReg[1]_i_1__88_n_0\
    );
\iReg[2]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(2),
      O => \iReg[2]_i_1__88_n_0\
    );
\iReg[3]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(3),
      O => \iReg[3]_i_1__88_n_0\
    );
\iReg[4]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(4),
      O => \iReg[4]_i_1__88_n_0\
    );
\iReg[5]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(5),
      O => \iReg[5]_i_1__88_n_0\
    );
\iReg[6]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(6),
      O => \iReg[6]_i_1__88_n_0\
    );
\iReg[7]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(7),
      O => \iReg[7]_i_1__88_n_0\
    );
\iReg[8]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(8),
      O => \iReg[8]_i_1__88_n_0\
    );
\iReg[9]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gControlIn(0),
      I1 => dataIn(9),
      O => \iReg[9]_i_1__88_n_0\
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[0]_i_1__88_n_0\,
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[10]_i_1__88_n_0\,
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[11]_i_1__88_n_0\,
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[12]_i_1__88_n_0\,
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[13]_i_1__88_n_0\,
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[14]_i_1__88_n_0\,
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[15]_i_1__88_n_0\,
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[1]_i_1__88_n_0\,
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[2]_i_1__88_n_0\,
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[3]_i_1__88_n_0\,
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[4]_i_1__88_n_0\,
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[5]_i_1__88_n_0\,
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[6]_i_1__88_n_0\,
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[7]_i_1__88_n_0\,
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[8]_i_1__88_n_0\,
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg[9]_i_1__88_n_0\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_IN_94 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_IN_94 : entity is "CADA_IN";
end MEMDesign_ArrayTop_0_0_CADA_IN_94;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_IN_94 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_104 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_104 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_104;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_104 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_117 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_117 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_117;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_117 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_128 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_128 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_128;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_128 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_141 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_141 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_141;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_141 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_154 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_154 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_154;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_154 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_167 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_167 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_167;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_167 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_180 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_180 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_180;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_180 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_193 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_193 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_193;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_193 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_204 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_204 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_204;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_204 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_217 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_217 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_217;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_217 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_230 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_230 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_230;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_230 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_243 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_243 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_243;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_243 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_256 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_256 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_256;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_256 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_269 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_269 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_269;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_269 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_280 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_280 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_280;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_280 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_293 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_293 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_293;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_293 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_306 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_306 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_306;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_306 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_319 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_319 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_319;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_319 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_332 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_332 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_332;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_332 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_345 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_345 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_345;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_345 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_356 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_356 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_356;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_356 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_369 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_369 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_369;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_369 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_382 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_382 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_382;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_382 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_395 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_395 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_395;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_395 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_408 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_408 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_408;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_408 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_1,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_1,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_1,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_1,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_1,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_1,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_1,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_1,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_1,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_1,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_1,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_1,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_1,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_1,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_1,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_1,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_421 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_421 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_421;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_421 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_432 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_432 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_432;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_432 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_445 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_445 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_445;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_445 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_458 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_458 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_458;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_458 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_471 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_471 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_471;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_471 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_484 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_484 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_484;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_484 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(0),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(10),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(11),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(12),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(13),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(14),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(15),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(1),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(2),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(3),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(4),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(5),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(6),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(7),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(8),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0FFFF0000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \iReg_reg[15]\,
      I2 => \iReg_reg[15]_0\(9),
      I3 => \iReg_reg[0]\(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_497 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_497 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_497;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_497 is
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_65 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_65 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_65;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_65 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_78 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_78 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_78;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_78 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_CADA_Mult_91 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rawOutputWire_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_CADA_Mult_91 : entity is "CADA_Mult";
end MEMDesign_ArrayTop_0_0_CADA_Mult_91;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_CADA_Mult_91 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rawOutputWire_n_74 : STD_LOGIC;
  signal rawOutputWire_n_75 : STD_LOGIC;
  signal rawOutputWire_n_76 : STD_LOGIC;
  signal rawOutputWire_n_77 : STD_LOGIC;
  signal rawOutputWire_n_78 : STD_LOGIC;
  signal rawOutputWire_n_79 : STD_LOGIC;
  signal rawOutputWire_n_80 : STD_LOGIC;
  signal rawOutputWire_n_81 : STD_LOGIC;
  signal rawOutputWire_n_82 : STD_LOGIC;
  signal rawOutputWire_n_83 : STD_LOGIC;
  signal rawOutputWire_n_84 : STD_LOGIC;
  signal rawOutputWire_n_85 : STD_LOGIC;
  signal rawOutputWire_n_86 : STD_LOGIC;
  signal rawOutputWire_n_87 : STD_LOGIC;
  signal rawOutputWire_n_88 : STD_LOGIC;
  signal rawOutputWire_n_89 : STD_LOGIC;
  signal NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rawOutputWire_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rawOutputWire_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rawOutputWire_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rawOutputWire_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_rawOutputWire_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rawOutputWire : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\iReg[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => \^p\(0),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(0),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(0)
    );
\iReg[10]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => \^p\(10),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(10),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(10)
    );
\iReg[11]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => \^p\(11),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(11),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(11)
    );
\iReg[12]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => \^p\(12),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(12),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(12)
    );
\iReg[13]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => \^p\(13),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(13),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(13)
    );
\iReg[14]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => \^p\(14),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(14),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(14)
    );
\iReg[15]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => \^p\(15),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(15),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(15)
    );
\iReg[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => \^p\(1),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(1),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(1)
    );
\iReg[2]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => \^p\(2),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(2),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(2)
    );
\iReg[3]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => \^p\(3),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(3),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(3)
    );
\iReg[4]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => \^p\(4),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(4),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(4)
    );
\iReg[5]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => \^p\(5),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(5),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(5)
    );
\iReg[6]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => \^p\(6),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(6),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(6)
    );
\iReg[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => \^p\(7),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(7),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(7)
    );
\iReg[8]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => \^p\(8),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(8),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(8)
    );
\iReg[9]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => \^p\(9),
      I2 => \iReg_reg[15]\,
      I3 => \iReg_reg[15]_0\(9),
      I4 => \iReg_reg[0]\(0),
      I5 => iReg_0,
      O => DataOut_10_in(9)
    );
rawOutputWire: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => rawOutputWire_0(15),
      A(28) => rawOutputWire_0(15),
      A(27) => rawOutputWire_0(15),
      A(26) => rawOutputWire_0(15),
      A(25) => rawOutputWire_0(15),
      A(24) => rawOutputWire_0(15),
      A(23) => rawOutputWire_0(15),
      A(22) => rawOutputWire_0(15),
      A(21) => rawOutputWire_0(15),
      A(20) => rawOutputWire_0(15),
      A(19) => rawOutputWire_0(15),
      A(18) => rawOutputWire_0(15),
      A(17) => rawOutputWire_0(15),
      A(16) => rawOutputWire_0(15),
      A(15 downto 0) => rawOutputWire_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rawOutputWire_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rawOutputWire_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rawOutputWire_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rawOutputWire_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_rawOutputWire_P_UNCONNECTED(47 downto 32),
      P(31) => rawOutputWire_n_74,
      P(30) => rawOutputWire_n_75,
      P(29) => rawOutputWire_n_76,
      P(28) => rawOutputWire_n_77,
      P(27) => rawOutputWire_n_78,
      P(26) => rawOutputWire_n_79,
      P(25) => rawOutputWire_n_80,
      P(24) => rawOutputWire_n_81,
      P(23) => rawOutputWire_n_82,
      P(22) => rawOutputWire_n_83,
      P(21) => rawOutputWire_n_84,
      P(20) => rawOutputWire_n_85,
      P(19) => rawOutputWire_n_86,
      P(18) => rawOutputWire_n_87,
      P(17) => rawOutputWire_n_88,
      P(16) => rawOutputWire_n_89,
      P(15 downto 0) => \^p\(15 downto 0),
      PATTERNBDETECT => NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rawOutputWire_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rawOutputWire_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM is
  port (
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[143]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[128]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM is
begin
\dataOut[128]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[143]\,
      I2 => Q(0),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[129]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[143]\,
      I2 => Q(1),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[130]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[143]\,
      I2 => Q(2),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[131]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[143]\,
      I2 => Q(3),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[132]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[143]\,
      I2 => Q(4),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[133]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[143]\,
      I2 => Q(5),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[134]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[143]\,
      I2 => Q(6),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[135]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[143]\,
      I2 => Q(7),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[136]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[143]\,
      I2 => Q(8),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[137]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[143]\,
      I2 => Q(9),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[138]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[143]\,
      I2 => Q(10),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[139]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[143]\,
      I2 => Q(11),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[140]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[143]\,
      I2 => Q(12),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[141]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[143]\,
      I2 => Q(13),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[142]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[143]\,
      I2 => Q(14),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[143]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[143]\,
      I2 => Q(15),
      I3 => \dataOut[128]\(0),
      O => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_101 is
  port (
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[47]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_101 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_101;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_101 is
begin
\dataOut[32]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[47]\,
      I2 => Q(0),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[33]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[47]\,
      I2 => Q(1),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[34]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[47]\,
      I2 => Q(2),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[35]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[47]\,
      I2 => Q(3),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[36]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[47]\,
      I2 => Q(4),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[37]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[47]\,
      I2 => Q(5),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[38]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[47]\,
      I2 => Q(6),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[39]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[47]\,
      I2 => Q(7),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[40]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[47]\,
      I2 => Q(8),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[41]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[47]\,
      I2 => Q(9),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[42]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[47]\,
      I2 => Q(10),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[43]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[47]\,
      I2 => Q(11),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[44]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[47]\,
      I2 => Q(12),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[45]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[47]\,
      I2 => Q(13),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[46]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[47]\,
      I2 => Q(14),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[47]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[47]\,
      I2 => Q(15),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_114 is
  port (
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[47]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_114 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_114;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_114 is
begin
\dataOut[32]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[47]\,
      I2 => Q(0),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[33]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[47]\,
      I2 => Q(1),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[34]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[47]\,
      I2 => Q(2),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[35]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[47]\,
      I2 => Q(3),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[36]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[47]\,
      I2 => Q(4),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[37]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[47]\,
      I2 => Q(5),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[38]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[47]\,
      I2 => Q(6),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[39]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[47]\,
      I2 => Q(7),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[40]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[47]\,
      I2 => Q(8),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[41]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[47]\,
      I2 => Q(9),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
\dataOut[42]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[47]\,
      I2 => Q(10),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[43]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[47]\,
      I2 => Q(11),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[44]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[47]\,
      I2 => Q(12),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[45]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[47]\,
      I2 => Q(13),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[46]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[47]\,
      I2 => Q(14),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[47]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[47]\,
      I2 => Q(15),
      I3 => \dataOut[32]\(0),
      O => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_125 is
  port (
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[143]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[128]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_125 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_125;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_125 is
begin
\dataOut[128]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[143]\,
      I2 => Q(0),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[129]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[143]\,
      I2 => Q(1),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[130]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[143]\,
      I2 => Q(2),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[131]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[143]\,
      I2 => Q(3),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[132]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[143]\,
      I2 => Q(4),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[133]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[143]\,
      I2 => Q(5),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[134]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[143]\,
      I2 => Q(6),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[135]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[143]\,
      I2 => Q(7),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[136]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[143]\,
      I2 => Q(8),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[137]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[143]\,
      I2 => Q(9),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[138]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[143]\,
      I2 => Q(10),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[139]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[143]\,
      I2 => Q(11),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[140]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[143]\,
      I2 => Q(12),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[141]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[143]\,
      I2 => Q(13),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[142]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[143]\,
      I2 => Q(14),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[143]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[143]\,
      I2 => Q(15),
      I3 => \dataOut[128]\(0),
      O => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_138 is
  port (
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[143]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[128]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_138 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_138;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_138 is
begin
\dataOut[128]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[143]\,
      I2 => Q(0),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[129]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[143]\,
      I2 => Q(1),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[130]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[143]\,
      I2 => Q(2),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[131]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[143]\,
      I2 => Q(3),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[132]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[143]\,
      I2 => Q(4),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[133]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[143]\,
      I2 => Q(5),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[134]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[143]\,
      I2 => Q(6),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[135]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[143]\,
      I2 => Q(7),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[136]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[143]\,
      I2 => Q(8),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[137]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[143]\,
      I2 => Q(9),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[138]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[143]\,
      I2 => Q(10),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[139]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[143]\,
      I2 => Q(11),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[140]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[143]\,
      I2 => Q(12),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[141]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[143]\,
      I2 => Q(13),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[142]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[143]\,
      I2 => Q(14),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[143]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[143]\,
      I2 => Q(15),
      I3 => \dataOut[128]\(0),
      O => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_151 is
  port (
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[95]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[80]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_151 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_151;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_151 is
begin
\dataOut[80]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[95]\,
      I2 => Q(0),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[81]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[95]\,
      I2 => Q(1),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[82]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[95]\,
      I2 => Q(2),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[83]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[95]\,
      I2 => Q(3),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[84]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[95]\,
      I2 => Q(4),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[85]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[95]\,
      I2 => Q(5),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[86]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[95]\,
      I2 => Q(6),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[87]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[95]\,
      I2 => Q(7),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[88]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[95]\,
      I2 => Q(8),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[89]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[95]\,
      I2 => Q(9),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[90]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[95]\,
      I2 => Q(10),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[91]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[95]\,
      I2 => Q(11),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[92]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[95]\,
      I2 => Q(12),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[93]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[95]\,
      I2 => Q(13),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[94]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[95]\,
      I2 => Q(14),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[95]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[95]\,
      I2 => Q(15),
      I3 => \dataOut[80]\(0),
      O => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_164 is
  port (
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[95]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[80]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_164 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_164;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_164 is
begin
\dataOut[80]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[95]\,
      I2 => Q(0),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[81]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[95]\,
      I2 => Q(1),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[82]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[95]\,
      I2 => Q(2),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[83]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[95]\,
      I2 => Q(3),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[84]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[95]\,
      I2 => Q(4),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[85]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[95]\,
      I2 => Q(5),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[86]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[95]\,
      I2 => Q(6),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[87]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[95]\,
      I2 => Q(7),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[88]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[95]\,
      I2 => Q(8),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[89]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[95]\,
      I2 => Q(9),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[90]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[95]\,
      I2 => Q(10),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[91]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[95]\,
      I2 => Q(11),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[92]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[95]\,
      I2 => Q(12),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[93]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[95]\,
      I2 => Q(13),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[94]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[95]\,
      I2 => Q(14),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[95]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[95]\,
      I2 => Q(15),
      I3 => \dataOut[80]\(0),
      O => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_177 is
  port (
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[47]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_177 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_177;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_177 is
begin
\dataOut[32]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[47]\,
      I2 => Q(0),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[33]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[47]\,
      I2 => Q(1),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[34]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[47]\,
      I2 => Q(2),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[35]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[47]\,
      I2 => Q(3),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[36]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[47]\,
      I2 => Q(4),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[37]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[47]\,
      I2 => Q(5),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[38]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[47]\,
      I2 => Q(6),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[39]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[47]\,
      I2 => Q(7),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[40]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[47]\,
      I2 => Q(8),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[41]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[47]\,
      I2 => Q(9),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[42]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[47]\,
      I2 => Q(10),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[43]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[47]\,
      I2 => Q(11),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[44]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[47]\,
      I2 => Q(12),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[45]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[47]\,
      I2 => Q(13),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[46]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[47]\,
      I2 => Q(14),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[47]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[47]\,
      I2 => Q(15),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_190 is
  port (
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[47]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_190 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_190;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_190 is
begin
\dataOut[32]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[47]\,
      I2 => Q(0),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[33]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[47]\,
      I2 => Q(1),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[34]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[47]\,
      I2 => Q(2),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[35]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[47]\,
      I2 => Q(3),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[36]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[47]\,
      I2 => Q(4),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[37]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[47]\,
      I2 => Q(5),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[38]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[47]\,
      I2 => Q(6),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[39]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[47]\,
      I2 => Q(7),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[40]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[47]\,
      I2 => Q(8),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[41]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[47]\,
      I2 => Q(9),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
\dataOut[42]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[47]\,
      I2 => Q(10),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[43]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[47]\,
      I2 => Q(11),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[44]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[47]\,
      I2 => Q(12),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[45]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[47]\,
      I2 => Q(13),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[46]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[47]\,
      I2 => Q(14),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[47]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[47]\,
      I2 => Q(15),
      I3 => \dataOut[32]\(0),
      O => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_201 is
  port (
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[127]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_201 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_201;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_201 is
begin
\dataOut[112]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[127]\,
      I2 => Q(0),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[113]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[127]\,
      I2 => Q(1),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[114]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[127]\,
      I2 => Q(2),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[115]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[127]\,
      I2 => Q(3),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[116]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[127]\,
      I2 => Q(4),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[117]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[127]\,
      I2 => Q(5),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[118]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[127]\,
      I2 => Q(6),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[119]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[127]\,
      I2 => Q(7),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[120]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[127]\,
      I2 => Q(8),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[121]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[127]\,
      I2 => Q(9),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[122]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[127]\,
      I2 => Q(10),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[123]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[127]\,
      I2 => Q(11),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[124]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[127]\,
      I2 => Q(12),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[125]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[127]\,
      I2 => Q(13),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[126]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[127]\,
      I2 => Q(14),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[127]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[127]\,
      I2 => Q(15),
      I3 => \dataOut[112]\(0),
      O => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_214 is
  port (
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[127]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_214 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_214;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_214 is
begin
\dataOut[112]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[127]\,
      I2 => Q(0),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[113]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[127]\,
      I2 => Q(1),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[114]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[127]\,
      I2 => Q(2),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[115]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[127]\,
      I2 => Q(3),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[116]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[127]\,
      I2 => Q(4),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[117]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[127]\,
      I2 => Q(5),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[118]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[127]\,
      I2 => Q(6),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[119]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[127]\,
      I2 => Q(7),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[120]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[127]\,
      I2 => Q(8),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[121]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[127]\,
      I2 => Q(9),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[122]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[127]\,
      I2 => Q(10),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[123]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[127]\,
      I2 => Q(11),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[124]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[127]\,
      I2 => Q(12),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[125]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[127]\,
      I2 => Q(13),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[126]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[127]\,
      I2 => Q(14),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[127]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[127]\,
      I2 => Q(15),
      I3 => \dataOut[112]\(0),
      O => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_227 is
  port (
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[79]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_227 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_227;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_227 is
begin
\dataOut[64]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[79]\,
      I2 => Q(0),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[65]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[79]\,
      I2 => Q(1),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[66]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[79]\,
      I2 => Q(2),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[67]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[79]\,
      I2 => Q(3),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[68]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[79]\,
      I2 => Q(4),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[69]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[79]\,
      I2 => Q(5),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[70]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[79]\,
      I2 => Q(6),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[71]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[79]\,
      I2 => Q(7),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[72]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[79]\,
      I2 => Q(8),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[73]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[79]\,
      I2 => Q(9),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[74]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[79]\,
      I2 => Q(10),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[75]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[79]\,
      I2 => Q(11),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[76]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[79]\,
      I2 => Q(12),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[77]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[79]\,
      I2 => Q(13),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[78]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[79]\,
      I2 => Q(14),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[79]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[79]\,
      I2 => Q(15),
      I3 => \dataOut[64]\(0),
      O => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_240 is
  port (
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[79]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_240 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_240;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_240 is
begin
\dataOut[64]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[79]\,
      I2 => Q(0),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[65]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[79]\,
      I2 => Q(1),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[66]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[79]\,
      I2 => Q(2),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[67]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[79]\,
      I2 => Q(3),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[68]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[79]\,
      I2 => Q(4),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[69]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[79]\,
      I2 => Q(5),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[70]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[79]\,
      I2 => Q(6),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[71]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[79]\,
      I2 => Q(7),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[72]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[79]\,
      I2 => Q(8),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[73]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[79]\,
      I2 => Q(9),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[74]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[79]\,
      I2 => Q(10),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[75]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[79]\,
      I2 => Q(11),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[76]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[79]\,
      I2 => Q(12),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[77]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[79]\,
      I2 => Q(13),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[78]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[79]\,
      I2 => Q(14),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[79]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[79]\,
      I2 => Q(15),
      I3 => \dataOut[64]\(0),
      O => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_253 is
  port (
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_253 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_253;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_253 is
begin
\dataOut[16]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[31]\,
      I2 => Q(0),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[17]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[31]\,
      I2 => Q(1),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[18]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[31]\,
      I2 => Q(2),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[19]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[31]\,
      I2 => Q(3),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[20]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[31]\,
      I2 => Q(4),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[21]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[31]\,
      I2 => Q(5),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[22]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[31]\,
      I2 => Q(6),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[23]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[31]\,
      I2 => Q(7),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[24]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[31]\,
      I2 => Q(8),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[25]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[31]\,
      I2 => Q(9),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[26]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[31]\,
      I2 => Q(10),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[27]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[31]\,
      I2 => Q(11),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[28]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[31]\,
      I2 => Q(12),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[29]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[31]\,
      I2 => Q(13),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[30]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[31]\,
      I2 => Q(14),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[31]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[31]\,
      I2 => Q(15),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_266 is
  port (
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_266 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_266;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_266 is
begin
\dataOut[16]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[31]\,
      I2 => Q(0),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[17]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[31]\,
      I2 => Q(1),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[18]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[31]\,
      I2 => Q(2),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[19]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[31]\,
      I2 => Q(3),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[20]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[31]\,
      I2 => Q(4),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[21]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[31]\,
      I2 => Q(5),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[22]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[31]\,
      I2 => Q(6),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[23]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[31]\,
      I2 => Q(7),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[24]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[31]\,
      I2 => Q(8),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[25]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[31]\,
      I2 => Q(9),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
\dataOut[26]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[31]\,
      I2 => Q(10),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[27]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[31]\,
      I2 => Q(11),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[28]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[31]\,
      I2 => Q(12),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[29]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[31]\,
      I2 => Q(13),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[30]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[31]\,
      I2 => Q(14),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[31]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[31]\,
      I2 => Q(15),
      I3 => \dataOut[16]\(0),
      O => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_277 is
  port (
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[127]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_277 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_277;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_277 is
begin
\dataOut[112]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[127]\,
      I2 => Q(0),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[113]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[127]\,
      I2 => Q(1),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[114]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[127]\,
      I2 => Q(2),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[115]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[127]\,
      I2 => Q(3),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[116]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[127]\,
      I2 => Q(4),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[117]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[127]\,
      I2 => Q(5),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[118]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[127]\,
      I2 => Q(6),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[119]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[127]\,
      I2 => Q(7),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[120]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[127]\,
      I2 => Q(8),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[121]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[127]\,
      I2 => Q(9),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[122]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[127]\,
      I2 => Q(10),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[123]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[127]\,
      I2 => Q(11),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[124]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[127]\,
      I2 => Q(12),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[125]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[127]\,
      I2 => Q(13),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[126]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[127]\,
      I2 => Q(14),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[127]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[127]\,
      I2 => Q(15),
      I3 => \dataOut[112]\(0),
      O => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_290 is
  port (
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[127]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_290 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_290;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_290 is
begin
\dataOut[112]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[127]\,
      I2 => Q(0),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[113]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[127]\,
      I2 => Q(1),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[114]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[127]\,
      I2 => Q(2),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[115]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[127]\,
      I2 => Q(3),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[116]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[127]\,
      I2 => Q(4),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[117]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[127]\,
      I2 => Q(5),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[118]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[127]\,
      I2 => Q(6),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[119]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[127]\,
      I2 => Q(7),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[120]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[127]\,
      I2 => Q(8),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[121]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[127]\,
      I2 => Q(9),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[122]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[127]\,
      I2 => Q(10),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[123]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[127]\,
      I2 => Q(11),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[124]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[127]\,
      I2 => Q(12),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[125]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[127]\,
      I2 => Q(13),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[126]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[127]\,
      I2 => Q(14),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[127]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[127]\,
      I2 => Q(15),
      I3 => \dataOut[112]\(0),
      O => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_303 is
  port (
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[79]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_303 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_303;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_303 is
begin
\dataOut[64]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[79]\,
      I2 => Q(0),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[65]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[79]\,
      I2 => Q(1),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[66]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[79]\,
      I2 => Q(2),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[67]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[79]\,
      I2 => Q(3),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[68]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[79]\,
      I2 => Q(4),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[69]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[79]\,
      I2 => Q(5),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[70]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[79]\,
      I2 => Q(6),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[71]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[79]\,
      I2 => Q(7),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[72]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[79]\,
      I2 => Q(8),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[73]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[79]\,
      I2 => Q(9),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[74]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[79]\,
      I2 => Q(10),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[75]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[79]\,
      I2 => Q(11),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[76]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[79]\,
      I2 => Q(12),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[77]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[79]\,
      I2 => Q(13),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[78]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[79]\,
      I2 => Q(14),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[79]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[79]\,
      I2 => Q(15),
      I3 => \dataOut[64]\(0),
      O => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_316 is
  port (
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[79]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_316 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_316;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_316 is
begin
\dataOut[64]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[79]\,
      I2 => Q(0),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[65]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[79]\,
      I2 => Q(1),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[66]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[79]\,
      I2 => Q(2),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[67]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[79]\,
      I2 => Q(3),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[68]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[79]\,
      I2 => Q(4),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[69]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[79]\,
      I2 => Q(5),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[70]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[79]\,
      I2 => Q(6),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[71]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[79]\,
      I2 => Q(7),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[72]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[79]\,
      I2 => Q(8),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[73]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[79]\,
      I2 => Q(9),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[74]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[79]\,
      I2 => Q(10),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[75]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[79]\,
      I2 => Q(11),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[76]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[79]\,
      I2 => Q(12),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[77]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[79]\,
      I2 => Q(13),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[78]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[79]\,
      I2 => Q(14),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[79]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[79]\,
      I2 => Q(15),
      I3 => \dataOut[64]\(0),
      O => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_329 is
  port (
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_329 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_329;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_329 is
begin
\dataOut[16]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[31]\,
      I2 => Q(0),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[31]\,
      I2 => Q(1),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[18]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[31]\,
      I2 => Q(2),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[19]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[31]\,
      I2 => Q(3),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[20]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[31]\,
      I2 => Q(4),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[21]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[31]\,
      I2 => Q(5),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[22]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[31]\,
      I2 => Q(6),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[23]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[31]\,
      I2 => Q(7),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[24]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[31]\,
      I2 => Q(8),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[25]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[31]\,
      I2 => Q(9),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[26]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[31]\,
      I2 => Q(10),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[27]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[31]\,
      I2 => Q(11),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[28]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[31]\,
      I2 => Q(12),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[29]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[31]\,
      I2 => Q(13),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[30]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[31]\,
      I2 => Q(14),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[31]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[31]\,
      I2 => Q(15),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_342 is
  port (
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_342 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_342;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_342 is
begin
\dataOut[16]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[31]\,
      I2 => Q(0),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[17]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[31]\,
      I2 => Q(1),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[18]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[31]\,
      I2 => Q(2),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[19]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[31]\,
      I2 => Q(3),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[20]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[31]\,
      I2 => Q(4),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[21]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[31]\,
      I2 => Q(5),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[22]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[31]\,
      I2 => Q(6),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[23]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[31]\,
      I2 => Q(7),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[24]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[31]\,
      I2 => Q(8),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[25]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[31]\,
      I2 => Q(9),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
\dataOut[26]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[31]\,
      I2 => Q(10),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[27]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[31]\,
      I2 => Q(11),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[28]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[31]\,
      I2 => Q(12),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[29]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[31]\,
      I2 => Q(13),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[30]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[31]\,
      I2 => Q(14),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[31]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[31]\,
      I2 => Q(15),
      I3 => \dataOut[16]\(0),
      O => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_353 is
  port (
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[111]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_353 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_353;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_353 is
begin
\dataOut[100]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[111]\,
      I2 => Q(4),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[101]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[111]\,
      I2 => Q(5),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[102]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[111]\,
      I2 => Q(6),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[103]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[111]\,
      I2 => Q(7),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[104]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[111]\,
      I2 => Q(8),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[105]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[111]\,
      I2 => Q(9),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[106]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[111]\,
      I2 => Q(10),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[107]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[111]\,
      I2 => Q(11),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[108]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[111]\,
      I2 => Q(12),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[109]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[111]\,
      I2 => Q(13),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[110]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[111]\,
      I2 => Q(14),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[111]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[111]\,
      I2 => Q(15),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[96]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[111]\,
      I2 => Q(0),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[97]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[111]\,
      I2 => Q(1),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[98]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[111]\,
      I2 => Q(2),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[99]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[111]\,
      I2 => Q(3),
      I3 => \dataOut[96]\(0),
      O => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_366 is
  port (
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[111]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_366 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_366;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_366 is
begin
\dataOut[100]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[111]\,
      I2 => Q(4),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[101]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[111]\,
      I2 => Q(5),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[102]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[111]\,
      I2 => Q(6),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[103]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[111]\,
      I2 => Q(7),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[104]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[111]\,
      I2 => Q(8),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[105]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[111]\,
      I2 => Q(9),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[106]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[111]\,
      I2 => Q(10),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[107]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[111]\,
      I2 => Q(11),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[108]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[111]\,
      I2 => Q(12),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[109]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[111]\,
      I2 => Q(13),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[110]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[111]\,
      I2 => Q(14),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[111]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[111]\,
      I2 => Q(15),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[96]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[111]\,
      I2 => Q(0),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[97]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[111]\,
      I2 => Q(1),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[98]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[111]\,
      I2 => Q(2),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[99]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[111]\,
      I2 => Q(3),
      I3 => \dataOut[96]\(0),
      O => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_379 is
  port (
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[63]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_379 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_379;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_379 is
begin
\dataOut[48]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[63]\,
      I2 => Q(0),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[49]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[63]\,
      I2 => Q(1),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[50]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[63]\,
      I2 => Q(2),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[51]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[63]\,
      I2 => Q(3),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[52]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[63]\,
      I2 => Q(4),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[53]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[63]\,
      I2 => Q(5),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[54]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[63]\,
      I2 => Q(6),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[55]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[63]\,
      I2 => Q(7),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[56]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[63]\,
      I2 => Q(8),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[57]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[63]\,
      I2 => Q(9),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[58]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[63]\,
      I2 => Q(10),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[59]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[63]\,
      I2 => Q(11),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[60]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[63]\,
      I2 => Q(12),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[61]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[63]\,
      I2 => Q(13),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[62]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[63]\,
      I2 => Q(14),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[63]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[63]\,
      I2 => Q(15),
      I3 => \dataOut[48]\(0),
      O => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_392 is
  port (
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[63]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_392 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_392;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_392 is
begin
\dataOut[48]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[63]\,
      I2 => Q(0),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[49]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[63]\,
      I2 => Q(1),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[50]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[63]\,
      I2 => Q(2),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[51]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[63]\,
      I2 => Q(3),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[52]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[63]\,
      I2 => Q(4),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[53]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[63]\,
      I2 => Q(5),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[54]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[63]\,
      I2 => Q(6),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[55]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[63]\,
      I2 => Q(7),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[56]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[63]\,
      I2 => Q(8),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[57]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[63]\,
      I2 => Q(9),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[58]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[63]\,
      I2 => Q(10),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[59]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[63]\,
      I2 => Q(11),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[60]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[63]\,
      I2 => Q(12),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[61]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[63]\,
      I2 => Q(13),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[62]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[63]\,
      I2 => Q(14),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[63]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[63]\,
      I2 => Q(15),
      I3 => \dataOut[48]\(0),
      O => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_405 is
  port (
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_405 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_405;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_405 is
begin
\dataOut[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[15]\,
      I2 => Q(0),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[15]\,
      I2 => Q(10),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[15]\,
      I2 => Q(11),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[15]\,
      I2 => Q(12),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[15]\,
      I2 => Q(13),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[15]\,
      I2 => Q(14),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[15]\,
      I2 => Q(15),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[15]\,
      I2 => Q(1),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[15]\,
      I2 => Q(2),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[15]\,
      I2 => Q(3),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[15]\,
      I2 => Q(4),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[15]\,
      I2 => Q(5),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[15]\,
      I2 => Q(6),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[15]\,
      I2 => Q(7),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[15]\,
      I2 => Q(8),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[15]\,
      I2 => Q(9),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_418 is
  port (
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_418 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_418;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_418 is
begin
\dataOut[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[15]\,
      I2 => Q(0),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[10]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[15]\,
      I2 => Q(10),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[11]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[15]\,
      I2 => Q(11),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[12]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[15]\,
      I2 => Q(12),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[13]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[15]\,
      I2 => Q(13),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[14]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[15]\,
      I2 => Q(14),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[15]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[15]\,
      I2 => Q(15),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
\dataOut[1]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[15]\,
      I2 => Q(1),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[2]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[15]\,
      I2 => Q(2),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[3]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[15]\,
      I2 => Q(3),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[15]\,
      I2 => Q(4),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[5]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[15]\,
      I2 => Q(5),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[6]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[15]\,
      I2 => Q(6),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[7]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[15]\,
      I2 => Q(7),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[8]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[15]\,
      I2 => Q(8),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[9]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[15]\,
      I2 => Q(9),
      I3 => \dataOut[0]\(0),
      O => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_429 is
  port (
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[111]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_429 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_429;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_429 is
begin
\dataOut[100]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[111]\,
      I2 => Q(4),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[101]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[111]\,
      I2 => Q(5),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[102]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[111]\,
      I2 => Q(6),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[103]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[111]\,
      I2 => Q(7),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[104]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[111]\,
      I2 => Q(8),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[105]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[111]\,
      I2 => Q(9),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[106]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[111]\,
      I2 => Q(10),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[107]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[111]\,
      I2 => Q(11),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[108]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[111]\,
      I2 => Q(12),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[109]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[111]\,
      I2 => Q(13),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[110]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[111]\,
      I2 => Q(14),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[111]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[111]\,
      I2 => Q(15),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[96]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[111]\,
      I2 => Q(0),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[97]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[111]\,
      I2 => Q(1),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[98]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[111]\,
      I2 => Q(2),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[99]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[111]\,
      I2 => Q(3),
      I3 => \dataOut[96]\(0),
      O => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_442 is
  port (
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[111]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_442 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_442;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_442 is
begin
\dataOut[100]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[111]\,
      I2 => Q(4),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[101]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[111]\,
      I2 => Q(5),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[102]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[111]\,
      I2 => Q(6),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[103]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[111]\,
      I2 => Q(7),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[104]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[111]\,
      I2 => Q(8),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[105]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[111]\,
      I2 => Q(9),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[106]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[111]\,
      I2 => Q(10),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[107]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[111]\,
      I2 => Q(11),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[108]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[111]\,
      I2 => Q(12),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[109]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[111]\,
      I2 => Q(13),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[110]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[111]\,
      I2 => Q(14),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[111]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[111]\,
      I2 => Q(15),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[96]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[111]\,
      I2 => Q(0),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[97]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[111]\,
      I2 => Q(1),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[98]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[111]\,
      I2 => Q(2),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[99]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[111]\,
      I2 => Q(3),
      I3 => \dataOut[96]\(0),
      O => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_455 is
  port (
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[63]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_455 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_455;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_455 is
begin
\dataOut[48]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[63]\,
      I2 => Q(0),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[49]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[63]\,
      I2 => Q(1),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[50]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[63]\,
      I2 => Q(2),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[51]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[63]\,
      I2 => Q(3),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[52]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[63]\,
      I2 => Q(4),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[53]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[63]\,
      I2 => Q(5),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[54]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[63]\,
      I2 => Q(6),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[55]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[63]\,
      I2 => Q(7),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[56]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[63]\,
      I2 => Q(8),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[57]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[63]\,
      I2 => Q(9),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[58]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[63]\,
      I2 => Q(10),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[59]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[63]\,
      I2 => Q(11),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[60]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[63]\,
      I2 => Q(12),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[61]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[63]\,
      I2 => Q(13),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[62]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[63]\,
      I2 => Q(14),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[63]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[63]\,
      I2 => Q(15),
      I3 => \dataOut[48]\(0),
      O => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_468 is
  port (
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[63]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[48]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_468 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_468;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_468 is
begin
\dataOut[48]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[63]\,
      I2 => Q(0),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[49]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[63]\,
      I2 => Q(1),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[50]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[63]\,
      I2 => Q(2),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[51]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[63]\,
      I2 => Q(3),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[52]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[63]\,
      I2 => Q(4),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[53]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[63]\,
      I2 => Q(5),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[54]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[63]\,
      I2 => Q(6),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[55]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[63]\,
      I2 => Q(7),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[56]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[63]\,
      I2 => Q(8),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[57]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[63]\,
      I2 => Q(9),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[58]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[63]\,
      I2 => Q(10),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[59]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[63]\,
      I2 => Q(11),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[60]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[63]\,
      I2 => Q(12),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[61]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[63]\,
      I2 => Q(13),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[62]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[63]\,
      I2 => Q(14),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[63]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[63]\,
      I2 => Q(15),
      I3 => \dataOut[48]\(0),
      O => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_481 is
  port (
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_481 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_481;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_481 is
begin
\dataOut[0]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[15]\,
      I2 => Q(0),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[15]\,
      I2 => Q(10),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[11]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[15]\,
      I2 => Q(11),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[12]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[15]\,
      I2 => Q(12),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[13]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[15]\,
      I2 => Q(13),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[14]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[15]\,
      I2 => Q(14),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[15]\,
      I2 => Q(15),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
\dataOut[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[15]\,
      I2 => Q(1),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[15]\,
      I2 => Q(2),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[15]\,
      I2 => Q(3),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[15]\,
      I2 => Q(4),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[15]\,
      I2 => Q(5),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[15]\,
      I2 => Q(6),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[15]\,
      I2 => Q(7),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[15]\,
      I2 => Q(8),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[15]\,
      I2 => Q(9),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_494 is
  port (
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_494 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_494;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_494 is
begin
\dataOut[0]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[15]\,
      I2 => Q(0),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0)
    );
\dataOut[10]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[15]\,
      I2 => Q(10),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10)
    );
\dataOut[11]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[15]\,
      I2 => Q(11),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11)
    );
\dataOut[12]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[15]\,
      I2 => Q(12),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12)
    );
\dataOut[13]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[15]\,
      I2 => Q(13),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13)
    );
\dataOut[14]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[15]\,
      I2 => Q(14),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14)
    );
\dataOut[15]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[15]\,
      I2 => Q(15),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15)
    );
\dataOut[1]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[15]\,
      I2 => Q(1),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1)
    );
\dataOut[2]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[15]\,
      I2 => Q(2),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2)
    );
\dataOut[3]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[15]\,
      I2 => Q(3),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3)
    );
\dataOut[4]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[15]\,
      I2 => Q(4),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4)
    );
\dataOut[5]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[15]\,
      I2 => Q(5),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5)
    );
\dataOut[6]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[15]\,
      I2 => Q(6),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6)
    );
\dataOut[7]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[15]\,
      I2 => Q(7),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7)
    );
\dataOut[8]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[15]\,
      I2 => Q(8),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8)
    );
\dataOut[9]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[15]\,
      I2 => Q(9),
      I3 => \dataOut[0]\(0),
      O => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_62 is
  port (
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[143]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[128]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_62 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_62;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_62 is
begin
\dataOut[128]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[143]\,
      I2 => Q(0),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[129]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[143]\,
      I2 => Q(1),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[130]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[143]\,
      I2 => Q(2),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[131]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[143]\,
      I2 => Q(3),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[132]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[143]\,
      I2 => Q(4),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[133]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[143]\,
      I2 => Q(5),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[134]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[143]\,
      I2 => Q(6),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[135]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[143]\,
      I2 => Q(7),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[136]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[143]\,
      I2 => Q(8),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[137]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[143]\,
      I2 => Q(9),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[138]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[143]\,
      I2 => Q(10),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[139]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[143]\,
      I2 => Q(11),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[140]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[143]\,
      I2 => Q(12),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[141]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[143]\,
      I2 => Q(13),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[142]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[143]\,
      I2 => Q(14),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[143]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[143]\,
      I2 => Q(15),
      I3 => \dataOut[128]\(0),
      O => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_75 is
  port (
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[95]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[80]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_75 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_75;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_75 is
begin
\dataOut[80]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[95]\,
      I2 => Q(0),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[81]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[95]\,
      I2 => Q(1),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[82]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[95]\,
      I2 => Q(2),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[83]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[95]\,
      I2 => Q(3),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[84]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[95]\,
      I2 => Q(4),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[85]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[95]\,
      I2 => Q(5),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[86]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[95]\,
      I2 => Q(6),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[87]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[95]\,
      I2 => Q(7),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[88]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[95]\,
      I2 => Q(8),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[89]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[95]\,
      I2 => Q(9),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[90]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[95]\,
      I2 => Q(10),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[91]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[95]\,
      I2 => Q(11),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[92]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[95]\,
      I2 => Q(12),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[93]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[95]\,
      I2 => Q(13),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[94]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[95]\,
      I2 => Q(14),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[95]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[95]\,
      I2 => Q(15),
      I3 => \dataOut[80]\(0),
      O => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_2IM_88 is
  port (
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[95]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dataOut[80]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_2IM_88 : entity is "HA_2IM";
end MEMDesign_ArrayTop_0_0_HA_2IM_88;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_2IM_88 is
begin
\dataOut[80]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(0),
      I1 => \dataOut[95]\,
      I2 => Q(0),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0)
    );
\dataOut[81]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(1),
      I1 => \dataOut[95]\,
      I2 => Q(1),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1)
    );
\dataOut[82]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(2),
      I1 => \dataOut[95]\,
      I2 => Q(2),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2)
    );
\dataOut[83]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(3),
      I1 => \dataOut[95]\,
      I2 => Q(3),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3)
    );
\dataOut[84]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(4),
      I1 => \dataOut[95]\,
      I2 => Q(4),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4)
    );
\dataOut[85]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(5),
      I1 => \dataOut[95]\,
      I2 => Q(5),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5)
    );
\dataOut[86]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(6),
      I1 => \dataOut[95]\,
      I2 => Q(6),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6)
    );
\dataOut[87]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(7),
      I1 => \dataOut[95]\,
      I2 => Q(7),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7)
    );
\dataOut[88]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(8),
      I1 => \dataOut[95]\,
      I2 => Q(8),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8)
    );
\dataOut[89]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(9),
      I1 => \dataOut[95]\,
      I2 => Q(9),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9)
    );
\dataOut[90]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(10),
      I1 => \dataOut[95]\,
      I2 => Q(10),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10)
    );
\dataOut[91]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(11),
      I1 => \dataOut[95]\,
      I2 => Q(11),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11)
    );
\dataOut[92]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(12),
      I1 => \dataOut[95]\,
      I2 => Q(12),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12)
    );
\dataOut[93]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(13),
      I1 => \dataOut[95]\,
      I2 => Q(13),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13)
    );
\dataOut[94]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(14),
      I1 => \dataOut[95]\,
      I2 => Q(14),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14)
    );
\dataOut[95]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => P(15),
      I1 => \dataOut[95]\,
      I2 => Q(15),
      I3 => \dataOut[80]\(0),
      O => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM is
begin
\dataOut[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => dataOut(0)
    );
\dataOut[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => dataOut(10)
    );
\dataOut[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => dataOut(11)
    );
\dataOut[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => dataOut(12)
    );
\dataOut[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => dataOut(13)
    );
\dataOut[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => dataOut(14)
    );
\dataOut[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => dataOut(15)
    );
\dataOut[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => dataOut(1)
    );
\dataOut[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => dataOut(2)
    );
\dataOut[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => dataOut(3)
    );
\dataOut[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => dataOut(4)
    );
\dataOut[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => dataOut(5)
    );
\dataOut[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => dataOut(6)
    );
\dataOut[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => dataOut(7)
    );
\dataOut[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => dataOut(8)
    );
\dataOut[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I4 => gControlIn(0),
      I5 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => dataOut(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_47 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_47 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_47;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_47 is
begin
\dataOut[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => dataOut(0)
    );
\dataOut[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => dataOut(1)
    );
\dataOut[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => dataOut(2)
    );
\dataOut[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => dataOut(3)
    );
\dataOut[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => dataOut(4)
    );
\dataOut[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => dataOut(5)
    );
\dataOut[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => dataOut(6)
    );
\dataOut[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => dataOut(7)
    );
\dataOut[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => dataOut(8)
    );
\dataOut[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => dataOut(9)
    );
\dataOut[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => dataOut(10)
    );
\dataOut[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => dataOut(11)
    );
\dataOut[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => dataOut(12)
    );
\dataOut[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => dataOut(13)
    );
\dataOut[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => dataOut(14)
    );
\dataOut[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I4 => gControlIn(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_48 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_48 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_48;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_48 is
begin
\dataOut[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => dataOut(0)
    );
\dataOut[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => dataOut(1)
    );
\dataOut[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => dataOut(2)
    );
\dataOut[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => dataOut(3)
    );
\dataOut[36]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => dataOut(4)
    );
\dataOut[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => dataOut(5)
    );
\dataOut[38]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => dataOut(6)
    );
\dataOut[39]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => dataOut(7)
    );
\dataOut[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => dataOut(8)
    );
\dataOut[41]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => dataOut(9)
    );
\dataOut[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => dataOut(10)
    );
\dataOut[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => dataOut(11)
    );
\dataOut[44]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => dataOut(12)
    );
\dataOut[45]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => dataOut(13)
    );
\dataOut[46]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => dataOut(14)
    );
\dataOut[47]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I4 => gControlIn(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_49 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_49 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_49;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_49 is
begin
\dataOut[48]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[49]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[50]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[51]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
\dataOut[52]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[53]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[54]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[55]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[56]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[57]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[58]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[59]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[60]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[61]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[62]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[63]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_50 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_50 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_50;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_50 is
begin
\dataOut[64]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[65]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[66]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[67]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
\dataOut[68]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[69]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[70]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[71]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[72]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[73]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[74]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[75]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[76]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[77]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[78]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[79]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_51 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_51 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_51;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_51 is
begin
\dataOut[80]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[81]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[82]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[83]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
\dataOut[84]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[85]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[86]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[87]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[88]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[89]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[90]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[91]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[92]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[93]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[94]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[95]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_52 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_52 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_52;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_52 is
begin
\dataOut[100]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[101]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[102]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[103]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[104]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[105]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[106]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[107]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[108]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[109]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[110]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[111]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
\dataOut[96]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[97]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[98]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[99]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_53 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_53 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_53;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_53 is
begin
\dataOut[112]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[113]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[114]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[115]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
\dataOut[116]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[117]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[118]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[119]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[120]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[121]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[122]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[123]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[124]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[125]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[126]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[127]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_4IM_54 is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_4IM_54 : entity is "HA_4IM";
end MEMDesign_ArrayTop_0_0_HA_4IM_54;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_4IM_54 is
begin
\dataOut[128]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => dataOut(0)
    );
\dataOut[129]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => dataOut(1)
    );
\dataOut[130]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => dataOut(2)
    );
\dataOut[131]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => dataOut(3)
    );
\dataOut[132]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => dataOut(4)
    );
\dataOut[133]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => dataOut(5)
    );
\dataOut[134]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => dataOut(6)
    );
\dataOut[135]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => dataOut(7)
    );
\dataOut[136]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => dataOut(8)
    );
\dataOut[137]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => dataOut(9)
    );
\dataOut[138]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => dataOut(10)
    );
\dataOut[139]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => dataOut(11)
    );
\dataOut[140]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => dataOut(12)
    );
\dataOut[141]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => dataOut(13)
    );
\dataOut[142]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => dataOut(14)
    );
\dataOut[143]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => gControlIn(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => dataOut(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_100 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_100 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_100;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_100 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_113 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_113 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_113;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_113 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_124 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_124 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_124;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_124 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_137 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_137 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_137;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_137 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_150 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_150 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_150;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_150 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_163 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_163 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_163;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_163 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_176 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_176 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_176;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_176 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_189 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_189 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_189;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_189 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_200 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_200 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_200;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_200 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_213 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_213 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_213;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_213 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_226 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_226 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_226;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_226 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_239 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_239 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_239;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_239 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_252 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_252 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_252;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_252 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_265 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_265 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_265;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_265 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_276 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_276 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_276;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_276 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_289 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_289 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_289;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_289 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_302 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_302 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_302;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_302 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_315 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_315 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_315;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_315 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_328 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_328 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_328;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_328 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_341 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_341 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_341;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_341 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_352 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_352 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_352;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_352 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_365 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_365 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_365;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_365 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_378 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_378 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_378;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_378 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_391 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_391 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_391;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_391 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_404 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_404 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_404;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_404 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_417 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_417 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_417;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_417 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_428 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_428 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_428;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_428 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_441 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_441 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_441;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_441 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_454 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_454 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_454;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_454 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_467 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_467 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_467;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_467 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_480 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_480 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_480;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_480 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_493 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_493 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_493;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_493 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_61 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_61 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_61;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_61 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_74 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_74 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_74;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_74 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_CReg_87 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_CReg_87 : entity is "HA_CReg";
end MEMDesign_ArrayTop_0_0_HA_CReg_87;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_CReg_87 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gControlIn[105]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0\ is
  signal \iReg[15]_i_2__35_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_2__36_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_3__21_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_3__22_n_0\ : STD_LOGIC;
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[15]_i_2__35\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \iReg[15]_i_2__36\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \iReg[15]_i_3__21\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \iReg[15]_i_3__22\ : label is "soft_lutpair291";
begin
\iReg[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(1),
      I5 => dataIn(16),
      O => D(0)
    );
\iReg[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => dataIn(0),
      O => \gControlIn[105]\(0)
    );
\iReg[10]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(1),
      I5 => dataIn(26),
      O => D(10)
    );
\iReg[10]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => dataIn(10),
      O => \gControlIn[105]\(10)
    );
\iReg[11]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(1),
      I5 => dataIn(27),
      O => D(11)
    );
\iReg[11]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => dataIn(11),
      O => \gControlIn[105]\(11)
    );
\iReg[12]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(1),
      I5 => dataIn(28),
      O => D(12)
    );
\iReg[12]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => dataIn(12),
      O => \gControlIn[105]\(12)
    );
\iReg[13]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(1),
      I5 => dataIn(29),
      O => D(13)
    );
\iReg[13]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => dataIn(13),
      O => \gControlIn[105]\(13)
    );
\iReg[14]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(1),
      I5 => dataIn(30),
      O => D(14)
    );
\iReg[14]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => dataIn(14),
      O => \gControlIn[105]\(14)
    );
\iReg[15]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(1),
      I5 => dataIn(31),
      O => D(15)
    );
\iReg[15]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => dataIn(15),
      O => \gControlIn[105]\(15)
    );
\iReg[15]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[1]\,
      I3 => gControlIn(1),
      O => \iReg[15]_i_2__35_n_0\
    );
\iReg[15]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[0]\,
      I3 => gControlIn(0),
      O => \iReg[15]_i_2__36_n_0\
    );
\iReg[15]_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[1]\,
      I3 => gControlIn(1),
      O => \iReg[15]_i_3__21_n_0\
    );
\iReg[15]_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[0]\,
      I3 => gControlIn(0),
      O => \iReg[15]_i_3__22_n_0\
    );
\iReg[1]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(1),
      I5 => dataIn(17),
      O => D(1)
    );
\iReg[1]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => dataIn(1),
      O => \gControlIn[105]\(1)
    );
\iReg[2]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(1),
      I5 => dataIn(18),
      O => D(2)
    );
\iReg[2]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => dataIn(2),
      O => \gControlIn[105]\(2)
    );
\iReg[3]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(1),
      I5 => dataIn(19),
      O => D(3)
    );
\iReg[3]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => dataIn(3),
      O => \gControlIn[105]\(3)
    );
\iReg[4]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(1),
      I5 => dataIn(20),
      O => D(4)
    );
\iReg[4]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => dataIn(4),
      O => \gControlIn[105]\(4)
    );
\iReg[5]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(1),
      I5 => dataIn(21),
      O => D(5)
    );
\iReg[5]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => dataIn(5),
      O => \gControlIn[105]\(5)
    );
\iReg[6]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(1),
      I5 => dataIn(22),
      O => D(6)
    );
\iReg[6]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => dataIn(6),
      O => \gControlIn[105]\(6)
    );
\iReg[7]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(1),
      I5 => dataIn(23),
      O => D(7)
    );
\iReg[7]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => dataIn(7),
      O => \gControlIn[105]\(7)
    );
\iReg[8]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(1),
      I5 => dataIn(24),
      O => D(8)
    );
\iReg[8]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => dataIn(8),
      O => \gControlIn[105]\(8)
    );
\iReg[9]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__35_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => \iReg[15]_i_3__21_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(1),
      I5 => dataIn(25),
      O => D(9)
    );
\iReg[9]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__36_n_0\,
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => \iReg[15]_i_3__22_n_0\,
      I3 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => dataIn(9),
      O => \gControlIn[105]\(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112\ is
  port (
    \dataIn[255]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[255]\(0)
    );
\iReg[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[255]\(10)
    );
\iReg[10]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[255]\(11)
    );
\iReg[11]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[255]\(12)
    );
\iReg[12]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[255]\(13)
    );
\iReg[13]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[255]\(14)
    );
\iReg[14]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[255]\(15)
    );
\iReg[15]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[255]\(1)
    );
\iReg[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[255]\(2)
    );
\iReg[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[255]\(3)
    );
\iReg[3]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[255]\(4)
    );
\iReg[4]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[255]\(5)
    );
\iReg[5]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[255]\(6)
    );
\iReg[6]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[255]\(7)
    );
\iReg[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[255]\(8)
    );
\iReg[8]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[255]\(9)
    );
\iReg[9]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel(1),
      I1 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(0),
      I3 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123\ is
  port (
    \dataIn[1647]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(0)
    );
\iReg[0]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(0)
    );
\iReg[0]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(10)
    );
\iReg[10]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(10)
    );
\iReg[10]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(11)
    );
\iReg[11]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(11)
    );
\iReg[11]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(12)
    );
\iReg[12]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(12)
    );
\iReg[12]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(13)
    );
\iReg[13]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(13)
    );
\iReg[13]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(14)
    );
\iReg[14]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(14)
    );
\iReg[14]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(15)
    );
\iReg[15]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(15)
    );
\iReg[15]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(1)
    );
\iReg[1]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(1)
    );
\iReg[1]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(2)
    );
\iReg[2]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(2)
    );
\iReg[2]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(3)
    );
\iReg[3]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(3)
    );
\iReg[3]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(4)
    );
\iReg[4]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(4)
    );
\iReg[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(5)
    );
\iReg[5]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(5)
    );
\iReg[5]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(6)
    );
\iReg[6]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(6)
    );
\iReg[6]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(7)
    );
\iReg[7]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(7)
    );
\iReg[7]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(8)
    );
\iReg[8]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(8)
    );
\iReg[8]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1647]\(9)
    );
\iReg[9]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(9)
    );
\iReg[9]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136\ is
  port (
    \dataIn[1359]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1359]\(0)
    );
\iReg[0]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1359]\(10)
    );
\iReg[10]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1359]\(11)
    );
\iReg[11]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1359]\(12)
    );
\iReg[12]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1359]\(13)
    );
\iReg[13]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1359]\(14)
    );
\iReg[14]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1359]\(15)
    );
\iReg[15]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1359]\(1)
    );
\iReg[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1359]\(2)
    );
\iReg[2]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1359]\(3)
    );
\iReg[3]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1359]\(4)
    );
\iReg[4]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1359]\(5)
    );
\iReg[5]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1359]\(6)
    );
\iReg[6]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1359]\(7)
    );
\iReg[7]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1359]\(8)
    );
\iReg[8]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1359]\(9)
    );
\iReg[9]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149\ is
  port (
    \dataIn[1071]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1071]\(0)
    );
\iReg[0]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1071]\(10)
    );
\iReg[10]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1071]\(11)
    );
\iReg[11]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1071]\(12)
    );
\iReg[12]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1071]\(13)
    );
\iReg[13]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1071]\(14)
    );
\iReg[14]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1071]\(15)
    );
\iReg[15]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1071]\(1)
    );
\iReg[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1071]\(2)
    );
\iReg[2]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1071]\(3)
    );
\iReg[3]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1071]\(4)
    );
\iReg[4]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1071]\(5)
    );
\iReg[5]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1071]\(6)
    );
\iReg[6]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1071]\(7)
    );
\iReg[7]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1071]\(8)
    );
\iReg[8]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1071]\(9)
    );
\iReg[9]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162\ is
  port (
    \dataIn[783]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[783]\(0)
    );
\iReg[0]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[783]\(10)
    );
\iReg[10]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[783]\(11)
    );
\iReg[11]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[783]\(12)
    );
\iReg[12]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[783]\(13)
    );
\iReg[13]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[783]\(14)
    );
\iReg[14]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[783]\(15)
    );
\iReg[15]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[783]\(1)
    );
\iReg[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[783]\(2)
    );
\iReg[2]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[783]\(3)
    );
\iReg[3]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[783]\(4)
    );
\iReg[4]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[783]\(5)
    );
\iReg[5]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[783]\(6)
    );
\iReg[6]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[783]\(7)
    );
\iReg[7]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[783]\(8)
    );
\iReg[8]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[783]\(9)
    );
\iReg[9]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175\ is
  port (
    \dataIn[495]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[495]\(0)
    );
\iReg[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[495]\(10)
    );
\iReg[10]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[495]\(11)
    );
\iReg[11]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[495]\(12)
    );
\iReg[12]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[495]\(13)
    );
\iReg[13]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[495]\(14)
    );
\iReg[14]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[495]\(15)
    );
\iReg[15]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[495]\(1)
    );
\iReg[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[495]\(2)
    );
\iReg[2]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[495]\(3)
    );
\iReg[3]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[495]\(4)
    );
\iReg[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[495]\(5)
    );
\iReg[5]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[495]\(6)
    );
\iReg[6]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[495]\(7)
    );
\iReg[7]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[495]\(8)
    );
\iReg[8]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[495]\(9)
    );
\iReg[9]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188\ is
  port (
    \dataIn[207]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[207]\(0)
    );
\iReg[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[207]\(10)
    );
\iReg[10]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[207]\(11)
    );
\iReg[11]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[207]\(12)
    );
\iReg[12]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[207]\(13)
    );
\iReg[13]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[207]\(14)
    );
\iReg[14]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[207]\(15)
    );
\iReg[15]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[207]\(1)
    );
\iReg[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[207]\(2)
    );
\iReg[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[207]\(3)
    );
\iReg[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[207]\(4)
    );
\iReg[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[207]\(5)
    );
\iReg[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[207]\(6)
    );
\iReg[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[207]\(7)
    );
\iReg[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[207]\(8)
    );
\iReg[8]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[207]\(9)
    );
\iReg[9]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I1 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199\ is
  port (
    \dataIn[1599]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(0)
    );
\iReg[0]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(0)
    );
\iReg[0]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(10)
    );
\iReg[10]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(10)
    );
\iReg[10]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(11)
    );
\iReg[11]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(11)
    );
\iReg[11]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(12)
    );
\iReg[12]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(12)
    );
\iReg[12]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(13)
    );
\iReg[13]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(13)
    );
\iReg[13]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(14)
    );
\iReg[14]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(14)
    );
\iReg[14]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(15)
    );
\iReg[15]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(15)
    );
\iReg[15]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(1)
    );
\iReg[1]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(1)
    );
\iReg[1]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(2)
    );
\iReg[2]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(2)
    );
\iReg[2]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(3)
    );
\iReg[3]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(3)
    );
\iReg[3]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(4)
    );
\iReg[4]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(4)
    );
\iReg[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(5)
    );
\iReg[5]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(5)
    );
\iReg[5]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(6)
    );
\iReg[6]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(6)
    );
\iReg[6]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(7)
    );
\iReg[7]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(7)
    );
\iReg[7]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(8)
    );
\iReg[8]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(8)
    );
\iReg[8]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1599]\(9)
    );
\iReg[9]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(9)
    );
\iReg[9]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212\ is
  port (
    \dataIn[1311]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1311]\(0)
    );
\iReg[0]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1311]\(10)
    );
\iReg[10]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1311]\(11)
    );
\iReg[11]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1311]\(12)
    );
\iReg[12]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1311]\(13)
    );
\iReg[13]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1311]\(14)
    );
\iReg[14]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1311]\(15)
    );
\iReg[15]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1311]\(1)
    );
\iReg[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1311]\(2)
    );
\iReg[2]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1311]\(3)
    );
\iReg[3]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1311]\(4)
    );
\iReg[4]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1311]\(5)
    );
\iReg[5]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1311]\(6)
    );
\iReg[6]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1311]\(7)
    );
\iReg[7]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1311]\(8)
    );
\iReg[8]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1311]\(9)
    );
\iReg[9]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225\ is
  port (
    \dataIn[1023]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1023]\(0)
    );
\iReg[0]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1023]\(10)
    );
\iReg[10]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1023]\(11)
    );
\iReg[11]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1023]\(12)
    );
\iReg[12]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1023]\(13)
    );
\iReg[13]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1023]\(14)
    );
\iReg[14]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1023]\(15)
    );
\iReg[15]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1023]\(1)
    );
\iReg[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1023]\(2)
    );
\iReg[2]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1023]\(3)
    );
\iReg[3]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1023]\(4)
    );
\iReg[4]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1023]\(5)
    );
\iReg[5]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1023]\(6)
    );
\iReg[6]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1023]\(7)
    );
\iReg[7]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1023]\(8)
    );
\iReg[8]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1023]\(9)
    );
\iReg[9]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238\ is
  port (
    \dataIn[735]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[735]\(0)
    );
\iReg[0]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[735]\(10)
    );
\iReg[10]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[735]\(11)
    );
\iReg[11]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[735]\(12)
    );
\iReg[12]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[735]\(13)
    );
\iReg[13]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[735]\(14)
    );
\iReg[14]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[735]\(15)
    );
\iReg[15]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[735]\(1)
    );
\iReg[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[735]\(2)
    );
\iReg[2]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[735]\(3)
    );
\iReg[3]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[735]\(4)
    );
\iReg[4]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[735]\(5)
    );
\iReg[5]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[735]\(6)
    );
\iReg[6]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[735]\(7)
    );
\iReg[7]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[735]\(8)
    );
\iReg[8]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[735]\(9)
    );
\iReg[9]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251\ is
  port (
    \dataIn[447]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[447]\(0)
    );
\iReg[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[447]\(10)
    );
\iReg[10]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[447]\(11)
    );
\iReg[11]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[447]\(12)
    );
\iReg[12]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[447]\(13)
    );
\iReg[13]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[447]\(14)
    );
\iReg[14]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[447]\(15)
    );
\iReg[15]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[447]\(1)
    );
\iReg[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[447]\(2)
    );
\iReg[2]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[447]\(3)
    );
\iReg[3]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[447]\(4)
    );
\iReg[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[447]\(5)
    );
\iReg[5]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[447]\(6)
    );
\iReg[6]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[447]\(7)
    );
\iReg[7]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[447]\(8)
    );
\iReg[8]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[447]\(9)
    );
\iReg[9]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264\ is
  port (
    \dataIn[159]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[159]\(0)
    );
\iReg[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[159]\(10)
    );
\iReg[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[159]\(11)
    );
\iReg[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[159]\(12)
    );
\iReg[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[159]\(13)
    );
\iReg[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[159]\(14)
    );
\iReg[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[159]\(15)
    );
\iReg[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[159]\(1)
    );
\iReg[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[159]\(2)
    );
\iReg[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[159]\(3)
    );
\iReg[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[159]\(4)
    );
\iReg[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[159]\(5)
    );
\iReg[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[159]\(6)
    );
\iReg[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[159]\(7)
    );
\iReg[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[159]\(8)
    );
\iReg[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[159]\(9)
    );
\iReg[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I1 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275\ is
  port (
    \dataIn[1551]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(0)
    );
\iReg[0]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(0)
    );
\iReg[0]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(10)
    );
\iReg[10]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(10)
    );
\iReg[10]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(11)
    );
\iReg[11]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(11)
    );
\iReg[11]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(12)
    );
\iReg[12]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(12)
    );
\iReg[12]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(13)
    );
\iReg[13]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(13)
    );
\iReg[13]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(14)
    );
\iReg[14]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(14)
    );
\iReg[14]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(15)
    );
\iReg[15]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(15)
    );
\iReg[15]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(1)
    );
\iReg[1]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(1)
    );
\iReg[1]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(2)
    );
\iReg[2]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(2)
    );
\iReg[2]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(3)
    );
\iReg[3]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(3)
    );
\iReg[3]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(4)
    );
\iReg[4]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(4)
    );
\iReg[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(5)
    );
\iReg[5]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(5)
    );
\iReg[5]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(6)
    );
\iReg[6]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(6)
    );
\iReg[6]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(7)
    );
\iReg[7]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(7)
    );
\iReg[7]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(8)
    );
\iReg[8]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(8)
    );
\iReg[8]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1551]\(9)
    );
\iReg[9]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(9)
    );
\iReg[9]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O11(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288\ is
  port (
    \dataIn[1263]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1263]\(0)
    );
\iReg[0]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1263]\(10)
    );
\iReg[10]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1263]\(11)
    );
\iReg[11]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1263]\(12)
    );
\iReg[12]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1263]\(13)
    );
\iReg[13]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1263]\(14)
    );
\iReg[14]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1263]\(15)
    );
\iReg[15]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1263]\(1)
    );
\iReg[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1263]\(2)
    );
\iReg[2]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1263]\(3)
    );
\iReg[3]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1263]\(4)
    );
\iReg[4]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1263]\(5)
    );
\iReg[5]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1263]\(6)
    );
\iReg[6]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1263]\(7)
    );
\iReg[7]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1263]\(8)
    );
\iReg[8]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1263]\(9)
    );
\iReg[9]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301\ is
  port (
    \dataIn[975]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[975]\(0)
    );
\iReg[0]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[975]\(10)
    );
\iReg[10]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[975]\(11)
    );
\iReg[11]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[975]\(12)
    );
\iReg[12]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[975]\(13)
    );
\iReg[13]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[975]\(14)
    );
\iReg[14]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[975]\(15)
    );
\iReg[15]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[975]\(1)
    );
\iReg[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[975]\(2)
    );
\iReg[2]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[975]\(3)
    );
\iReg[3]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[975]\(4)
    );
\iReg[4]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[975]\(5)
    );
\iReg[5]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[975]\(6)
    );
\iReg[6]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[975]\(7)
    );
\iReg[7]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[975]\(8)
    );
\iReg[8]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[975]\(9)
    );
\iReg[9]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314\ is
  port (
    \dataIn[687]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[687]\(0)
    );
\iReg[0]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[687]\(10)
    );
\iReg[10]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[687]\(11)
    );
\iReg[11]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[687]\(12)
    );
\iReg[12]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[687]\(13)
    );
\iReg[13]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[687]\(14)
    );
\iReg[14]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[687]\(15)
    );
\iReg[15]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[687]\(1)
    );
\iReg[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[687]\(2)
    );
\iReg[2]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[687]\(3)
    );
\iReg[3]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[687]\(4)
    );
\iReg[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[687]\(5)
    );
\iReg[5]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[687]\(6)
    );
\iReg[6]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[687]\(7)
    );
\iReg[7]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[687]\(8)
    );
\iReg[8]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[687]\(9)
    );
\iReg[9]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327\ is
  port (
    \dataIn[399]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[399]\(0)
    );
\iReg[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[399]\(10)
    );
\iReg[10]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[399]\(11)
    );
\iReg[11]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[399]\(12)
    );
\iReg[12]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[399]\(13)
    );
\iReg[13]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[399]\(14)
    );
\iReg[14]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[399]\(15)
    );
\iReg[15]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[399]\(1)
    );
\iReg[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[399]\(2)
    );
\iReg[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[399]\(3)
    );
\iReg[3]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[399]\(4)
    );
\iReg[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[399]\(5)
    );
\iReg[5]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[399]\(6)
    );
\iReg[6]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[399]\(7)
    );
\iReg[7]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[399]\(8)
    );
\iReg[8]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[399]\(9)
    );
\iReg[9]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340\ is
  port (
    \dataIn[111]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[111]\(0)
    );
\iReg[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[111]\(10)
    );
\iReg[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[111]\(11)
    );
\iReg[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[111]\(12)
    );
\iReg[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[111]\(13)
    );
\iReg[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[111]\(14)
    );
\iReg[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[111]\(15)
    );
\iReg[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[111]\(1)
    );
\iReg[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[111]\(2)
    );
\iReg[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[111]\(3)
    );
\iReg[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[111]\(4)
    );
\iReg[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[111]\(5)
    );
\iReg[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[111]\(6)
    );
\iReg[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[111]\(7)
    );
\iReg[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[111]\(8)
    );
\iReg[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[111]\(9)
    );
\iReg[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I1 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351\ is
  port (
    \dataIn[1503]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(0)
    );
\iReg[0]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_1(0),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(0)
    );
\iReg[0]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(10)
    );
\iReg[10]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_1(10),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(10)
    );
\iReg[10]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(11)
    );
\iReg[11]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_1(11),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(11)
    );
\iReg[11]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(12)
    );
\iReg[12]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_1(12),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(12)
    );
\iReg[12]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(13)
    );
\iReg[13]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_1(13),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(13)
    );
\iReg[13]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(14)
    );
\iReg[14]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_1(14),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(14)
    );
\iReg[14]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(15)
    );
\iReg[15]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_1(15),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(15)
    );
\iReg[15]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(1)
    );
\iReg[1]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_1(1),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(1)
    );
\iReg[1]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(2)
    );
\iReg[2]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_1(2),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(2)
    );
\iReg[2]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(3)
    );
\iReg[3]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_1(3),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(3)
    );
\iReg[3]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(4)
    );
\iReg[4]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_1(4),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(4)
    );
\iReg[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(5)
    );
\iReg[5]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_1(5),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(5)
    );
\iReg[5]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(6)
    );
\iReg[6]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_1(6),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(6)
    );
\iReg[6]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(7)
    );
\iReg[7]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_1(7),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(7)
    );
\iReg[7]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(8)
    );
\iReg[8]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_1(8),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(8)
    );
\iReg[8]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[0]\,
      O => \dataIn[1503]\(9)
    );
\iReg[9]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_1(9),
      I3 => \iReg_reg_n_0_[1]\,
      O => D(9)
    );
\iReg[9]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364\ is
  port (
    \dataIn[1215]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[1215]\(0)
    );
\iReg[0]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[1215]\(10)
    );
\iReg[10]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[1215]\(11)
    );
\iReg[11]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[1215]\(12)
    );
\iReg[12]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[1215]\(13)
    );
\iReg[13]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[1215]\(14)
    );
\iReg[14]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[1215]\(15)
    );
\iReg[15]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[1215]\(1)
    );
\iReg[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[1215]\(2)
    );
\iReg[2]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[1215]\(3)
    );
\iReg[3]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[1215]\(4)
    );
\iReg[4]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[1215]\(5)
    );
\iReg[5]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[1215]\(6)
    );
\iReg[6]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[1215]\(7)
    );
\iReg[7]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[1215]\(8)
    );
\iReg[8]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[1215]\(9)
    );
\iReg[9]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377\ is
  port (
    \dataIn[927]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[927]\(0)
    );
\iReg[0]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[927]\(10)
    );
\iReg[10]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[927]\(11)
    );
\iReg[11]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[927]\(12)
    );
\iReg[12]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[927]\(13)
    );
\iReg[13]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[927]\(14)
    );
\iReg[14]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[927]\(15)
    );
\iReg[15]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[927]\(1)
    );
\iReg[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[927]\(2)
    );
\iReg[2]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[927]\(3)
    );
\iReg[3]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[927]\(4)
    );
\iReg[4]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[927]\(5)
    );
\iReg[5]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[927]\(6)
    );
\iReg[6]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[927]\(7)
    );
\iReg[7]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[927]\(8)
    );
\iReg[8]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[927]\(9)
    );
\iReg[9]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390\ is
  port (
    \dataIn[639]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[639]\(0)
    );
\iReg[0]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[639]\(10)
    );
\iReg[10]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[639]\(11)
    );
\iReg[11]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[639]\(12)
    );
\iReg[12]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[639]\(13)
    );
\iReg[13]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[639]\(14)
    );
\iReg[14]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[639]\(15)
    );
\iReg[15]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[639]\(1)
    );
\iReg[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[639]\(2)
    );
\iReg[2]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[639]\(3)
    );
\iReg[3]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[639]\(4)
    );
\iReg[4]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[639]\(5)
    );
\iReg[5]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[639]\(6)
    );
\iReg[6]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[639]\(7)
    );
\iReg[7]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[639]\(8)
    );
\iReg[8]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[639]\(9)
    );
\iReg[9]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403\ is
  port (
    \dataIn[351]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[351]\(0)
    );
\iReg[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[351]\(10)
    );
\iReg[10]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[351]\(11)
    );
\iReg[11]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[351]\(12)
    );
\iReg[12]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[351]\(13)
    );
\iReg[13]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[351]\(14)
    );
\iReg[14]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[351]\(15)
    );
\iReg[15]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[351]\(1)
    );
\iReg[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[351]\(2)
    );
\iReg[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[351]\(3)
    );
\iReg[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[351]\(4)
    );
\iReg[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[351]\(5)
    );
\iReg[5]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[351]\(6)
    );
\iReg[6]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[351]\(7)
    );
\iReg[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[351]\(8)
    );
\iReg[8]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[351]\(9)
    );
\iReg[9]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in_2(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      I5 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416\ is
  port (
    \dataIn[63]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(0),
      O => \dataIn[63]\(0)
    );
\iReg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(0),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(10),
      O => \dataIn[63]\(10)
    );
\iReg[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(10),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(11),
      O => \dataIn[63]\(11)
    );
\iReg[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(11),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(12),
      O => \dataIn[63]\(12)
    );
\iReg[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(12),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(13),
      O => \dataIn[63]\(13)
    );
\iReg[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(13),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(14),
      O => \dataIn[63]\(14)
    );
\iReg[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(14),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(15),
      O => \dataIn[63]\(15)
    );
\iReg[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(15),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(1),
      O => \dataIn[63]\(1)
    );
\iReg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(1),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(2),
      O => \dataIn[63]\(2)
    );
\iReg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(2),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(3),
      O => \dataIn[63]\(3)
    );
\iReg[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(3),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(4),
      O => \dataIn[63]\(4)
    );
\iReg[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(4),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(5),
      O => \dataIn[63]\(5)
    );
\iReg[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(5),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(6),
      O => \dataIn[63]\(6)
    );
\iReg[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(6),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(7),
      O => \dataIn[63]\(7)
    );
\iReg[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(7),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(8),
      O => \dataIn[63]\(8)
    );
\iReg[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(8),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[0]\,
      I4 => DataOut_1(9),
      O => \dataIn[63]\(9)
    );
\iReg[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => DataOut_10_in(9),
      I3 => \iReg_reg_n_0_[1]\,
      I4 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I1 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => sel(0),
      I4 => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gControlIn[90]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427\ is
  signal \iReg[15]_i_2__29_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_2__30_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_3__19_n_0\ : STD_LOGIC;
  signal \iReg[15]_i_3__20_n_0\ : STD_LOGIC;
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iReg[15]_i_2__29\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \iReg[15]_i_2__30\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \iReg[15]_i_3__19\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \iReg[15]_i_3__20\ : label is "soft_lutpair49";
begin
\iReg[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(1),
      I5 => dataIn(16),
      O => D(0)
    );
\iReg[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => gControlIn(0),
      I5 => dataIn(0),
      O => \gControlIn[90]\(0)
    );
\iReg[10]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(1),
      I5 => dataIn(26),
      O => D(10)
    );
\iReg[10]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => gControlIn(0),
      I5 => dataIn(10),
      O => \gControlIn[90]\(10)
    );
\iReg[11]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(1),
      I5 => dataIn(27),
      O => D(11)
    );
\iReg[11]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => gControlIn(0),
      I5 => dataIn(11),
      O => \gControlIn[90]\(11)
    );
\iReg[12]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(1),
      I5 => dataIn(28),
      O => D(12)
    );
\iReg[12]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => gControlIn(0),
      I5 => dataIn(12),
      O => \gControlIn[90]\(12)
    );
\iReg[13]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(1),
      I5 => dataIn(29),
      O => D(13)
    );
\iReg[13]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => gControlIn(0),
      I5 => dataIn(13),
      O => \gControlIn[90]\(13)
    );
\iReg[14]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(1),
      I5 => dataIn(30),
      O => D(14)
    );
\iReg[14]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => gControlIn(0),
      I5 => dataIn(14),
      O => \gControlIn[90]\(14)
    );
\iReg[15]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(1),
      I5 => dataIn(31),
      O => D(15)
    );
\iReg[15]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => gControlIn(0),
      I5 => dataIn(15),
      O => \gControlIn[90]\(15)
    );
\iReg[15]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[1]\,
      I3 => gControlIn(1),
      O => \iReg[15]_i_2__29_n_0\
    );
\iReg[15]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[0]\,
      I3 => gControlIn(0),
      O => \iReg[15]_i_2__30_n_0\
    );
\iReg[15]_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[1]\,
      I3 => gControlIn(1),
      O => \iReg[15]_i_3__19_n_0\
    );
\iReg[15]_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => \iReg_reg_n_0_[0]\,
      I3 => gControlIn(0),
      O => \iReg[15]_i_3__20_n_0\
    );
\iReg[1]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(1),
      I5 => dataIn(17),
      O => D(1)
    );
\iReg[1]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => gControlIn(0),
      I5 => dataIn(1),
      O => \gControlIn[90]\(1)
    );
\iReg[2]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(1),
      I5 => dataIn(18),
      O => D(2)
    );
\iReg[2]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => gControlIn(0),
      I5 => dataIn(2),
      O => \gControlIn[90]\(2)
    );
\iReg[3]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(1),
      I5 => dataIn(19),
      O => D(3)
    );
\iReg[3]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => gControlIn(0),
      I5 => dataIn(3),
      O => \gControlIn[90]\(3)
    );
\iReg[4]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(1),
      I5 => dataIn(20),
      O => D(4)
    );
\iReg[4]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => gControlIn(0),
      I5 => dataIn(4),
      O => \gControlIn[90]\(4)
    );
\iReg[5]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(1),
      I5 => dataIn(21),
      O => D(5)
    );
\iReg[5]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => gControlIn(0),
      I5 => dataIn(5),
      O => \gControlIn[90]\(5)
    );
\iReg[6]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(1),
      I5 => dataIn(22),
      O => D(6)
    );
\iReg[6]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => gControlIn(0),
      I5 => dataIn(6),
      O => \gControlIn[90]\(6)
    );
\iReg[7]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(1),
      I5 => dataIn(23),
      O => D(7)
    );
\iReg[7]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => gControlIn(0),
      I5 => dataIn(7),
      O => \gControlIn[90]\(7)
    );
\iReg[8]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(1),
      I5 => dataIn(24),
      O => D(8)
    );
\iReg[8]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => gControlIn(0),
      I5 => dataIn(8),
      O => \gControlIn[90]\(8)
    );
\iReg[9]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__29_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => \iReg[15]_i_3__19_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(1),
      I5 => dataIn(25),
      O => D(9)
    );
\iReg[9]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \iReg[15]_i_2__30_n_0\,
      I1 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => \iReg[15]_i_3__20_n_0\,
      I3 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => gControlIn(0),
      I5 => dataIn(9),
      O => \gControlIn[90]\(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440\ is
  port (
    \dataIn[1167]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[1167]\(0)
    );
\iReg[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[1167]\(10)
    );
\iReg[10]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[1167]\(11)
    );
\iReg[11]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[1167]\(12)
    );
\iReg[12]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[1167]\(13)
    );
\iReg[13]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[1167]\(14)
    );
\iReg[14]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[1167]\(15)
    );
\iReg[15]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[1167]\(1)
    );
\iReg[1]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[1167]\(2)
    );
\iReg[2]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[1167]\(3)
    );
\iReg[3]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[1167]\(4)
    );
\iReg[4]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[1167]\(5)
    );
\iReg[5]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[1167]\(6)
    );
\iReg[6]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[1167]\(7)
    );
\iReg[7]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[1167]\(8)
    );
\iReg[8]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[1167]\(9)
    );
\iReg[9]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453\ is
  port (
    \dataIn[879]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[879]\(0)
    );
\iReg[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[879]\(10)
    );
\iReg[10]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[879]\(11)
    );
\iReg[11]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[879]\(12)
    );
\iReg[12]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[879]\(13)
    );
\iReg[13]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[879]\(14)
    );
\iReg[14]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[879]\(15)
    );
\iReg[15]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[879]\(1)
    );
\iReg[1]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[879]\(2)
    );
\iReg[2]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[879]\(3)
    );
\iReg[3]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[879]\(4)
    );
\iReg[4]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[879]\(5)
    );
\iReg[5]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[879]\(6)
    );
\iReg[6]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[879]\(7)
    );
\iReg[7]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[879]\(8)
    );
\iReg[8]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[879]\(9)
    );
\iReg[9]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466\ is
  port (
    \dataIn[591]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[591]\(0)
    );
\iReg[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[591]\(10)
    );
\iReg[10]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[591]\(11)
    );
\iReg[11]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[591]\(12)
    );
\iReg[12]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[591]\(13)
    );
\iReg[13]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[591]\(14)
    );
\iReg[14]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[591]\(15)
    );
\iReg[15]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[591]\(1)
    );
\iReg[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[591]\(2)
    );
\iReg[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[591]\(3)
    );
\iReg[3]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[591]\(4)
    );
\iReg[4]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[591]\(5)
    );
\iReg[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[591]\(6)
    );
\iReg[6]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[591]\(7)
    );
\iReg[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[591]\(8)
    );
\iReg[8]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[591]\(9)
    );
\iReg[9]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479\ is
  port (
    \dataIn[303]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[303]\(0)
    );
\iReg[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[303]\(10)
    );
\iReg[10]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[303]\(11)
    );
\iReg[11]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[303]\(12)
    );
\iReg[12]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[303]\(13)
    );
\iReg[13]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[303]\(14)
    );
\iReg[14]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[303]\(15)
    );
\iReg[15]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[303]\(1)
    );
\iReg[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[303]\(2)
    );
\iReg[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[303]\(3)
    );
\iReg[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[303]\(4)
    );
\iReg[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[303]\(5)
    );
\iReg[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[303]\(6)
    );
\iReg[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[303]\(7)
    );
\iReg[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[303]\(8)
    );
\iReg[8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[303]\(9)
    );
\iReg[9]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => sel(0),
      I4 => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492\ is
  port (
    \dataIn[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[15]\(0)
    );
\iReg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[15]\(10)
    );
\iReg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      O => DataOut_1(10)
    );
\iReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[15]\(11)
    );
\iReg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      O => DataOut_1(11)
    );
\iReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[15]\(12)
    );
\iReg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      O => DataOut_1(12)
    );
\iReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[15]\(13)
    );
\iReg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      O => DataOut_1(13)
    );
\iReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[15]\(14)
    );
\iReg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      O => DataOut_1(14)
    );
\iReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[15]\(15)
    );
\iReg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      O => DataOut_1(15)
    );
\iReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[15]\(1)
    );
\iReg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      O => DataOut_1(1)
    );
\iReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[15]\(2)
    );
\iReg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      O => DataOut_1(2)
    );
\iReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[15]\(3)
    );
\iReg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      O => DataOut_1(3)
    );
\iReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[15]\(4)
    );
\iReg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      O => DataOut_1(4)
    );
\iReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[15]\(5)
    );
\iReg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      O => DataOut_1(5)
    );
\iReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[15]\(6)
    );
\iReg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      O => DataOut_1(6)
    );
\iReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[15]\(7)
    );
\iReg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      O => DataOut_1(7)
    );
\iReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[15]\(8)
    );
\iReg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      O => DataOut_1(8)
    );
\iReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[15]\(9)
    );
\iReg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_0,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => sel(1),
      I2 => sel(0),
      I3 => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60\ is
  port (
    \dataIn[1407]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[1407]\(0)
    );
\iReg[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[1407]\(10)
    );
\iReg[10]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[1407]\(11)
    );
\iReg[11]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[1407]\(12)
    );
\iReg[12]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[1407]\(13)
    );
\iReg[13]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[1407]\(14)
    );
\iReg[14]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[1407]\(15)
    );
\iReg[15]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[1407]\(1)
    );
\iReg[1]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[1407]\(2)
    );
\iReg[2]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[1407]\(3)
    );
\iReg[3]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[1407]\(4)
    );
\iReg[4]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[1407]\(5)
    );
\iReg[5]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[1407]\(6)
    );
\iReg[6]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[1407]\(7)
    );
\iReg[7]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[1407]\(8)
    );
\iReg[8]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[1407]\(9)
    );
\iReg[9]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73\ is
  port (
    \dataIn[1119]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[1119]\(0)
    );
\iReg[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[1119]\(10)
    );
\iReg[10]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[1119]\(11)
    );
\iReg[11]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[1119]\(12)
    );
\iReg[12]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[1119]\(13)
    );
\iReg[13]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[1119]\(14)
    );
\iReg[14]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[1119]\(15)
    );
\iReg[15]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[1119]\(1)
    );
\iReg[1]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[1119]\(2)
    );
\iReg[2]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[1119]\(3)
    );
\iReg[3]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[1119]\(4)
    );
\iReg[4]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[1119]\(5)
    );
\iReg[5]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[1119]\(6)
    );
\iReg[6]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[1119]\(7)
    );
\iReg[7]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[1119]\(8)
    );
\iReg[8]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[1119]\(9)
    );
\iReg[9]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86\ is
  port (
    \dataIn[831]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[831]\(0)
    );
\iReg[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I4 => sel(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[831]\(10)
    );
\iReg[10]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I4 => sel(0),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[831]\(11)
    );
\iReg[11]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I4 => sel(0),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[831]\(12)
    );
\iReg[12]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I4 => sel(0),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[831]\(13)
    );
\iReg[13]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I4 => sel(0),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[831]\(14)
    );
\iReg[14]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I4 => sel(0),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[831]\(15)
    );
\iReg[15]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I4 => sel(0),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[831]\(1)
    );
\iReg[1]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I4 => sel(0),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[831]\(2)
    );
\iReg[2]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I4 => sel(0),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[831]\(3)
    );
\iReg[3]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I4 => sel(0),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[831]\(4)
    );
\iReg[4]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I4 => sel(0),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[831]\(5)
    );
\iReg[5]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I4 => sel(0),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[831]\(6)
    );
\iReg[6]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I4 => sel(0),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[831]\(7)
    );
\iReg[7]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I4 => sel(0),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[831]\(8)
    );
\iReg[8]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I4 => sel(0),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[831]\(9)
    );
\iReg[9]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I4 => sel(0),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99\ is
  port (
    \dataIn[543]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99\ is
  signal DataOut_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \iReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \iReg_reg_n_0_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\iReg[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(0),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(0),
      O => \dataIn[543]\(0)
    );
\iReg[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(16),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(0),
      O => D(0)
    );
\iReg[0]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(0),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(0),
      I4 => sel(0),
      O => DataOut_1(0)
    );
\iReg[10]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(10),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(10),
      O => \dataIn[543]\(10)
    );
\iReg[10]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(26),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(10),
      O => D(10)
    );
\iReg[10]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(10),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(10),
      I4 => sel(0),
      O => DataOut_1(10)
    );
\iReg[11]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(11),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(11),
      O => \dataIn[543]\(11)
    );
\iReg[11]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(27),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(11),
      O => D(11)
    );
\iReg[11]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(11),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(11),
      I4 => sel(0),
      O => DataOut_1(11)
    );
\iReg[12]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(12),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(12),
      O => \dataIn[543]\(12)
    );
\iReg[12]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(28),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(12),
      O => D(12)
    );
\iReg[12]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(12),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(12),
      I4 => sel(0),
      O => DataOut_1(12)
    );
\iReg[13]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(13),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(13),
      O => \dataIn[543]\(13)
    );
\iReg[13]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(29),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(13),
      O => D(13)
    );
\iReg[13]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(13),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(13),
      I4 => sel(0),
      O => DataOut_1(13)
    );
\iReg[14]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(14),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(14),
      O => \dataIn[543]\(14)
    );
\iReg[14]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(30),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(14),
      O => D(14)
    );
\iReg[14]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(14),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(14),
      I4 => sel(0),
      O => DataOut_1(14)
    );
\iReg[15]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(15),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(15),
      O => \dataIn[543]\(15)
    );
\iReg[15]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(31),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(15),
      O => D(15)
    );
\iReg[15]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15),
      I4 => sel(0),
      O => DataOut_1(15)
    );
\iReg[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(1),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(1),
      O => \dataIn[543]\(1)
    );
\iReg[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(17),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(1),
      O => D(1)
    );
\iReg[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(1),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(1),
      I4 => sel(0),
      O => DataOut_1(1)
    );
\iReg[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(2),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(2),
      O => \dataIn[543]\(2)
    );
\iReg[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(18),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(2),
      O => D(2)
    );
\iReg[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(2),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(2),
      I4 => sel(0),
      O => DataOut_1(2)
    );
\iReg[3]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(3),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(3),
      O => \dataIn[543]\(3)
    );
\iReg[3]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(19),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(3),
      O => D(3)
    );
\iReg[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(3),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(3),
      I4 => sel(0),
      O => DataOut_1(3)
    );
\iReg[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(4),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(4),
      O => \dataIn[543]\(4)
    );
\iReg[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(20),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(4),
      O => D(4)
    );
\iReg[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(4),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(4),
      I4 => sel(0),
      O => DataOut_1(4)
    );
\iReg[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(5),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(5),
      O => \dataIn[543]\(5)
    );
\iReg[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(21),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(5),
      O => D(5)
    );
\iReg[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(5),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(5),
      I4 => sel(0),
      O => DataOut_1(5)
    );
\iReg[6]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(6),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(6),
      O => \dataIn[543]\(6)
    );
\iReg[6]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(22),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(6),
      O => D(6)
    );
\iReg[6]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(6),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(6),
      I4 => sel(0),
      O => DataOut_1(6)
    );
\iReg[7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(7),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(7),
      O => \dataIn[543]\(7)
    );
\iReg[7]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(23),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(7),
      O => D(7)
    );
\iReg[7]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(7),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(7),
      I4 => sel(0),
      O => DataOut_1(7)
    );
\iReg[8]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(8),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(8),
      O => \dataIn[543]\(8)
    );
\iReg[8]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(24),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(8),
      O => D(8)
    );
\iReg[8]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(8),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(8),
      I4 => sel(0),
      O => DataOut_1(8)
    );
\iReg[9]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(9),
      I1 => gControlIn(0),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[0]\,
      I5 => DataOut_1(9),
      O => \dataIn[543]\(9)
    );
\iReg[9]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dataIn(25),
      I1 => gControlIn(1),
      I2 => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I3 => iReg_1,
      I4 => \iReg_reg_n_0_[1]\,
      I5 => DataOut_1(9),
      O => D(9)
    );
\iReg[9]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I1 => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(9),
      I2 => sel(1),
      I3 => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(9),
      I4 => sel(0),
      O => DataOut_1(9)
    );
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => \iReg_reg_n_0_[0]\
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(1),
      Q => \iReg_reg_n_0_[1]\
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(2),
      Q => sel(0)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(3),
      Q => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1\ is
  port (
    iReg_1 : out STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111\ is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135\ is
  port (
    iReg_0 : out STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O9(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148\ is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161\ is
  port (
    iReg_0 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174\ is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187\ is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211\ is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224\ is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237\ is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250\ is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263\ is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287\ is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300\ is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313\ is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326\ is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339\ is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363\ is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376\ is
  port (
    iReg_0 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389\ is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402\ is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415\ is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439\ is
  port (
    iReg_1 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O8(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452\ is
  port (
    iReg_1 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465\ is
  port (
    iReg_1 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O4(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478\ is
  port (
    iReg_1 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O2(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491\ is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O1(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72\ is
  port (
    iReg_1 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O7(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85\ is
  port (
    iReg_1 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O6(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98\ is
  port (
    iReg_1 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98\ : entity is "HA_CReg";
end \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => O3(0),
      CLR => rst,
      D => iReg(0),
      Q => iReg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_Reg is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iReg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_Reg : entity is "HA_Reg";
end MEMDesign_ArrayTop_0_0_HA_Reg;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_Reg is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(6),
      Q => Q(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_Reg_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iReg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_Reg_0 : entity is "HA_Reg";
end MEMDesign_ArrayTop_0_0_HA_Reg_0;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_Reg_0 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[6]_0\(6),
      Q => Q(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_HA_Reg_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    configIn : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_HA_Reg_1 : entity is "HA_Reg";
end MEMDesign_ArrayTop_0_0_HA_Reg_1;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_HA_Reg_1 is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => configIn(6),
      Q => Q(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iReg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(0),
      Q => Q(0)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[3]_0\(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \iReg_reg[15]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    controlIn : in STD_LOGIC_VECTOR ( 35 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2\ : entity is "HA_Reg";
end \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2\;

architecture STRUCTURE of \MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2\ is
begin
\iReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(0),
      Q => Q(0)
    );
\iReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(10),
      Q => Q(10)
    );
\iReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(11),
      Q => Q(11)
    );
\iReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(12),
      Q => Q(12)
    );
\iReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(13),
      Q => Q(13)
    );
\iReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(14),
      Q => Q(14)
    );
\iReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(15),
      Q => Q(15)
    );
\iReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(16),
      Q => Q(16)
    );
\iReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(17),
      Q => Q(17)
    );
\iReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(18),
      Q => Q(18)
    );
\iReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(19),
      Q => Q(19)
    );
\iReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(1),
      Q => Q(1)
    );
\iReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(20),
      Q => Q(20)
    );
\iReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(21),
      Q => Q(21)
    );
\iReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(22),
      Q => Q(22)
    );
\iReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(23),
      Q => Q(23)
    );
\iReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(24),
      Q => Q(24)
    );
\iReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(25),
      Q => Q(25)
    );
\iReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(26),
      Q => Q(26)
    );
\iReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(27),
      Q => Q(27)
    );
\iReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(28),
      Q => Q(28)
    );
\iReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(29),
      Q => Q(29)
    );
\iReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(2),
      Q => Q(2)
    );
\iReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(30),
      Q => Q(30)
    );
\iReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(31),
      Q => Q(31)
    );
\iReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(32),
      Q => Q(32)
    );
\iReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(33),
      Q => Q(33)
    );
\iReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(34),
      Q => Q(34)
    );
\iReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(35),
      Q => Q(35)
    );
\iReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(3),
      Q => Q(3)
    );
\iReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(4),
      Q => Q(4)
    );
\iReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(5),
      Q => Q(5)
    );
\iReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(6),
      Q => Q(6)
    );
\iReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(7),
      Q => Q(7)
    );
\iReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(8),
      Q => Q(8)
    );
\iReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => controlIn(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg
     port map (
      O11(0) => O11(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[128]\(0) => Config_Reg_n_1,
      \dataOut[143]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_56
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_57
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108 is
  port (
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_113
     port map (
      O2(0) => O2(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_114
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[32]\(0) => Config_Reg_n_1,
      \dataOut[47]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_115
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_117
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_118
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_119
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_120
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121 is
  port (
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_124
     port map (
      O11(0) => O11(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_125
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[128]\(0) => Config_Reg_n_1,
      \dataOut[143]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_126
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_128
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_129
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_130
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_131
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132 is
  port (
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_137
     port map (
      O9(0) => O9(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_138
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[128]\(0) => Config_Reg_n_1,
      \dataOut[143]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_139
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_141
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_142
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_143
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_144
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145 is
  port (
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_150
     port map (
      O7(0) => O7(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_151
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[80]\(0) => Config_Reg_n_1,
      \dataOut[95]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_152
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_154
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_155
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_156
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_157
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158 is
  port (
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_163
     port map (
      O6(0) => O6(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_164
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[80]\(0) => Config_Reg_n_1,
      \dataOut[95]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_165
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_167
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_168
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_169
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_170
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171 is
  port (
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_176
     port map (
      O3(0) => O3(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_177
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[32]\(0) => Config_Reg_n_1,
      \dataOut[47]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_178
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_180
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_181
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_182
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_183
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184 is
  port (
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_189
     port map (
      O2(0) => O2(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_190
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[32]\(0) => Config_Reg_n_1,
      \dataOut[47]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_191
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_193
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_194
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_195
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_196
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_200
     port map (
      O11(0) => O11(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_201
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[112]\(0) => Config_Reg_n_1,
      \dataOut[127]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_202
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_204
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_205
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_206
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_207
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208 is
  port (
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_213
     port map (
      O8(0) => O8(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_214
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[112]\(0) => Config_Reg_n_1,
      \dataOut[127]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_215
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_217
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_218
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_219
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_220
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221 is
  port (
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_226
     port map (
      O7(0) => O7(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_227
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[64]\(0) => Config_Reg_n_1,
      \dataOut[79]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_228
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_230
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_231
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_232
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_233
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234 is
  port (
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_239
     port map (
      O4(0) => O4(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_240
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[64]\(0) => Config_Reg_n_1,
      \dataOut[79]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_241
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_243
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_244
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_245
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_246
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247 is
  port (
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_252
     port map (
      O3(0) => O3(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_253
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[16]\(0) => Config_Reg_n_1,
      \dataOut[31]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_254
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_256
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_257
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_258
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_259
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260 is
  port (
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_265
     port map (
      O1(0) => O1(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_266
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[16]\(0) => Config_Reg_n_1,
      \dataOut[31]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_267
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_269
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_270
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_271
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_272
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_276
     port map (
      O11(0) => O11(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_277
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[112]\(0) => Config_Reg_n_1,
      \dataOut[127]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_278
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_280
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_281
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_282
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_283
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_289
     port map (
      O8(0) => O8(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_290
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[112]\(0) => Config_Reg_n_1,
      \dataOut[127]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_291
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_293
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_294
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_295
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_296
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_302
     port map (
      O7(0) => O7(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_303
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[64]\(0) => Config_Reg_n_1,
      \dataOut[79]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_304
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_306
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_307
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_308
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_309
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_315
     port map (
      O4(0) => O4(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_316
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[64]\(0) => Config_Reg_n_1,
      \dataOut[79]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_317
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_319
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_320
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_321
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_322
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_328
     port map (
      O3(0) => O3(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_329
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[16]\(0) => Config_Reg_n_1,
      \dataOut[31]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_330
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_332
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_333
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_334
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_335
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336 is
  port (
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_341
     port map (
      O1(0) => O1(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_342
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[16]\(0) => Config_Reg_n_1,
      \dataOut[31]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_343
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_345
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_346
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_347
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_348
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349 is
  port (
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_352
     port map (
      O9(0) => O9(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_353
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[111]\ => \iReg_reg[15]_0\,
      \dataOut[96]\(0) => Config_Reg_n_1
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_354
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_356
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_357
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_358
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_359
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_365
     port map (
      O8(0) => O8(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_366
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[111]\ => \iReg_reg[15]\,
      \dataOut[96]\(0) => Config_Reg_n_1
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_367
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_369
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_370
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_371
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_372
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_378
     port map (
      O6(0) => O6(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_379
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[48]\(0) => Config_Reg_n_1,
      \dataOut[63]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_380
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_382
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_383
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_384
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_385
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_391
     port map (
      O4(0) => O4(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_392
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[48]\(0) => Config_Reg_n_1,
      \dataOut[63]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_393
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_395
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_396
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_397
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_398
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_404
     port map (
      O2(0) => O2(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_405
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[0]\(0) => Config_Reg_n_1,
      \dataOut[15]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_406
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_408
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_1 => iReg_1,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_409
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_410
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_411
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412 is
  port (
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_417
     port map (
      O1(0) => O1(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_418
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[0]\(0) => Config_Reg_n_1,
      \dataOut[15]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_419
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_421
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_422
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_423
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_424
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_428
     port map (
      O9(0) => O9(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_429
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[111]\ => \iReg_reg[15]\,
      \dataOut[96]\(0) => Config_Reg_n_1
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_430
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_432
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_433
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_434
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_435
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_441
     port map (
      O8(0) => O8(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_442
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[111]\ => \iReg_reg[15]\,
      \dataOut[96]\(0) => Config_Reg_n_1
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_443
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_445
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_446
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_447
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_448
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_454
     port map (
      O6(0) => O6(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_455
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[48]\(0) => Config_Reg_n_1,
      \dataOut[63]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_456
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_458
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_459
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_460
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_461
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_467
     port map (
      O4(0) => O4(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_468
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[48]\(0) => Config_Reg_n_1,
      \dataOut[63]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_469
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_471
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_472
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_473
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_474
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_480
     port map (
      O2(0) => O2(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_481
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[0]\(0) => Config_Reg_n_1,
      \dataOut[15]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_482
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_484
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_485
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_486
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_487
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488 is
  port (
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_493
     port map (
      O1(0) => O1(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_494
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      \dataOut[0]\(0) => Config_Reg_n_1,
      \dataOut[15]\ => \iReg_reg[15]_0\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_495
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_497
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_498
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]_0\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_499
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_500
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_61
     port map (
      O9(0) => O9(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_62
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[128]\(0) => Config_Reg_n_1,
      \dataOut[143]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_63
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_65
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_66
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_67
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_68
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_74
     port map (
      O7(0) => O7(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_75
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[80]\(0) => Config_Reg_n_1,
      \dataOut[95]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_76
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_78
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_79
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_80
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_81
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_87
     port map (
      O6(0) => O6(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_88
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[80]\(0) => Config_Reg_n_1,
      \dataOut[95]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_89
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_91
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_92
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_93
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_94
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95 : entity is "DSE_Solution_L0";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Config_Reg_n_0 : STD_LOGIC;
  signal Config_Reg_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_DataOut_1_latency_1_n_9 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_0 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_1 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_10 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_11 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_12 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_13 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_14 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_15 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_2 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_3 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_4 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_5 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_6 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_7 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_8 : STD_LOGIC;
  signal n0_CADA_ADD_5_n_9 : STD_LOGIC;
  signal n0_HA_IN_1_n_0 : STD_LOGIC;
  signal n0_HA_IN_1_n_1 : STD_LOGIC;
  signal n0_HA_IN_1_n_10 : STD_LOGIC;
  signal n0_HA_IN_1_n_11 : STD_LOGIC;
  signal n0_HA_IN_1_n_12 : STD_LOGIC;
  signal n0_HA_IN_1_n_13 : STD_LOGIC;
  signal n0_HA_IN_1_n_14 : STD_LOGIC;
  signal n0_HA_IN_1_n_15 : STD_LOGIC;
  signal n0_HA_IN_1_n_16 : STD_LOGIC;
  signal n0_HA_IN_1_n_17 : STD_LOGIC;
  signal n0_HA_IN_1_n_18 : STD_LOGIC;
  signal n0_HA_IN_1_n_19 : STD_LOGIC;
  signal n0_HA_IN_1_n_2 : STD_LOGIC;
  signal n0_HA_IN_1_n_20 : STD_LOGIC;
  signal n0_HA_IN_1_n_21 : STD_LOGIC;
  signal n0_HA_IN_1_n_22 : STD_LOGIC;
  signal n0_HA_IN_1_n_23 : STD_LOGIC;
  signal n0_HA_IN_1_n_24 : STD_LOGIC;
  signal n0_HA_IN_1_n_25 : STD_LOGIC;
  signal n0_HA_IN_1_n_26 : STD_LOGIC;
  signal n0_HA_IN_1_n_27 : STD_LOGIC;
  signal n0_HA_IN_1_n_28 : STD_LOGIC;
  signal n0_HA_IN_1_n_29 : STD_LOGIC;
  signal n0_HA_IN_1_n_3 : STD_LOGIC;
  signal n0_HA_IN_1_n_30 : STD_LOGIC;
  signal n0_HA_IN_1_n_4 : STD_LOGIC;
  signal n0_HA_IN_1_n_5 : STD_LOGIC;
  signal n0_HA_IN_1_n_6 : STD_LOGIC;
  signal n0_HA_IN_1_n_7 : STD_LOGIC;
  signal n0_HA_IN_1_n_8 : STD_LOGIC;
  signal n0_HA_IN_1_n_9 : STD_LOGIC;
  signal n0_HA_IN_2_n_0 : STD_LOGIC;
  signal n0_HA_IN_2_n_1 : STD_LOGIC;
  signal n0_HA_IN_2_n_10 : STD_LOGIC;
  signal n0_HA_IN_2_n_11 : STD_LOGIC;
  signal n0_HA_IN_2_n_12 : STD_LOGIC;
  signal n0_HA_IN_2_n_13 : STD_LOGIC;
  signal n0_HA_IN_2_n_14 : STD_LOGIC;
  signal n0_HA_IN_2_n_15 : STD_LOGIC;
  signal n0_HA_IN_2_n_2 : STD_LOGIC;
  signal n0_HA_IN_2_n_3 : STD_LOGIC;
  signal n0_HA_IN_2_n_4 : STD_LOGIC;
  signal n0_HA_IN_2_n_5 : STD_LOGIC;
  signal n0_HA_IN_2_n_6 : STD_LOGIC;
  signal n0_HA_IN_2_n_7 : STD_LOGIC;
  signal n0_HA_IN_2_n_8 : STD_LOGIC;
  signal n0_HA_IN_2_n_9 : STD_LOGIC;
  signal \rawOutputWire__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
Config_Reg: entity work.MEMDesign_ArrayTop_0_0_HA_CReg_100
     port map (
      O3(0) => O3(0),
      Q(1) => Config_Reg_n_0,
      Q(0) => Config_Reg_n_1,
      clk => clk,
      iReg(1 downto 0) => iReg(1 downto 0),
      rst => rst
    );
LogicMux_1: entity work.MEMDesign_ArrayTop_0_0_HA_2IM_101
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      \dataOut[32]\(0) => Config_Reg_n_1,
      \dataOut[47]\ => \iReg_reg[15]\
    );
n0_CADA_ADD_5: entity work.MEMDesign_ArrayTop_0_0_CADA_ADD_102
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      \iReg_reg[11]\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[7]\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]\(0) => n0_HA_IN_1_n_22
    );
n0_CADA_ADD_5_DataOut_1_latency_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103\
     port map (
      D(15) => n0_CADA_ADD_5_n_0,
      D(14) => n0_CADA_ADD_5_n_1,
      D(13) => n0_CADA_ADD_5_n_2,
      D(12) => n0_CADA_ADD_5_n_3,
      D(11) => n0_CADA_ADD_5_n_4,
      D(10) => n0_CADA_ADD_5_n_5,
      D(9) => n0_CADA_ADD_5_n_6,
      D(8) => n0_CADA_ADD_5_n_7,
      D(7) => n0_CADA_ADD_5_n_8,
      D(6) => n0_CADA_ADD_5_n_9,
      D(5) => n0_CADA_ADD_5_n_10,
      D(4) => n0_CADA_ADD_5_n_11,
      D(3) => n0_CADA_ADD_5_n_12,
      D(2) => n0_CADA_ADD_5_n_13,
      D(1) => n0_CADA_ADD_5_n_14,
      D(0) => n0_CADA_ADD_5_n_15,
      Q(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      Q(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      Q(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      Q(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      Q(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      Q(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      Q(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      Q(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      Q(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      Q(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      Q(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      Q(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      Q(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      Q(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      Q(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      Q(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      clk => clk,
      rst => rst
    );
n0_CADA_Mult_6: entity work.MEMDesign_ArrayTop_0_0_CADA_Mult_104
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      iReg_0 => iReg_0,
      \iReg_reg[0]\(0) => Config_Reg_n_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => n0_CADA_ADD_5_DataOut_1_latency_1_n_0,
      \iReg_reg[15]_0\(14) => n0_CADA_ADD_5_DataOut_1_latency_1_n_1,
      \iReg_reg[15]_0\(13) => n0_CADA_ADD_5_DataOut_1_latency_1_n_2,
      \iReg_reg[15]_0\(12) => n0_CADA_ADD_5_DataOut_1_latency_1_n_3,
      \iReg_reg[15]_0\(11) => n0_CADA_ADD_5_DataOut_1_latency_1_n_4,
      \iReg_reg[15]_0\(10) => n0_CADA_ADD_5_DataOut_1_latency_1_n_5,
      \iReg_reg[15]_0\(9) => n0_CADA_ADD_5_DataOut_1_latency_1_n_6,
      \iReg_reg[15]_0\(8) => n0_CADA_ADD_5_DataOut_1_latency_1_n_7,
      \iReg_reg[15]_0\(7) => n0_CADA_ADD_5_DataOut_1_latency_1_n_8,
      \iReg_reg[15]_0\(6) => n0_CADA_ADD_5_DataOut_1_latency_1_n_9,
      \iReg_reg[15]_0\(5) => n0_CADA_ADD_5_DataOut_1_latency_1_n_10,
      \iReg_reg[15]_0\(4) => n0_CADA_ADD_5_DataOut_1_latency_1_n_11,
      \iReg_reg[15]_0\(3) => n0_CADA_ADD_5_DataOut_1_latency_1_n_12,
      \iReg_reg[15]_0\(2) => n0_CADA_ADD_5_DataOut_1_latency_1_n_13,
      \iReg_reg[15]_0\(1) => n0_CADA_ADD_5_DataOut_1_latency_1_n_14,
      \iReg_reg[15]_0\(0) => n0_CADA_ADD_5_DataOut_1_latency_1_n_15,
      rawOutputWire_0(15 downto 0) => A(15 downto 0)
    );
n0_HA_IN_1: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_105
     port map (
      P(15 downto 0) => \rawOutputWire__0\(15 downto 0),
      Q(14) => n0_HA_IN_1_n_4,
      Q(13) => n0_HA_IN_1_n_5,
      Q(12) => n0_HA_IN_1_n_6,
      Q(11) => n0_HA_IN_1_n_7,
      Q(10) => n0_HA_IN_1_n_8,
      Q(9) => n0_HA_IN_1_n_9,
      Q(8) => n0_HA_IN_1_n_10,
      Q(7) => n0_HA_IN_1_n_11,
      Q(6) => n0_HA_IN_1_n_12,
      Q(5) => n0_HA_IN_1_n_13,
      Q(4) => n0_HA_IN_1_n_14,
      Q(3) => n0_HA_IN_1_n_15,
      Q(2) => n0_HA_IN_1_n_16,
      Q(1) => n0_HA_IN_1_n_17,
      Q(0) => n0_HA_IN_1_n_18,
      S(3) => n0_HA_IN_1_n_0,
      S(2) => n0_HA_IN_1_n_1,
      S(1) => n0_HA_IN_1_n_2,
      S(0) => n0_HA_IN_1_n_3,
      clk => clk,
      \iReg_reg[11]_0\(3) => n0_HA_IN_1_n_23,
      \iReg_reg[11]_0\(2) => n0_HA_IN_1_n_24,
      \iReg_reg[11]_0\(1) => n0_HA_IN_1_n_25,
      \iReg_reg[11]_0\(0) => n0_HA_IN_1_n_26,
      \iReg_reg[15]_0\(3) => n0_HA_IN_1_n_27,
      \iReg_reg[15]_0\(2) => n0_HA_IN_1_n_28,
      \iReg_reg[15]_0\(1) => n0_HA_IN_1_n_29,
      \iReg_reg[15]_0\(0) => n0_HA_IN_1_n_30,
      \iReg_reg[15]_1\(15 downto 0) => A(15 downto 0),
      \iReg_reg[15]_2\ => \iReg_reg[15]\,
      \iReg_reg[15]_3\(15 downto 0) => \iReg_reg[15]_0\(15 downto 0),
      \iReg_reg[3]_0\(0) => Config_Reg_n_0,
      \iReg_reg[7]_0\(3) => n0_HA_IN_1_n_19,
      \iReg_reg[7]_0\(2) => n0_HA_IN_1_n_20,
      \iReg_reg[7]_0\(1) => n0_HA_IN_1_n_21,
      \iReg_reg[7]_0\(0) => n0_HA_IN_1_n_22,
      rst => rst
    );
n0_HA_IN_2: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_106
     port map (
      Q(15) => n0_HA_IN_2_n_0,
      Q(14) => n0_HA_IN_2_n_1,
      Q(13) => n0_HA_IN_2_n_2,
      Q(12) => n0_HA_IN_2_n_3,
      Q(11) => n0_HA_IN_2_n_4,
      Q(10) => n0_HA_IN_2_n_5,
      Q(9) => n0_HA_IN_2_n_6,
      Q(8) => n0_HA_IN_2_n_7,
      Q(7) => n0_HA_IN_2_n_8,
      Q(6) => n0_HA_IN_2_n_9,
      Q(5) => n0_HA_IN_2_n_10,
      Q(4) => n0_HA_IN_2_n_11,
      Q(3) => n0_HA_IN_2_n_12,
      Q(2) => n0_HA_IN_2_n_13,
      Q(1) => n0_HA_IN_2_n_14,
      Q(0) => n0_HA_IN_2_n_15,
      clk => clk,
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(0) => gControlIn(0),
      rst => rst
    );
n0_HA_IN_3: entity work.MEMDesign_ArrayTop_0_0_CADA_IN_107
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gControlIn[105]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O11(0) => O11(0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      \gControlIn[105]\(15 downto 0) => \gControlIn[105]\(15 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109 is
  port (
    \dataIn[255]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O2(0) => O2(0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[255]\(15 downto 0) => \dataIn[255]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122 is
  port (
    \dataIn[1647]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O11(0) => O11(0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1647]\(15 downto 0) => \dataIn[1647]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133 is
  port (
    \dataIn[1359]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O9(0) => O9(0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1359]\(15 downto 0) => \dataIn[1359]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146 is
  port (
    \dataIn[1071]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1071]\(15 downto 0) => \dataIn[1071]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159 is
  port (
    \dataIn[783]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O6(0) => O6(0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[783]\(15 downto 0) => \dataIn[783]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172 is
  port (
    \dataIn[495]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[495]\(15 downto 0) => \dataIn[495]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185 is
  port (
    \dataIn[207]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O2(0) => O2(0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[207]\(15 downto 0) => \dataIn[207]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198 is
  port (
    \dataIn[1599]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O11(0) => O11(0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1599]\(15 downto 0) => \dataIn[1599]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209 is
  port (
    \dataIn[1311]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O8(0) => O8(0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1311]\(15 downto 0) => \dataIn[1311]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222 is
  port (
    \dataIn[1023]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1023]\(15 downto 0) => \dataIn[1023]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235 is
  port (
    \dataIn[735]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O4(0) => O4(0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[735]\(15 downto 0) => \dataIn[735]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248 is
  port (
    \dataIn[447]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[447]\(15 downto 0) => \dataIn[447]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261 is
  port (
    \dataIn[159]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[159]\(15 downto 0) => \dataIn[159]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274 is
  port (
    \dataIn[1551]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O11(0) => O11(0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1551]\(15 downto 0) => \dataIn[1551]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285 is
  port (
    \dataIn[1263]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O8(0) => O8(0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1263]\(15 downto 0) => \dataIn[1263]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298 is
  port (
    \dataIn[975]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O7(0) => O7(0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[975]\(15 downto 0) => \dataIn[975]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311 is
  port (
    \dataIn[687]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O4(0) => O4(0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[687]\(15 downto 0) => \dataIn[687]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324 is
  port (
    \dataIn[399]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O3(0) => O3(0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[399]\(15 downto 0) => \dataIn[399]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337 is
  port (
    \dataIn[111]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[111]\(15 downto 0) => \dataIn[111]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350 is
  port (
    \dataIn[1503]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O9(0) => O9(0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1503]\(15 downto 0) => \dataIn[1503]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361 is
  port (
    \dataIn[1215]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O8(0) => O8(0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1215]\(15 downto 0) => \dataIn[1215]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374 is
  port (
    \dataIn[927]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O6(0) => O6(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[927]\(15 downto 0) => \dataIn[927]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387 is
  port (
    \dataIn[639]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O4(0) => O4(0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[639]\(15 downto 0) => \dataIn[639]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400 is
  port (
    \dataIn[351]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O2(0) => O2(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[351]\(15 downto 0) => \dataIn[351]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413 is
  port (
    \dataIn[63]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416\
     port map (
      D(15 downto 0) => D(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[63]\(15 downto 0) => \dataIn[63]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gControlIn[90]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O9(0) => O9(0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      \gControlIn[90]\(15 downto 0) => \gControlIn[90]\(15 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437 is
  port (
    \dataIn[1167]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O8(0) => O8(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1167]\(15 downto 0) => \dataIn[1167]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450 is
  port (
    \dataIn[879]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O6(0) => O6(0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[879]\(15 downto 0) => \dataIn[879]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463 is
  port (
    \dataIn[591]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O4(0) => O4(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[591]\(15 downto 0) => \dataIn[591]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476 is
  port (
    \dataIn[303]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O2(0) => O2(0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[303]\(15 downto 0) => \dataIn[303]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489 is
  port (
    \dataIn[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O1(0) => O1(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[15]\(15 downto 0) => \dataIn[15]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59 is
  port (
    \dataIn[1407]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O9(0) => O9(0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1407]\(15 downto 0) => \dataIn[1407]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70 is
  port (
    \dataIn[1119]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O7(0) => O7(0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[1119]\(15 downto 0) => \dataIn[1119]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83 is
  port (
    \dataIn[831]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O6(0) => O6(0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[831]\(15 downto 0) => \dataIn[831]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96 is
  port (
    \dataIn[543]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96 : entity is "DSE_Solution_L1";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99\
     port map (
      D(15 downto 0) => D(15 downto 0),
      O3(0) => O3(0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 0) => dataIn(31 downto 0),
      \dataIn[543]\(15 downto 0) => \dataIn[543]\(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(1 downto 0),
      iReg(3 downto 0) => iReg(3 downto 0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2 is
  port (
    iReg_1 : out STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1\
     port map (
      O9(0) => O9(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110 is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111\
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134 is
  port (
    iReg_0 : out STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135\
     port map (
      O9(0) => O9(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147 is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148\
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160 is
  port (
    iReg_0 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161\
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173 is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174\
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186 is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187\
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210 is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211\
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223 is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224\
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236 is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237\
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249 is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250\
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262 is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263\
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286 is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287\
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299 is
  port (
    iReg_0 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300\
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312 is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313\
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325 is
  port (
    iReg_0 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326\
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338 is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339\
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362 is
  port (
    iReg_0 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363\
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375 is
  port (
    iReg_0 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376\
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388 is
  port (
    iReg_0 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389\
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401 is
  port (
    iReg_0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402\
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414 is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415\
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438 is
  port (
    iReg_1 : out STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439\
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451 is
  port (
    iReg_1 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452\
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464 is
  port (
    iReg_1 : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465\
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477 is
  port (
    iReg_1 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478\
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490 is
  port (
    iReg_0 : out STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491\
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71 is
  port (
    iReg_1 : out STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72\
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84 is
  port (
    iReg_1 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85\
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97 is
  port (
    iReg_1 : out STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97 : entity is "DSE_Solution_L2";
end MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97 is
begin
Config_Reg: entity work.\MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98\
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(0),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop is
  port (
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_0 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O1(0) => O1(0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O1(0) => O1(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[15]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[15]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[15]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[15]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[15]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[15]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[15]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[15]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[15]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[15]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[15]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[15]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[15]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[15]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[15]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[15]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_0 => iReg_0,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_12 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_12 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_12;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_12 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O2(0) => O2(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O2(0) => O2(0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[303]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[303]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[303]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[303]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[303]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[303]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[303]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[303]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[303]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[303]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[303]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[303]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[303]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[303]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[303]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[303]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_13 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_13 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_13;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_13 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O4(0) => O4(0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O4(0) => O4(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[591]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[591]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[591]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[591]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[591]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[591]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[591]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[591]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[591]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[591]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[591]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[591]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[591]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[591]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[591]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[591]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_14 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_14 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_14;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_14 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O6(0) => O6(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O6(0) => O6(0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[879]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[879]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[879]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[879]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[879]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[879]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[879]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[879]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[879]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[879]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[879]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[879]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[879]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[879]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[879]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[879]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_15 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_15 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_15;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_15 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O8(0) => O8(0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O8(0) => O8(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1167]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1167]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1167]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1167]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1167]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1167]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1167]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1167]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1167]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1167]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1167]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1167]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1167]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1167]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1167]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1167]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_16 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_16 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_16;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_16 is
  signal VS_DSE_Solution_L1_n_16 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_17 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_18 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_19 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_20 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_21 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_22 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_23 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_24 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_25 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_26 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_27 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_28 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_29 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_30 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_31 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O9(0) => O9(0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_16,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_17,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_18,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_19,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_20,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_21,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_22,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_23,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_24,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_25,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_26,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_27,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_28,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_29,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_30,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_31,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O9(0) => O9(0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      \gControlIn[90]\(15) => VS_DSE_Solution_L1_n_16,
      \gControlIn[90]\(14) => VS_DSE_Solution_L1_n_17,
      \gControlIn[90]\(13) => VS_DSE_Solution_L1_n_18,
      \gControlIn[90]\(12) => VS_DSE_Solution_L1_n_19,
      \gControlIn[90]\(11) => VS_DSE_Solution_L1_n_20,
      \gControlIn[90]\(10) => VS_DSE_Solution_L1_n_21,
      \gControlIn[90]\(9) => VS_DSE_Solution_L1_n_22,
      \gControlIn[90]\(8) => VS_DSE_Solution_L1_n_23,
      \gControlIn[90]\(7) => VS_DSE_Solution_L1_n_24,
      \gControlIn[90]\(6) => VS_DSE_Solution_L1_n_25,
      \gControlIn[90]\(5) => VS_DSE_Solution_L1_n_26,
      \gControlIn[90]\(4) => VS_DSE_Solution_L1_n_27,
      \gControlIn[90]\(3) => VS_DSE_Solution_L1_n_28,
      \gControlIn[90]\(2) => VS_DSE_Solution_L1_n_29,
      \gControlIn[90]\(1) => VS_DSE_Solution_L1_n_30,
      \gControlIn[90]\(0) => VS_DSE_Solution_L1_n_31,
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_17 is
  port (
    iReg_0 : out STD_LOGIC;
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_17 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_17;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_17 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O1(0) => O1(0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[63]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[63]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[63]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[63]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[63]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[63]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[63]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[63]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[63]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[63]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[63]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[63]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[63]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[63]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[63]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[63]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_18 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_18 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_18;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_18 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O2(0) => O2(0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O2(0) => O2(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[351]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[351]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[351]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[351]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[351]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[351]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[351]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[351]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[351]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[351]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[351]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[351]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[351]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[351]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[351]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[351]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_19 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_19 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_19;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_19 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O4(0) => O4(0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O4(0) => O4(0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[639]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[639]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[639]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[639]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[639]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[639]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[639]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[639]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[639]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[639]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[639]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[639]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[639]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[639]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[639]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[639]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_20 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_20 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_20;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_20 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O6(0) => O6(0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O6(0) => O6(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[927]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[927]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[927]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[927]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[927]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[927]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[927]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[927]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[927]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[927]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[927]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[927]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[927]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[927]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[927]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[927]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_21 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_21 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_21;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_21 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O8(0) => O8(0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O8(0) => O8(0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1215]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1215]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1215]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1215]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1215]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1215]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1215]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1215]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1215]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1215]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1215]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1215]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1215]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1215]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1215]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1215]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_22 is
  port (
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_22 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_22;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_22 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O9(0) => O9(0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O9(0) => O9(0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1503]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1503]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1503]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1503]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1503]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1503]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1503]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1503]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1503]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1503]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1503]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1503]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1503]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1503]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1503]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1503]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_23 is
  port (
    iReg_0 : out STD_LOGIC;
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_23 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_23;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_23 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O1(0) => O1(0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[111]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[111]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[111]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[111]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[111]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[111]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[111]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[111]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[111]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[111]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[111]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[111]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[111]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[111]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[111]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[111]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_24 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_24 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_24;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_24 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O3(0) => O3(0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[399]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[399]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[399]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[399]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[399]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[399]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[399]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[399]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[399]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[399]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[399]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[399]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[399]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[399]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[399]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[399]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_25 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_25 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_25;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_25 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O4(0) => O4(0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O4(0) => O4(0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[687]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[687]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[687]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[687]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[687]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[687]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[687]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[687]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[687]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[687]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[687]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[687]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[687]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[687]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[687]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[687]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_26 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_26 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_26;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_26 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O7(0) => O7(0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[975]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[975]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[975]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[975]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[975]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[975]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[975]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[975]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[975]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[975]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[975]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[975]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[975]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[975]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[975]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[975]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_27 is
  port (
    iReg_0 : out STD_LOGIC;
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_1 : in STD_LOGIC;
    DataOut_10_in_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_27 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_27;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_27 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O8(0) => O8(0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_1 => iReg_1,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O8(0) => O8(0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1263]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1263]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1263]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1263]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1263]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1263]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1263]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1263]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1263]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1263]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1263]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1263]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1263]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1263]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1263]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1263]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_28 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_28 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_28;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_28 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O11(0) => O11(0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O11(0) => O11(0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1551]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1551]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1551]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1551]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1551]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1551]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1551]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1551]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1551]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1551]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1551]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1551]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1551]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1551]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1551]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1551]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_29 is
  port (
    iReg_0 : out STD_LOGIC;
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_29 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_29;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_29 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O1(0) => O1(0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => O1(0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[159]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[159]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[159]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[159]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[159]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[159]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[159]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[159]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[159]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[159]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[159]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[159]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[159]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[159]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[159]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[159]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262
     port map (
      O1(0) => O1(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_30 is
  port (
    iReg_0 : out STD_LOGIC;
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_30 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_30;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_30 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O3(0) => O3(0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[447]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[447]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[447]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[447]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[447]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[447]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[447]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[447]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[447]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[447]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[447]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[447]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[447]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[447]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[447]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[447]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_31 is
  port (
    iReg_0 : out STD_LOGIC;
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_31 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_31;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_31 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O4(0) => O4(0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O4(0) => O4(0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[735]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[735]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[735]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[735]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[735]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[735]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[735]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[735]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[735]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[735]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[735]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[735]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[735]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[735]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[735]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[735]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236
     port map (
      O4(0) => O4(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_32 is
  port (
    iReg_0 : out STD_LOGIC;
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_32 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_32;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_32 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O7(0) => O7(0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1023]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1023]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1023]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1023]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1023]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1023]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1023]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1023]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1023]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1023]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1023]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1023]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1023]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1023]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1023]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1023]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_33 is
  port (
    iReg_0 : out STD_LOGIC;
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_33 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_33;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_33 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O8(0) => O8(0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O8(0) => O8(0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1311]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1311]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1311]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1311]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1311]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1311]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1311]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1311]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1311]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1311]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1311]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1311]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1311]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1311]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1311]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1311]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210
     port map (
      O8(0) => O8(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_34 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_34 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_34;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_34 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O11(0) => O11(0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O11(0) => O11(0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1599]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1599]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1599]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1599]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1599]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1599]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1599]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1599]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1599]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1599]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1599]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1599]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1599]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1599]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1599]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1599]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_35 is
  port (
    iReg_0 : out STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_35 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_35;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_35 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O2(0) => O2(0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O2(0) => O2(0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[207]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[207]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[207]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[207]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[207]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[207]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[207]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[207]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[207]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[207]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[207]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[207]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[207]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[207]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[207]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[207]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_36 is
  port (
    iReg_0 : out STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_36 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_36;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_36 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O3(0) => O3(0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[495]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[495]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[495]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[495]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[495]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[495]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[495]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[495]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[495]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[495]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[495]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[495]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[495]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[495]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[495]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[495]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_37 is
  port (
    iReg_0 : out STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_37 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_37;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_37 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O6(0) => O6(0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O6(0) => O6(0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[783]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[783]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[783]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[783]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[783]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[783]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[783]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[783]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[783]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[783]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[783]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[783]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[783]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[783]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[783]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[783]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_38 is
  port (
    iReg_0 : out STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_38 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_38;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_38 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O7(0) => O7(0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1071]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1071]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1071]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1071]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1071]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1071]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1071]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1071]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1071]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1071]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1071]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1071]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1071]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1071]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1071]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1071]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_39 is
  port (
    iReg_0 : out STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DataOut_10_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_39 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_39;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_39 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O9(0) => O9(0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O9(0) => O9(0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1359]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1359]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1359]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1359]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1359]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1359]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1359]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1359]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1359]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1359]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1359]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1359]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1359]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1359]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1359]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1359]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134
     port map (
      O9(0) => O9(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_40 is
  port (
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_40 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_40;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_40 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O11(0) => O11(0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O11(0) => O11(0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1647]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1647]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1647]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1647]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1647]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1647]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1647]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1647]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1647]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1647]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1647]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1647]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1647]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1647]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1647]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1647]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_41 is
  port (
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_41 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_41;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_41 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_0 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O2(0) => O2(0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      \iReg_reg[15]\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]\(0) => VS_DSE_Solution_L1_n_15,
      \iReg_reg[15]_0\ => \iReg_reg[15]\,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O2(0) => O2(0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[255]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[255]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[255]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[255]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[255]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[255]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[255]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[255]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[255]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[255]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[255]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[255]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[255]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[255]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[255]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[255]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_0 => iReg_0,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110
     port map (
      O2(0) => O2(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_0 => iReg_0,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_42 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_42 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_42;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_42 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O3(0) => O3(0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O3(0) => O3(0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[543]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[543]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[543]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[543]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[543]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[543]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[543]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[543]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[543]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[543]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[543]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[543]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[543]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[543]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[543]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[543]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97
     port map (
      O3(0) => O3(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_43 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_43 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_43;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_43 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O6(0) => O6(0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O6(0) => O6(0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[831]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[831]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[831]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[831]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[831]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[831]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[831]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[831]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[831]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[831]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[831]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[831]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[831]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[831]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[831]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[831]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84
     port map (
      O6(0) => O6(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_44 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_44 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_44;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_44 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O7(0) => O7(0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O7(0) => O7(0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1119]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1119]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1119]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1119]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1119]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1119]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1119]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1119]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1119]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1119]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1119]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1119]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1119]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1119]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1119]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1119]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71
     port map (
      O7(0) => O7(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_45 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_45 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_45;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_45 is
  signal VS_DSE_Solution_L1_n_0 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_1 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_10 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_11 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_12 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_13 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_14 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_15 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_2 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_3 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_4 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_5 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_6 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_7 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_8 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_9 : STD_LOGIC;
  signal iReg_1 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O9(0) => O9(0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_0,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_1,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_2,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_3,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_4,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_5,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_6,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_7,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_8,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_9,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_10,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_11,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_12,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_13,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_14,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_15,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O9(0) => O9(0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      \dataIn[1407]\(15) => VS_DSE_Solution_L1_n_0,
      \dataIn[1407]\(14) => VS_DSE_Solution_L1_n_1,
      \dataIn[1407]\(13) => VS_DSE_Solution_L1_n_2,
      \dataIn[1407]\(12) => VS_DSE_Solution_L1_n_3,
      \dataIn[1407]\(11) => VS_DSE_Solution_L1_n_4,
      \dataIn[1407]\(10) => VS_DSE_Solution_L1_n_5,
      \dataIn[1407]\(9) => VS_DSE_Solution_L1_n_6,
      \dataIn[1407]\(8) => VS_DSE_Solution_L1_n_7,
      \dataIn[1407]\(7) => VS_DSE_Solution_L1_n_8,
      \dataIn[1407]\(6) => VS_DSE_Solution_L1_n_9,
      \dataIn[1407]\(5) => VS_DSE_Solution_L1_n_10,
      \dataIn[1407]\(4) => VS_DSE_Solution_L1_n_11,
      \dataIn[1407]\(3) => VS_DSE_Solution_L1_n_12,
      \dataIn[1407]\(2) => VS_DSE_Solution_L1_n_13,
      \dataIn[1407]\(1) => VS_DSE_Solution_L1_n_14,
      \dataIn[1407]\(0) => VS_DSE_Solution_L1_n_15,
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      iReg(3 downto 0) => iReg(5 downto 2),
      iReg_1 => iReg_1,
      rst => rst
    );
VS_DSE_Solution_L2: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L2
     port map (
      O9(0) => O9(0),
      clk => clk,
      iReg(0) => iReg(6),
      iReg_1 => iReg_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_VSTop_46 is
  port (
    DataOut_10_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 47 downto 0 );
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iReg_reg[15]\ : in STD_LOGIC;
    iReg_0 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_VSTop_46 : entity is "VSTop";
end MEMDesign_ArrayTop_0_0_VSTop_46;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_VSTop_46 is
  signal VS_DSE_Solution_L1_n_16 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_17 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_18 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_19 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_20 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_21 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_22 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_23 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_24 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_25 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_26 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_27 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_28 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_29 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_30 : STD_LOGIC;
  signal VS_DSE_Solution_L1_n_31 : STD_LOGIC;
  signal inDataWire : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
VS_DSE_Solution_L0: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L0
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O11(0) => O11(0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(15 downto 0) => dataIn(31 downto 16),
      gControlIn(0) => gControlIn(1),
      iReg(1 downto 0) => iReg(1 downto 0),
      iReg_0 => iReg_0,
      \iReg_reg[15]\ => \iReg_reg[15]\,
      \iReg_reg[15]_0\(15) => VS_DSE_Solution_L1_n_16,
      \iReg_reg[15]_0\(14) => VS_DSE_Solution_L1_n_17,
      \iReg_reg[15]_0\(13) => VS_DSE_Solution_L1_n_18,
      \iReg_reg[15]_0\(12) => VS_DSE_Solution_L1_n_19,
      \iReg_reg[15]_0\(11) => VS_DSE_Solution_L1_n_20,
      \iReg_reg[15]_0\(10) => VS_DSE_Solution_L1_n_21,
      \iReg_reg[15]_0\(9) => VS_DSE_Solution_L1_n_22,
      \iReg_reg[15]_0\(8) => VS_DSE_Solution_L1_n_23,
      \iReg_reg[15]_0\(7) => VS_DSE_Solution_L1_n_24,
      \iReg_reg[15]_0\(6) => VS_DSE_Solution_L1_n_25,
      \iReg_reg[15]_0\(5) => VS_DSE_Solution_L1_n_26,
      \iReg_reg[15]_0\(4) => VS_DSE_Solution_L1_n_27,
      \iReg_reg[15]_0\(3) => VS_DSE_Solution_L1_n_28,
      \iReg_reg[15]_0\(2) => VS_DSE_Solution_L1_n_29,
      \iReg_reg[15]_0\(1) => VS_DSE_Solution_L1_n_30,
      \iReg_reg[15]_0\(0) => VS_DSE_Solution_L1_n_31,
      rst => rst
    );
VS_DSE_Solution_L1: entity work.MEMDesign_ArrayTop_0_0_DSE_Solution_L1
     port map (
      D(15 downto 0) => inDataWire(15 downto 0),
      O11(0) => O11(0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(31 downto 16) => dataIn(47 downto 32),
      dataIn(15 downto 0) => dataIn(15 downto 0),
      gControlIn(1) => gControlIn(2),
      gControlIn(0) => gControlIn(0),
      \gControlIn[105]\(15) => VS_DSE_Solution_L1_n_16,
      \gControlIn[105]\(14) => VS_DSE_Solution_L1_n_17,
      \gControlIn[105]\(13) => VS_DSE_Solution_L1_n_18,
      \gControlIn[105]\(12) => VS_DSE_Solution_L1_n_19,
      \gControlIn[105]\(11) => VS_DSE_Solution_L1_n_20,
      \gControlIn[105]\(10) => VS_DSE_Solution_L1_n_21,
      \gControlIn[105]\(9) => VS_DSE_Solution_L1_n_22,
      \gControlIn[105]\(8) => VS_DSE_Solution_L1_n_23,
      \gControlIn[105]\(7) => VS_DSE_Solution_L1_n_24,
      \gControlIn[105]\(6) => VS_DSE_Solution_L1_n_25,
      \gControlIn[105]\(5) => VS_DSE_Solution_L1_n_26,
      \gControlIn[105]\(4) => VS_DSE_Solution_L1_n_27,
      \gControlIn[105]\(3) => VS_DSE_Solution_L1_n_28,
      \gControlIn[105]\(2) => VS_DSE_Solution_L1_n_29,
      \gControlIn[105]\(1) => VS_DSE_Solution_L1_n_30,
      \gControlIn[105]\(0) => VS_DSE_Solution_L1_n_31,
      iReg(3 downto 0) => iReg(5 downto 2),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0_ArrayTop is
  port (
    dataOut : out STD_LOGIC_VECTOR ( 143 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 125 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 1727 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \iReg_reg[15]\ : in STD_LOGIC;
    \iReg_reg[15]_0\ : in STD_LOGIC;
    \iReg_reg[15]_1\ : in STD_LOGIC;
    \iReg_reg[15]_2\ : in STD_LOGIC;
    \iReg_reg[15]_3\ : in STD_LOGIC;
    \iReg_reg[15]_4\ : in STD_LOGIC;
    \iReg_reg[15]_5\ : in STD_LOGIC;
    \iReg_reg[15]_6\ : in STD_LOGIC;
    \iReg_reg[15]_7\ : in STD_LOGIC;
    \iReg_reg[15]_8\ : in STD_LOGIC;
    \iReg_reg[15]_9\ : in STD_LOGIC;
    \iReg_reg[15]_10\ : in STD_LOGIC;
    \iReg_reg[15]_11\ : in STD_LOGIC;
    \iReg_reg[15]_12\ : in STD_LOGIC;
    \iReg_reg[15]_13\ : in STD_LOGIC;
    \iReg_reg[15]_14\ : in STD_LOGIC;
    \iReg_reg[15]_15\ : in STD_LOGIC;
    \iReg_reg[15]_16\ : in STD_LOGIC;
    \iReg_reg[15]_17\ : in STD_LOGIC;
    \iReg_reg[15]_18\ : in STD_LOGIC;
    \iReg_reg[15]_19\ : in STD_LOGIC;
    \iReg_reg[15]_20\ : in STD_LOGIC;
    \iReg_reg[15]_21\ : in STD_LOGIC;
    \iReg_reg[15]_22\ : in STD_LOGIC;
    \iReg_reg[15]_23\ : in STD_LOGIC;
    \iReg_reg[15]_24\ : in STD_LOGIC;
    \iReg_reg[15]_25\ : in STD_LOGIC;
    \iReg_reg[15]_26\ : in STD_LOGIC;
    \iReg_reg[15]_27\ : in STD_LOGIC;
    \iReg_reg[15]_28\ : in STD_LOGIC;
    \iReg_reg[15]_29\ : in STD_LOGIC;
    \iReg_reg[15]_30\ : in STD_LOGIC;
    \iReg_reg[15]_31\ : in STD_LOGIC;
    \iReg_reg[15]_32\ : in STD_LOGIC;
    \iReg_reg[15]_33\ : in STD_LOGIC;
    \iReg_reg[15]_34\ : in STD_LOGIC;
    configIn : in STD_LOGIC_VECTOR ( 6 downto 0 );
    controlIn : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MEMDesign_ArrayTop_0_0_ArrayTop : entity is "ArrayTop";
end MEMDesign_ArrayTop_0_0_ArrayTop;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0_ArrayTop is
  signal DataIn_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DataOut_10_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_15 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_17 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_19 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_34 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_35 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_36 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_37 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DataOut_10_in_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MS_ConfigS1_0_n_0 : STD_LOGIC;
  signal MS_ConfigS1_0_n_1 : STD_LOGIC;
  signal MS_ConfigS1_0_n_2 : STD_LOGIC;
  signal MS_ConfigS1_0_n_3 : STD_LOGIC;
  signal MS_ConfigS1_0_n_4 : STD_LOGIC;
  signal MS_ConfigS1_0_n_5 : STD_LOGIC;
  signal MS_ConfigS1_0_n_6 : STD_LOGIC;
  signal MS_ConfigS2_0_n_0 : STD_LOGIC;
  signal MS_ConfigS2_0_n_1 : STD_LOGIC;
  signal MS_ConfigS2_0_n_2 : STD_LOGIC;
  signal MS_ConfigS2_0_n_3 : STD_LOGIC;
  signal MS_ConfigS2_0_n_4 : STD_LOGIC;
  signal MS_ConfigS2_0_n_5 : STD_LOGIC;
  signal MS_ConfigS2_0_n_6 : STD_LOGIC;
  signal MS_EnS1_0_n_10 : STD_LOGIC;
  signal MS_EnS1_0_n_11 : STD_LOGIC;
  signal MS_EnS1_0_n_12 : STD_LOGIC;
  signal MS_EnS1_0_n_13 : STD_LOGIC;
  signal MS_EnS1_0_n_14 : STD_LOGIC;
  signal MS_EnS1_0_n_15 : STD_LOGIC;
  signal MS_EnS1_0_n_4 : STD_LOGIC;
  signal MS_EnS1_0_n_5 : STD_LOGIC;
  signal MS_EnS1_0_n_6 : STD_LOGIC;
  signal MS_EnS1_0_n_7 : STD_LOGIC;
  signal MS_EnS1_0_n_8 : STD_LOGIC;
  signal MS_EnS1_0_n_9 : STD_LOGIC;
  signal MS_EnS1_1_n_0 : STD_LOGIC;
  signal MS_EnS1_1_n_1 : STD_LOGIC;
  signal MS_EnS1_1_n_10 : STD_LOGIC;
  signal MS_EnS1_1_n_11 : STD_LOGIC;
  signal MS_EnS1_1_n_12 : STD_LOGIC;
  signal MS_EnS1_1_n_13 : STD_LOGIC;
  signal MS_EnS1_1_n_14 : STD_LOGIC;
  signal MS_EnS1_1_n_15 : STD_LOGIC;
  signal MS_EnS1_1_n_2 : STD_LOGIC;
  signal MS_EnS1_1_n_3 : STD_LOGIC;
  signal MS_EnS1_1_n_4 : STD_LOGIC;
  signal MS_EnS1_1_n_5 : STD_LOGIC;
  signal MS_EnS1_1_n_6 : STD_LOGIC;
  signal MS_EnS1_1_n_7 : STD_LOGIC;
  signal MS_EnS1_1_n_8 : STD_LOGIC;
  signal MS_EnS1_1_n_9 : STD_LOGIC;
  signal MS_EnS1_2_n_0 : STD_LOGIC;
  signal MS_EnS1_2_n_1 : STD_LOGIC;
  signal MS_EnS1_2_n_2 : STD_LOGIC;
  signal MS_EnS1_2_n_3 : STD_LOGIC;
  signal MS_EnS2_0_n_0 : STD_LOGIC;
  signal MS_EnS2_0_n_1 : STD_LOGIC;
  signal MS_EnS2_0_n_10 : STD_LOGIC;
  signal MS_EnS2_0_n_11 : STD_LOGIC;
  signal MS_EnS2_0_n_12 : STD_LOGIC;
  signal MS_EnS2_0_n_13 : STD_LOGIC;
  signal MS_EnS2_0_n_14 : STD_LOGIC;
  signal MS_EnS2_0_n_15 : STD_LOGIC;
  signal MS_EnS2_0_n_16 : STD_LOGIC;
  signal MS_EnS2_0_n_17 : STD_LOGIC;
  signal MS_EnS2_0_n_18 : STD_LOGIC;
  signal MS_EnS2_0_n_19 : STD_LOGIC;
  signal MS_EnS2_0_n_2 : STD_LOGIC;
  signal MS_EnS2_0_n_20 : STD_LOGIC;
  signal MS_EnS2_0_n_21 : STD_LOGIC;
  signal MS_EnS2_0_n_22 : STD_LOGIC;
  signal MS_EnS2_0_n_23 : STD_LOGIC;
  signal MS_EnS2_0_n_24 : STD_LOGIC;
  signal MS_EnS2_0_n_25 : STD_LOGIC;
  signal MS_EnS2_0_n_26 : STD_LOGIC;
  signal MS_EnS2_0_n_27 : STD_LOGIC;
  signal MS_EnS2_0_n_28 : STD_LOGIC;
  signal MS_EnS2_0_n_29 : STD_LOGIC;
  signal MS_EnS2_0_n_3 : STD_LOGIC;
  signal MS_EnS2_0_n_30 : STD_LOGIC;
  signal MS_EnS2_0_n_31 : STD_LOGIC;
  signal MS_EnS2_0_n_32 : STD_LOGIC;
  signal MS_EnS2_0_n_33 : STD_LOGIC;
  signal MS_EnS2_0_n_34 : STD_LOGIC;
  signal MS_EnS2_0_n_35 : STD_LOGIC;
  signal MS_EnS2_0_n_4 : STD_LOGIC;
  signal MS_EnS2_0_n_5 : STD_LOGIC;
  signal MS_EnS2_0_n_6 : STD_LOGIC;
  signal MS_EnS2_0_n_7 : STD_LOGIC;
  signal MS_EnS2_0_n_8 : STD_LOGIC;
  signal MS_EnS2_0_n_9 : STD_LOGIC;
  signal MS_OConfigS0_w8 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal MS_OEnS0_w0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MS_OEnS0_w8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal iReg : STD_LOGIC;
  signal iReg_11 : STD_LOGIC;
  signal iReg_12 : STD_LOGIC;
  signal iReg_14 : STD_LOGIC;
  signal iReg_16 : STD_LOGIC;
  signal iReg_18 : STD_LOGIC;
  signal iReg_20 : STD_LOGIC;
  signal iReg_22 : STD_LOGIC;
  signal iReg_23 : STD_LOGIC;
  signal iReg_24 : STD_LOGIC;
  signal iReg_25 : STD_LOGIC;
  signal iReg_26 : STD_LOGIC;
  signal iReg_28 : STD_LOGIC;
  signal iReg_29 : STD_LOGIC;
  signal iReg_30 : STD_LOGIC;
  signal iReg_31 : STD_LOGIC;
  signal iReg_32 : STD_LOGIC;
  signal iReg_5 : STD_LOGIC;
  signal iReg_7 : STD_LOGIC;
  signal iReg_9 : STD_LOGIC;
begin
MS_ConfigS0_0: entity work.MEMDesign_ArrayTop_0_0_HA_Reg
     port map (
      Q(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      clk => clk,
      \iReg_reg[6]_0\(6) => MS_ConfigS1_0_n_0,
      \iReg_reg[6]_0\(5) => MS_ConfigS1_0_n_1,
      \iReg_reg[6]_0\(4) => MS_ConfigS1_0_n_2,
      \iReg_reg[6]_0\(3) => MS_ConfigS1_0_n_3,
      \iReg_reg[6]_0\(2) => MS_ConfigS1_0_n_4,
      \iReg_reg[6]_0\(1) => MS_ConfigS1_0_n_5,
      \iReg_reg[6]_0\(0) => MS_ConfigS1_0_n_6,
      rst => rst
    );
MS_ConfigS1_0: entity work.MEMDesign_ArrayTop_0_0_HA_Reg_0
     port map (
      Q(6) => MS_ConfigS1_0_n_0,
      Q(5) => MS_ConfigS1_0_n_1,
      Q(4) => MS_ConfigS1_0_n_2,
      Q(3) => MS_ConfigS1_0_n_3,
      Q(2) => MS_ConfigS1_0_n_4,
      Q(1) => MS_ConfigS1_0_n_5,
      Q(0) => MS_ConfigS1_0_n_6,
      clk => clk,
      \iReg_reg[6]_0\(6) => MS_ConfigS2_0_n_0,
      \iReg_reg[6]_0\(5) => MS_ConfigS2_0_n_1,
      \iReg_reg[6]_0\(4) => MS_ConfigS2_0_n_2,
      \iReg_reg[6]_0\(3) => MS_ConfigS2_0_n_3,
      \iReg_reg[6]_0\(2) => MS_ConfigS2_0_n_4,
      \iReg_reg[6]_0\(1) => MS_ConfigS2_0_n_5,
      \iReg_reg[6]_0\(0) => MS_ConfigS2_0_n_6,
      rst => rst
    );
MS_ConfigS2_0: entity work.MEMDesign_ArrayTop_0_0_HA_Reg_1
     port map (
      Q(6) => MS_ConfigS2_0_n_0,
      Q(5) => MS_ConfigS2_0_n_1,
      Q(4) => MS_ConfigS2_0_n_2,
      Q(3) => MS_ConfigS2_0_n_3,
      Q(2) => MS_ConfigS2_0_n_4,
      Q(1) => MS_ConfigS2_0_n_5,
      Q(0) => MS_ConfigS2_0_n_6,
      clk => clk,
      configIn(6 downto 0) => configIn(6 downto 0),
      rst => rst
    );
MS_EnS0_0: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0\
     port map (
      Q(3 downto 0) => MS_OEnS0_w0(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3 downto 0) => DataIn_1(3 downto 0),
      rst => rst
    );
MS_EnS0_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2\
     port map (
      Q(3 downto 0) => MS_OEnS0_w1(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_0_n_4,
      \iReg_reg[3]_0\(2) => MS_EnS1_0_n_5,
      \iReg_reg[3]_0\(1) => MS_EnS1_0_n_6,
      \iReg_reg[3]_0\(0) => MS_EnS1_0_n_7,
      rst => rst
    );
MS_EnS0_2: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3\
     port map (
      Q(3 downto 0) => MS_OEnS0_w2(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_0_n_8,
      \iReg_reg[3]_0\(2) => MS_EnS1_0_n_9,
      \iReg_reg[3]_0\(1) => MS_EnS1_0_n_10,
      \iReg_reg[3]_0\(0) => MS_EnS1_0_n_11,
      rst => rst
    );
MS_EnS0_3: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4\
     port map (
      Q(3 downto 0) => MS_OEnS0_w3(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_0_n_12,
      \iReg_reg[3]_0\(2) => MS_EnS1_0_n_13,
      \iReg_reg[3]_0\(1) => MS_EnS1_0_n_14,
      \iReg_reg[3]_0\(0) => MS_EnS1_0_n_15,
      rst => rst
    );
MS_EnS0_4: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5\
     port map (
      Q(3 downto 0) => MS_OEnS0_w4(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_1_n_0,
      \iReg_reg[3]_0\(2) => MS_EnS1_1_n_1,
      \iReg_reg[3]_0\(1) => MS_EnS1_1_n_2,
      \iReg_reg[3]_0\(0) => MS_EnS1_1_n_3,
      rst => rst
    );
MS_EnS0_5: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6\
     port map (
      Q(3 downto 0) => MS_OEnS0_w5(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_1_n_4,
      \iReg_reg[3]_0\(2) => MS_EnS1_1_n_5,
      \iReg_reg[3]_0\(1) => MS_EnS1_1_n_6,
      \iReg_reg[3]_0\(0) => MS_EnS1_1_n_7,
      rst => rst
    );
MS_EnS0_6: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7\
     port map (
      Q(3 downto 0) => MS_OEnS0_w6(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_1_n_8,
      \iReg_reg[3]_0\(2) => MS_EnS1_1_n_9,
      \iReg_reg[3]_0\(1) => MS_EnS1_1_n_10,
      \iReg_reg[3]_0\(0) => MS_EnS1_1_n_11,
      rst => rst
    );
MS_EnS0_7: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8\
     port map (
      Q(3 downto 0) => MS_OEnS0_w7(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_1_n_12,
      \iReg_reg[3]_0\(2) => MS_EnS1_1_n_13,
      \iReg_reg[3]_0\(1) => MS_EnS1_1_n_14,
      \iReg_reg[3]_0\(0) => MS_EnS1_1_n_15,
      rst => rst
    );
MS_EnS0_8: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9\
     port map (
      Q(3 downto 0) => MS_OEnS0_w8(3 downto 0),
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS1_2_n_0,
      \iReg_reg[3]_0\(2) => MS_EnS1_2_n_1,
      \iReg_reg[3]_0\(1) => MS_EnS1_2_n_2,
      \iReg_reg[3]_0\(0) => MS_EnS1_2_n_3,
      rst => rst
    );
MS_EnS1_0: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1\
     port map (
      Q(15 downto 12) => DataIn_1(3 downto 0),
      Q(11) => MS_EnS1_0_n_4,
      Q(10) => MS_EnS1_0_n_5,
      Q(9) => MS_EnS1_0_n_6,
      Q(8) => MS_EnS1_0_n_7,
      Q(7) => MS_EnS1_0_n_8,
      Q(6) => MS_EnS1_0_n_9,
      Q(5) => MS_EnS1_0_n_10,
      Q(4) => MS_EnS1_0_n_11,
      Q(3) => MS_EnS1_0_n_12,
      Q(2) => MS_EnS1_0_n_13,
      Q(1) => MS_EnS1_0_n_14,
      Q(0) => MS_EnS1_0_n_15,
      clk => clk,
      \iReg_reg[15]_0\(15) => MS_EnS2_0_n_0,
      \iReg_reg[15]_0\(14) => MS_EnS2_0_n_1,
      \iReg_reg[15]_0\(13) => MS_EnS2_0_n_2,
      \iReg_reg[15]_0\(12) => MS_EnS2_0_n_3,
      \iReg_reg[15]_0\(11) => MS_EnS2_0_n_4,
      \iReg_reg[15]_0\(10) => MS_EnS2_0_n_5,
      \iReg_reg[15]_0\(9) => MS_EnS2_0_n_6,
      \iReg_reg[15]_0\(8) => MS_EnS2_0_n_7,
      \iReg_reg[15]_0\(7) => MS_EnS2_0_n_8,
      \iReg_reg[15]_0\(6) => MS_EnS2_0_n_9,
      \iReg_reg[15]_0\(5) => MS_EnS2_0_n_10,
      \iReg_reg[15]_0\(4) => MS_EnS2_0_n_11,
      \iReg_reg[15]_0\(3) => MS_EnS2_0_n_12,
      \iReg_reg[15]_0\(2) => MS_EnS2_0_n_13,
      \iReg_reg[15]_0\(1) => MS_EnS2_0_n_14,
      \iReg_reg[15]_0\(0) => MS_EnS2_0_n_15,
      rst => rst
    );
MS_EnS1_1: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10\
     port map (
      Q(15) => MS_EnS1_1_n_0,
      Q(14) => MS_EnS1_1_n_1,
      Q(13) => MS_EnS1_1_n_2,
      Q(12) => MS_EnS1_1_n_3,
      Q(11) => MS_EnS1_1_n_4,
      Q(10) => MS_EnS1_1_n_5,
      Q(9) => MS_EnS1_1_n_6,
      Q(8) => MS_EnS1_1_n_7,
      Q(7) => MS_EnS1_1_n_8,
      Q(6) => MS_EnS1_1_n_9,
      Q(5) => MS_EnS1_1_n_10,
      Q(4) => MS_EnS1_1_n_11,
      Q(3) => MS_EnS1_1_n_12,
      Q(2) => MS_EnS1_1_n_13,
      Q(1) => MS_EnS1_1_n_14,
      Q(0) => MS_EnS1_1_n_15,
      clk => clk,
      \iReg_reg[15]_0\(15) => MS_EnS2_0_n_16,
      \iReg_reg[15]_0\(14) => MS_EnS2_0_n_17,
      \iReg_reg[15]_0\(13) => MS_EnS2_0_n_18,
      \iReg_reg[15]_0\(12) => MS_EnS2_0_n_19,
      \iReg_reg[15]_0\(11) => MS_EnS2_0_n_20,
      \iReg_reg[15]_0\(10) => MS_EnS2_0_n_21,
      \iReg_reg[15]_0\(9) => MS_EnS2_0_n_22,
      \iReg_reg[15]_0\(8) => MS_EnS2_0_n_23,
      \iReg_reg[15]_0\(7) => MS_EnS2_0_n_24,
      \iReg_reg[15]_0\(6) => MS_EnS2_0_n_25,
      \iReg_reg[15]_0\(5) => MS_EnS2_0_n_26,
      \iReg_reg[15]_0\(4) => MS_EnS2_0_n_27,
      \iReg_reg[15]_0\(3) => MS_EnS2_0_n_28,
      \iReg_reg[15]_0\(2) => MS_EnS2_0_n_29,
      \iReg_reg[15]_0\(1) => MS_EnS2_0_n_30,
      \iReg_reg[15]_0\(0) => MS_EnS2_0_n_31,
      rst => rst
    );
MS_EnS1_2: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11\
     port map (
      Q(3) => MS_EnS1_2_n_0,
      Q(2) => MS_EnS1_2_n_1,
      Q(1) => MS_EnS1_2_n_2,
      Q(0) => MS_EnS1_2_n_3,
      clk => clk,
      \iReg_reg[3]_0\(3) => MS_EnS2_0_n_32,
      \iReg_reg[3]_0\(2) => MS_EnS2_0_n_33,
      \iReg_reg[3]_0\(1) => MS_EnS2_0_n_34,
      \iReg_reg[3]_0\(0) => MS_EnS2_0_n_35,
      rst => rst
    );
MS_EnS2_0: entity work.\MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2\
     port map (
      Q(35) => MS_EnS2_0_n_0,
      Q(34) => MS_EnS2_0_n_1,
      Q(33) => MS_EnS2_0_n_2,
      Q(32) => MS_EnS2_0_n_3,
      Q(31) => MS_EnS2_0_n_4,
      Q(30) => MS_EnS2_0_n_5,
      Q(29) => MS_EnS2_0_n_6,
      Q(28) => MS_EnS2_0_n_7,
      Q(27) => MS_EnS2_0_n_8,
      Q(26) => MS_EnS2_0_n_9,
      Q(25) => MS_EnS2_0_n_10,
      Q(24) => MS_EnS2_0_n_11,
      Q(23) => MS_EnS2_0_n_12,
      Q(22) => MS_EnS2_0_n_13,
      Q(21) => MS_EnS2_0_n_14,
      Q(20) => MS_EnS2_0_n_15,
      Q(19) => MS_EnS2_0_n_16,
      Q(18) => MS_EnS2_0_n_17,
      Q(17) => MS_EnS2_0_n_18,
      Q(16) => MS_EnS2_0_n_19,
      Q(15) => MS_EnS2_0_n_20,
      Q(14) => MS_EnS2_0_n_21,
      Q(13) => MS_EnS2_0_n_22,
      Q(12) => MS_EnS2_0_n_23,
      Q(11) => MS_EnS2_0_n_24,
      Q(10) => MS_EnS2_0_n_25,
      Q(9) => MS_EnS2_0_n_26,
      Q(8) => MS_EnS2_0_n_27,
      Q(7) => MS_EnS2_0_n_28,
      Q(6) => MS_EnS2_0_n_29,
      Q(5) => MS_EnS2_0_n_30,
      Q(4) => MS_EnS2_0_n_31,
      Q(3) => MS_EnS2_0_n_32,
      Q(2) => MS_EnS2_0_n_33,
      Q(1) => MS_EnS2_0_n_34,
      Q(0) => MS_EnS2_0_n_35,
      clk => clk,
      controlIn(35 downto 0) => controlIn(35 downto 0),
      rst => rst
    );
V0_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop
     port map (
      O1(0) => MS_OEnS0_w0(3),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(47 downto 0),
      gControlIn(2 downto 0) => gControlIn(2 downto 0),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      \iReg_reg[15]\ => \iReg_reg[15]\,
      rst => rst
    );
V0_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_12
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O2(0) => MS_OEnS0_w1(1),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(335 downto 288),
      gControlIn(2 downto 0) => gControlIn(20 downto 18),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg,
      \iReg_reg[15]\ => \iReg_reg[15]_0\,
      rst => rst
    );
V0_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_13
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_0(15 downto 0),
      O4(0) => MS_OEnS0_w3(3),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(623 downto 576),
      gControlIn(2 downto 0) => gControlIn(38 downto 36),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_5,
      \iReg_reg[15]\ => \iReg_reg[15]_9\,
      rst => rst
    );
V0_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_14
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_1(15 downto 0),
      O6(0) => MS_OEnS0_w4(1),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(911 downto 864),
      gControlIn(2 downto 0) => gControlIn(56 downto 54),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_7,
      \iReg_reg[15]\ => \iReg_reg[15]_15\,
      rst => rst
    );
V0_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_15
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O8(0) => MS_OEnS0_w6(3),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1199 downto 1152),
      gControlIn(2 downto 0) => gControlIn(74 downto 72),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_9,
      \iReg_reg[15]\ => \iReg_reg[15]_21\,
      rst => rst
    );
V0_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_16
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_3(15 downto 0),
      O9(0) => MS_OEnS0_w7(1),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1487 downto 1440),
      gControlIn(2 downto 0) => gControlIn(92 downto 90),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      iReg_0 => iReg_11,
      \iReg_reg[15]\ => \iReg_reg[15]_27\,
      rst => rst
    );
V1_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_17
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in(15 downto 0),
      O1(0) => MS_OEnS0_w0(2),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(95 downto 48),
      gControlIn(2 downto 0) => gControlIn(5 downto 3),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg,
      \iReg_reg[15]\ => \iReg_reg[15]_1\,
      rst => rst
    );
V1_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_18
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_4(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_0(15 downto 0),
      O2(0) => MS_OEnS0_w1(0),
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(383 downto 336),
      gControlIn(2 downto 0) => gControlIn(23 downto 21),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_5,
      iReg_1 => iReg_12,
      \iReg_reg[15]\ => \iReg_reg[15]_2\,
      rst => rst
    );
V1_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_19
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_6(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_1(15 downto 0),
      O4(0) => MS_OEnS0_w3(2),
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(671 downto 624),
      gControlIn(2 downto 0) => gControlIn(41 downto 39),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_7,
      iReg_1 => iReg_14,
      \iReg_reg[15]\ => \iReg_reg[15]_10\,
      rst => rst
    );
V1_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_20
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_8(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_2(15 downto 0),
      O6(0) => MS_OEnS0_w4(0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(959 downto 912),
      gControlIn(2 downto 0) => gControlIn(59 downto 57),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_9,
      iReg_1 => iReg_16,
      \iReg_reg[15]\ => \iReg_reg[15]_16\,
      rst => rst
    );
V1_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_21
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_10(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_3(15 downto 0),
      O8(0) => MS_OEnS0_w6(2),
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1247 downto 1200),
      gControlIn(2 downto 0) => gControlIn(77 downto 75),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_11,
      iReg_1 => iReg_18,
      \iReg_reg[15]\ => \iReg_reg[15]_22\,
      rst => rst
    );
V1_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_22
     port map (
      O9(0) => MS_OEnS0_w7(0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1535 downto 1488),
      gControlIn(2 downto 0) => gControlIn(95 downto 93),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      \iReg_reg[15]\ => \iReg_reg[15]_33\,
      rst => rst
    );
V2_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_23
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_4(15 downto 0),
      O1(0) => MS_OEnS0_w0(1),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(143 downto 96),
      gControlIn(2 downto 0) => gControlIn(8 downto 6),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_12,
      \iReg_reg[15]\ => \iReg_reg[15]_3\,
      rst => rst
    );
V2_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_24
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_13(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_6(15 downto 0),
      O3(0) => MS_OEnS0_w2(3),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(431 downto 384),
      gControlIn(2 downto 0) => gControlIn(26 downto 24),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_14,
      iReg_1 => iReg_22,
      \iReg_reg[15]\ => \iReg_reg[15]_4\,
      rst => rst
    );
V2_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_25
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_15(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_8(15 downto 0),
      O4(0) => MS_OEnS0_w3(1),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(719 downto 672),
      gControlIn(2 downto 0) => gControlIn(44 downto 42),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_16,
      iReg_1 => iReg_23,
      \iReg_reg[15]\ => \iReg_reg[15]_11\,
      rst => rst
    );
V2_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_26
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_17(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_10(15 downto 0),
      O7(0) => MS_OEnS0_w5(3),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1007 downto 960),
      gControlIn(2 downto 0) => gControlIn(62 downto 60),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_18,
      iReg_1 => iReg_24,
      \iReg_reg[15]\ => \iReg_reg[15]_17\,
      rst => rst
    );
V2_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_27
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_19(15 downto 0),
      DataOut_10_in_2(15 downto 0) => DataOut_10_in_27(15 downto 0),
      O8(0) => MS_OEnS0_w6(1),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1295 downto 1248),
      gControlIn(2 downto 0) => gControlIn(80 downto 78),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_20,
      iReg_1 => iReg_25,
      \iReg_reg[15]\ => \iReg_reg[15]_23\,
      rst => rst
    );
V2_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_28
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_21(15 downto 0),
      O11(0) => MS_OEnS0_w8(3),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1583 downto 1536),
      gControlIn(2 downto 0) => gControlIn(98 downto 96),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      iReg_0 => iReg_26,
      \iReg_reg[15]\ => \iReg_reg[15]_29\,
      rst => rst
    );
V3_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_29
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_13(15 downto 0),
      O1(0) => MS_OEnS0_w0(0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(191 downto 144),
      gControlIn(2 downto 0) => gControlIn(11 downto 9),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_22,
      \iReg_reg[15]\ => \iReg_reg[15]_5\,
      rst => rst
    );
V3_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_30
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_15(15 downto 0),
      O3(0) => MS_OEnS0_w2(2),
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(479 downto 432),
      gControlIn(2 downto 0) => gControlIn(29 downto 27),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_23,
      \iReg_reg[15]\ => \iReg_reg[15]_12\,
      rst => rst
    );
V3_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_31
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_17(15 downto 0),
      O4(0) => MS_OEnS0_w3(0),
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(767 downto 720),
      gControlIn(2 downto 0) => gControlIn(47 downto 45),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_24,
      \iReg_reg[15]\ => \iReg_reg[15]_18\,
      rst => rst
    );
V3_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_32
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_19(15 downto 0),
      O7(0) => MS_OEnS0_w5(2),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1055 downto 1008),
      gControlIn(2 downto 0) => gControlIn(65 downto 63),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_25,
      \iReg_reg[15]\ => \iReg_reg[15]_24\,
      rst => rst
    );
V3_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_33
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_21(15 downto 0),
      O8(0) => MS_OEnS0_w6(0),
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1343 downto 1296),
      gControlIn(2 downto 0) => gControlIn(83 downto 81),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_26,
      \iReg_reg[15]\ => \iReg_reg[15]_30\,
      rst => rst
    );
V3_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_34
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_27(15 downto 0),
      O11(0) => MS_OEnS0_w8(2),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1631 downto 1584),
      gControlIn(2 downto 0) => gControlIn(101 downto 99),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      iReg_0 => iReg_20,
      \iReg_reg[15]\ => \iReg_reg[15]_28\,
      rst => rst
    );
V4_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_35
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_33(15 downto 0),
      O2(0) => MS_OEnS0_w1(3),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(239 downto 192),
      gControlIn(2 downto 0) => gControlIn(14 downto 12),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_28,
      \iReg_reg[15]\ => \iReg_reg[15]_7\,
      rst => rst
    );
V4_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_36
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_34(15 downto 0),
      O3(0) => MS_OEnS0_w2(1),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(527 downto 480),
      gControlIn(2 downto 0) => gControlIn(32 downto 30),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_29,
      \iReg_reg[15]\ => \iReg_reg[15]_14\,
      rst => rst
    );
V4_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_37
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_35(15 downto 0),
      O6(0) => MS_OEnS0_w4(3),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(815 downto 768),
      gControlIn(2 downto 0) => gControlIn(50 downto 48),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_30,
      \iReg_reg[15]\ => \iReg_reg[15]_20\,
      rst => rst
    );
V4_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_38
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_36(15 downto 0),
      O7(0) => MS_OEnS0_w5(1),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1103 downto 1056),
      gControlIn(2 downto 0) => gControlIn(68 downto 66),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_31,
      \iReg_reg[15]\ => \iReg_reg[15]_26\,
      rst => rst
    );
V4_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_39
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_37(15 downto 0),
      O9(0) => MS_OEnS0_w7(3),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1391 downto 1344),
      gControlIn(2 downto 0) => gControlIn(86 downto 84),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_32,
      \iReg_reg[15]\ => \iReg_reg[15]_32\,
      rst => rst
    );
V4_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_40
     port map (
      O11(0) => MS_OEnS0_w8(1),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1679 downto 1632),
      gControlIn(2 downto 0) => gControlIn(104 downto 102),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      \iReg_reg[15]\ => \iReg_reg[15]_34\,
      rst => rst
    );
V5_0_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_41
     port map (
      O2(0) => MS_OEnS0_w1(2),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(287 downto 240),
      gControlIn(2 downto 0) => gControlIn(17 downto 15),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      \iReg_reg[15]\ => \iReg_reg[15]_8\,
      rst => rst
    );
V5_1_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_42
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_33(15 downto 0),
      O3(0) => MS_OEnS0_w2(0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(575 downto 528),
      gControlIn(2 downto 0) => gControlIn(35 downto 33),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_28,
      \iReg_reg[15]\ => \iReg_reg[15]_6\,
      rst => rst
    );
V5_2_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_43
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_34(15 downto 0),
      O6(0) => MS_OEnS0_w4(2),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(863 downto 816),
      gControlIn(2 downto 0) => gControlIn(53 downto 51),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_29,
      \iReg_reg[15]\ => \iReg_reg[15]_13\,
      rst => rst
    );
V5_3_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_44
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_35(15 downto 0),
      O7(0) => MS_OEnS0_w5(0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1151 downto 1104),
      gControlIn(2 downto 0) => gControlIn(71 downto 69),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_30,
      \iReg_reg[15]\ => \iReg_reg[15]_19\,
      rst => rst
    );
V5_4_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_45
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_36(15 downto 0),
      O9(0) => MS_OEnS0_w7(2),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1439 downto 1392),
      gControlIn(2 downto 0) => gControlIn(89 downto 87),
      iReg(6 downto 0) => MS_OConfigS0_w8(6 downto 0),
      iReg_0 => iReg_31,
      \iReg_reg[15]\ => \iReg_reg[15]_25\,
      rst => rst
    );
V5_5_VSTop: entity work.MEMDesign_ArrayTop_0_0_VSTop_46
     port map (
      DataOut_10_in(15 downto 0) => DataOut_10_in_37(15 downto 0),
      O11(0) => MS_OEnS0_w8(0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      clk => clk,
      dataIn(47 downto 0) => dataIn(1727 downto 1680),
      gControlIn(2 downto 0) => gControlIn(107 downto 105),
      iReg(5 downto 0) => MS_OConfigS0_w8(5 downto 0),
      iReg_0 => iReg_32,
      \iReg_reg[15]\ => \iReg_reg[15]_31\,
      rst => rst
    );
grC0: entity work.MEMDesign_ArrayTop_0_0_HA_4IM
     port map (
      V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      dataOut(15 downto 0) => dataOut(15 downto 0),
      gControlIn(1 downto 0) => gControlIn(109 downto 108)
    );
grC1: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_47
     port map (
      V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      dataOut(15 downto 0) => dataOut(31 downto 16),
      gControlIn(1 downto 0) => gControlIn(111 downto 110)
    );
grC2: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_48
     port map (
      V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0) => V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(15 downto 0),
      dataOut(15 downto 0) => dataOut(47 downto 32),
      gControlIn(1 downto 0) => gControlIn(113 downto 112)
    );
grC3: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_49
     port map (
      V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(63 downto 48),
      gControlIn(1 downto 0) => gControlIn(115 downto 114)
    );
grC4: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_50
     port map (
      V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(79 downto 64),
      gControlIn(1 downto 0) => gControlIn(117 downto 116)
    );
grC5: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_51
     port map (
      V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(95 downto 80),
      gControlIn(1 downto 0) => gControlIn(119 downto 118)
    );
grC6: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_52
     port map (
      V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(111 downto 96),
      gControlIn(1 downto 0) => gControlIn(121 downto 120)
    );
grC7: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_53
     port map (
      V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(127 downto 112),
      gControlIn(1 downto 0) => gControlIn(123 downto 122)
    );
grC8: entity work.MEMDesign_ArrayTop_0_0_HA_4IM_54
     port map (
      V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0) => V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_3(15 downto 0),
      dataOut(15 downto 0) => dataOut(143 downto 128),
      gControlIn(1 downto 0) => gControlIn(125 downto 124)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MEMDesign_ArrayTop_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    dataOut : out STD_LOGIC_VECTOR ( 143 downto 0 );
    dataIn : in STD_LOGIC_VECTOR ( 1727 downto 0 );
    configIn : in STD_LOGIC_VECTOR ( 6 downto 0 );
    controlIn : in STD_LOGIC_VECTOR ( 35 downto 0 );
    gControlIn : in STD_LOGIC_VECTOR ( 125 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MEMDesign_ArrayTop_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of MEMDesign_ArrayTop_0_0 : entity is "MEMDesign_ArrayTop_0_0,ArrayTop,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of MEMDesign_ArrayTop_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of MEMDesign_ArrayTop_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of MEMDesign_ArrayTop_0_0 : entity is "ArrayTop,Vivado 2023.2";
end MEMDesign_ArrayTop_0_0;

architecture STRUCTURE of MEMDesign_ArrayTop_0_0 is
  signal \dataOut[111]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[111]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[111]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[111]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[127]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[127]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[127]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[127]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[143]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[143]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[143]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[143]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[47]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[47]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[47]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[47]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[63]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[63]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[63]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[63]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[79]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[79]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[79]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[79]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dataOut[95]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dataOut[95]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dataOut[95]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dataOut[95]_INST_0_i_8_n_0\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
\dataOut[111]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[111]_INST_0_i_5_n_0\
    );
\dataOut[111]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[111]_INST_0_i_6_n_0\
    );
\dataOut[111]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[111]_INST_0_i_7_n_0\
    );
\dataOut[111]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[111]_INST_0_i_8_n_0\
    );
\dataOut[127]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[127]_INST_0_i_5_n_0\
    );
\dataOut[127]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[127]_INST_0_i_6_n_0\
    );
\dataOut[127]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[127]_INST_0_i_7_n_0\
    );
\dataOut[127]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[127]_INST_0_i_8_n_0\
    );
\dataOut[143]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[143]_INST_0_i_5_n_0\
    );
\dataOut[143]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[143]_INST_0_i_6_n_0\
    );
\dataOut[143]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[143]_INST_0_i_7_n_0\
    );
\dataOut[143]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[143]_INST_0_i_8_n_0\
    );
\dataOut[15]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[15]_INST_0_i_5_n_0\
    );
\dataOut[15]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[15]_INST_0_i_6_n_0\
    );
\dataOut[15]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[15]_INST_0_i_7_n_0\
    );
\dataOut[15]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[15]_INST_0_i_8_n_0\
    );
\dataOut[31]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[31]_INST_0_i_5_n_0\
    );
\dataOut[31]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[31]_INST_0_i_6_n_0\
    );
\dataOut[31]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[31]_INST_0_i_7_n_0\
    );
\dataOut[31]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[31]_INST_0_i_8_n_0\
    );
\dataOut[47]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[47]_INST_0_i_5_n_0\
    );
\dataOut[47]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[47]_INST_0_i_6_n_0\
    );
\dataOut[47]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[47]_INST_0_i_7_n_0\
    );
\dataOut[47]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[47]_INST_0_i_8_n_0\
    );
\dataOut[63]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[63]_INST_0_i_5_n_0\
    );
\dataOut[63]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[63]_INST_0_i_6_n_0\
    );
\dataOut[63]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[63]_INST_0_i_7_n_0\
    );
\dataOut[63]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[63]_INST_0_i_8_n_0\
    );
\dataOut[79]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[79]_INST_0_i_5_n_0\
    );
\dataOut[79]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[79]_INST_0_i_6_n_0\
    );
\dataOut[79]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[79]_INST_0_i_7_n_0\
    );
\dataOut[79]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[79]_INST_0_i_8_n_0\
    );
\dataOut[95]_INST_0_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[95]_INST_0_i_5_n_0\
    );
\dataOut[95]_INST_0_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[95]_INST_0_i_6_n_0\
    );
\dataOut[95]_INST_0_i_7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[95]_INST_0_i_7_n_0\
    );
\dataOut[95]_INST_0_i_8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \dataOut[95]_INST_0_i_8_n_0\
    );
inst: entity work.MEMDesign_ArrayTop_0_0_ArrayTop
     port map (
      clk => clk,
      configIn(6 downto 0) => configIn(6 downto 0),
      controlIn(35 downto 0) => controlIn(35 downto 0),
      dataIn(1727 downto 0) => dataIn(1727 downto 0),
      dataOut(143 downto 0) => dataOut(143 downto 0),
      gControlIn(125 downto 0) => gControlIn(125 downto 0),
      \iReg_reg[15]\ => \dataOut[15]_INST_0_i_8_n_0\,
      \iReg_reg[15]_0\ => \dataOut[15]_INST_0_i_6_n_0\,
      \iReg_reg[15]_1\ => \dataOut[15]_INST_0_i_7_n_0\,
      \iReg_reg[15]_10\ => \dataOut[63]_INST_0_i_7_n_0\,
      \iReg_reg[15]_11\ => \dataOut[79]_INST_0_i_8_n_0\,
      \iReg_reg[15]_12\ => \dataOut[31]_INST_0_i_5_n_0\,
      \iReg_reg[15]_13\ => \dataOut[95]_INST_0_i_7_n_0\,
      \iReg_reg[15]_14\ => \dataOut[47]_INST_0_i_6_n_0\,
      \iReg_reg[15]_15\ => \dataOut[63]_INST_0_i_6_n_0\,
      \iReg_reg[15]_16\ => \dataOut[63]_INST_0_i_5_n_0\,
      \iReg_reg[15]_17\ => \dataOut[79]_INST_0_i_6_n_0\,
      \iReg_reg[15]_18\ => \dataOut[79]_INST_0_i_7_n_0\,
      \iReg_reg[15]_19\ => \dataOut[95]_INST_0_i_5_n_0\,
      \iReg_reg[15]_2\ => \dataOut[15]_INST_0_i_5_n_0\,
      \iReg_reg[15]_20\ => \dataOut[95]_INST_0_i_8_n_0\,
      \iReg_reg[15]_21\ => \dataOut[111]_INST_0_i_8_n_0\,
      \iReg_reg[15]_22\ => \dataOut[111]_INST_0_i_7_n_0\,
      \iReg_reg[15]_23\ => \dataOut[127]_INST_0_i_8_n_0\,
      \iReg_reg[15]_24\ => \dataOut[79]_INST_0_i_5_n_0\,
      \iReg_reg[15]_25\ => \dataOut[143]_INST_0_i_7_n_0\,
      \iReg_reg[15]_26\ => \dataOut[95]_INST_0_i_6_n_0\,
      \iReg_reg[15]_27\ => \dataOut[111]_INST_0_i_6_n_0\,
      \iReg_reg[15]_28\ => \dataOut[127]_INST_0_i_5_n_0\,
      \iReg_reg[15]_29\ => \dataOut[127]_INST_0_i_6_n_0\,
      \iReg_reg[15]_3\ => \dataOut[31]_INST_0_i_8_n_0\,
      \iReg_reg[15]_30\ => \dataOut[127]_INST_0_i_7_n_0\,
      \iReg_reg[15]_31\ => \dataOut[143]_INST_0_i_5_n_0\,
      \iReg_reg[15]_32\ => \dataOut[143]_INST_0_i_8_n_0\,
      \iReg_reg[15]_33\ => \dataOut[111]_INST_0_i_5_n_0\,
      \iReg_reg[15]_34\ => \dataOut[143]_INST_0_i_6_n_0\,
      \iReg_reg[15]_4\ => \dataOut[31]_INST_0_i_6_n_0\,
      \iReg_reg[15]_5\ => \dataOut[31]_INST_0_i_7_n_0\,
      \iReg_reg[15]_6\ => \dataOut[47]_INST_0_i_5_n_0\,
      \iReg_reg[15]_7\ => \dataOut[47]_INST_0_i_8_n_0\,
      \iReg_reg[15]_8\ => \dataOut[47]_INST_0_i_7_n_0\,
      \iReg_reg[15]_9\ => \dataOut[63]_INST_0_i_8_n_0\,
      rst => rst
    );
end STRUCTURE;
