#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Feb 10 03:20:53 2024
# Process ID: 17240
# Current directory: C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.runs/synth_1
# Command line: vivado.exe -log main_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_fpga.tcl
# Log file: C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.runs/synth_1/main_fpga.vds
# Journal file: C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_fpga.tcl -notrace
Command: synth_design -top main_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 282.980 ; gain = 73.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_fpga' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:22]
INFO: [Synth 8-3491] module 'LFSR4_5' declared at 'C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:6' bound to instance 'lfsr' of component 'LFSR4_5' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:60]
INFO: [Synth 8-638] synthesizing module 'LFSR4_5' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:14]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:23]
WARNING: [Synth 8-614] signal 'button' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:169]
WARNING: [Synth 8-614] signal 'looplen' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:34]
WARNING: [Synth 8-614] signal 'Currstate' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:34]
WARNING: [Synth 8-614] signal 'variant' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:34]
WARNING: [Synth 8-614] signal 'Extend' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:34]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'LFSR4_5' (1#1) [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:14]
INFO: [Synth 8-3491] module 'sev_seg' declared at 'C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:6' bound to instance 'sev_seg_comp' of component 'sev_seg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sev_seg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:31]
WARNING: [Synth 8-614] signal 'digits' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'sev_seg' (2#1) [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd:14]
INFO: [Synth 8-3491] module 'mpg' declared at 'C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/mpg.vhd:6' bound to instance 'mpg_comp' of component 'mpg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mpg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/mpg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mpg' (3#1) [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/mpg.vhd:12]
WARNING: [Synth 8-614] signal 'lfsr_out' is read in the process but is not in the sensitivity list [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'main_fpga' (4#1) [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd:22]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[14]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[13]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[12]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[11]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[10]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[9]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[8]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[7]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 320.336 ; gain = 110.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 320.336 ; gain = 110.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn_IBUF[0]'. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 611.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'button_reg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'Control_reg' [C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LFSR4_5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 1     
Module sev_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[15]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[14]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[13]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[12]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[11]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[10]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[9]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[8]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[7]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[6]
WARNING: [Synth 8-3331] design main_fpga has unconnected port led[5]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[14]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[13]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[12]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[11]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[10]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[9]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[8]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[7]
WARNING: [Synth 8-3331] design main_fpga has unconnected port sw[6]
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q2_reg[4]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q2_reg[3]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q2_reg[2]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q2_reg[1]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q2_reg[0]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q1_reg[4]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q1_reg[3]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q1_reg[2]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q1_reg[1]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q1_reg[0]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q0_reg[4]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q0_reg[3]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q0_reg[2]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q0_reg[1]) is unused and will be removed from module main_fpga.
WARNING: [Synth 8-3332] Sequential element (mpg_comp/q0_reg[0]) is unused and will be removed from module main_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    45|
|4     |LUT2   |     7|
|5     |LUT3   |     5|
|6     |LUT4   |     7|
|7     |LUT5   |     5|
|8     |LUT6   |    39|
|9     |MUXF7  |     4|
|10    |MUXF8  |     1|
|11    |FDCE   |    32|
|12    |FDRE   |    21|
|13    |LD     |     2|
|14    |IBUF   |     8|
|15    |OBUF   |    17|
|16    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   216|
|2     |  lfsr         |LFSR4_5 |   138|
|3     |  sev_seg_comp |sev_seg |    40|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 611.660 ; gain = 110.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 611.660 ; gain = 402.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 58 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 611.660 ; gain = 402.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrei Eminovici/Desktop/AN2SEM1/Linear_Feedback_Shift_Register/LinearFeedbackShiftRegister/LinearFeedbackShiftRegister.runs/synth_1/main_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 611.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 03:21:30 2024...
