# vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c tb_counter -do "log -r /*; run -all;" 
# Start time: 23:07:09 on Sep 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb_counter(fast)
# Loading work.counter(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
#  run -all
# Time = 0: reset = 0, count = 0
# Time = 100: reset = 1, count = 0
# [Checker] MATCHING: RTL actual count: 0, Expected count: 0
# Time = 110: reset = 1, count = 1
# [Checker] MATCHING: RTL actual count: 1, Expected count: 1
# Time = 130: reset = 1, count = 2
# [Checker] MATCHING: RTL actual count: 2, Expected count: 2
# Time = 150: reset = 1, count = 3
# [Checker] MATCHING: RTL actual count: 3, Expected count: 3
# Time = 170: reset = 1, count = 4
# [Checker] MATCHING: RTL actual count: 4, Expected count: 4
# Time = 190: reset = 1, count = 5
# [Checker] MATCHING: RTL actual count: 5, Expected count: 5
# Time = 210: reset = 1, count = 6
# [Checker] MATCHING: RTL actual count: 6, Expected count: 6
# Time = 230: reset = 1, count = 7
# [Checker] MATCHING: RTL actual count: 7, Expected count: 7
# Time = 250: reset = 1, count = 0
# [Checker] MATCHING: RTL actual count: 0, Expected count: 0
# Time = 270: reset = 1, count = 1
# [Checker] MATCHING: RTL actual count: 1, Expected count: 1
# Time = 290: reset = 1, count = 2
# [Checker] MATCHING: RTL actual count: 2, Expected count: 2
# Time = 310: reset = 1, count = 3
# [Checker] MATCHING: RTL actual count: 3, Expected count: 3
# Time = 330: reset = 1, count = 4
# [Checker] MATCHING: RTL actual count: 4, Expected count: 4
# Time = 350: reset = 1, count = 5
# [Checker] MATCHING: RTL actual count: 5, Expected count: 5
# Time = 370: reset = 1, count = 6
# [Checker] MATCHING: RTL actual count: 6, Expected count: 6
# Time = 390: reset = 1, count = 7
# [Checker] MATCHING: RTL actual count: 7, Expected count: 7
# Time = 410: reset = 1, count = 0
# [Checker] MATCHING: RTL actual count: 0, Expected count: 0
# Time = 430: reset = 1, count = 1
# [Checker] MATCHING: RTL actual count: 1, Expected count: 1
# Time = 450: reset = 1, count = 2
# [Checker] MATCHING: RTL actual count: 2, Expected count: 2
# Time = 470: reset = 1, count = 3
# [Checker] MATCHING: RTL actual count: 3, Expected count: 3
# Time = 490: reset = 1, count = 4
# [Checker] MATCHING: RTL actual count: 4, Expected count: 4
# Time = 510: reset = 1, count = 5
# [Checker] MATCHING: RTL actual count: 5, Expected count: 5
# Time = 530: reset = 1, count = 6
# [Checker] MATCHING: RTL actual count: 6, Expected count: 6
# Time = 550: reset = 1, count = 7
# [Checker] MATCHING: RTL actual count: 7, Expected count: 7
# Time = 570: reset = 1, count = 0
# [Checker] MATCHING: RTL actual count: 0, Expected count: 0
# Time = 590: reset = 1, count = 1
# [Checker] MATCHING: RTL actual count: 1, Expected count: 1
# 
# ==================
# Status: TEST PASSED
# ==================
#  
# ** Note: $finish    : tb_counter.v(28)
#    Time: 600 ns  Iteration: 0  Instance: /tb_counter
# End time: 23:07:11 on Sep 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
