// Seed: 1561543645
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4
);
  tri0 id_6;
  assign id_0 = 1;
  assign id_1 = id_2;
  wand id_7;
  id_8(
      .id_0(1'd0),
      .id_1(1),
      .id_2(1),
      .id_3(1'h0),
      .id_4(1 !=? 1),
      .id_5(1),
      .id_6(id_6),
      .id_7(id_4),
      .id_8(id_1),
      .id_9(1),
      .id_10(1),
      .id_11(1)
  );
  assign id_6 = id_4;
  tri1 id_9;
  wire id_10;
  assign id_7 = 1'b0;
  wor id_11;
  assign id_6 = id_6;
  assign id_1 = id_9;
  wire id_12;
  assign module_1.type_4 = 0;
  assign id_11 = 1'b0;
  assign id_8 = id_8;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output uwire id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
