INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Metronome_Clock
INFO: [VRFC 10-2458] undeclared symbol Met_CLK, assumed default net type wire [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Clock.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
