# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_9.srcs/sources_1/new/UART_tappo.vhd" \
"../../../../Esercizio_9.srcs/sources_1/imports/new/UARTcomponent.vhd" \
"../../../../Esercizio_9.srcs/sim_1/new/UART_tappo_tb.vhd" \

# Do not sort compile order
nosort
