library IEEE;
use IEEE.numeric_bit.all;

entity alu is
	port (
		clk : in std_logic;
		rst : in std_logic
	);
end entity alu;
