<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › i915 › dvo_ivch.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dvo_ivch.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright © 2006 Intel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span>
<span class="cm"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<span class="cm"> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Eric Anholt &lt;eric@anholt.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;dvo.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * register definitions for the i82807aa.</span>
<span class="cm"> *</span>
<span class="cm"> * Documentation on this chipset can be found in datasheet #29069001 at</span>
<span class="cm"> * intel.com.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * VCH Revision &amp; GMBus Base Addr</span>
<span class="cm"> */</span>
<span class="cp">#define VR00		0x00</span>
<span class="cp"># define VR00_BASE_ADDRESS_MASK		0x007f</span>

<span class="cm">/*</span>
<span class="cm"> * Functionality Enable</span>
<span class="cm"> */</span>
<span class="cp">#define VR01		0x01</span>

<span class="cm">/*</span>
<span class="cm"> * Enable the panel fitter</span>
<span class="cm"> */</span>
<span class="cp"># define VR01_PANEL_FIT_ENABLE		(1 &lt;&lt; 3)</span>
<span class="cm">/*</span>
<span class="cm"> * Enables the LCD display.</span>
<span class="cm"> *</span>
<span class="cm"> * This must not be set while VR01_DVO_BYPASS_ENABLE is set.</span>
<span class="cm"> */</span>
<span class="cp"># define VR01_LCD_ENABLE		(1 &lt;&lt; 2)</span>
<span class="cm">/** Enables the DVO repeater. */</span>
<span class="cp"># define VR01_DVO_BYPASS_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cm">/** Enables the DVO clock */</span>
<span class="cp"># define VR01_DVO_ENABLE		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * LCD Interface Format</span>
<span class="cm"> */</span>
<span class="cp">#define VR10		0x10</span>
<span class="cm">/** Enables LVDS output instead of CMOS */</span>
<span class="cp"># define VR10_LVDS_ENABLE		(1 &lt;&lt; 4)</span>
<span class="cm">/** Enables 18-bit LVDS output. */</span>
<span class="cp"># define VR10_INTERFACE_1X18		(0 &lt;&lt; 2)</span>
<span class="cm">/** Enables 24-bit LVDS or CMOS output */</span>
<span class="cp"># define VR10_INTERFACE_1X24		(1 &lt;&lt; 2)</span>
<span class="cm">/** Enables 2x18-bit LVDS or CMOS output. */</span>
<span class="cp"># define VR10_INTERFACE_2X18		(2 &lt;&lt; 2)</span>
<span class="cm">/** Enables 2x24-bit LVDS output */</span>
<span class="cp"># define VR10_INTERFACE_2X24		(3 &lt;&lt; 2)</span>

<span class="cm">/*</span>
<span class="cm"> * VR20 LCD Horizontal Display Size</span>
<span class="cm"> */</span>
<span class="cp">#define VR20	0x20</span>

<span class="cm">/*</span>
<span class="cm"> * LCD Vertical Display Size</span>
<span class="cm"> */</span>
<span class="cp">#define VR21	0x20</span>

<span class="cm">/*</span>
<span class="cm"> * Panel power down status</span>
<span class="cm"> */</span>
<span class="cp">#define VR30		0x30</span>
<span class="cm">/** Read only bit indicating that the panel is not in a safe poweroff state. */</span>
<span class="cp"># define VR30_PANEL_ON			(1 &lt;&lt; 15)</span>

<span class="cp">#define VR40		0x40</span>
<span class="cp"># define VR40_STALL_ENABLE		(1 &lt;&lt; 13)</span>
<span class="cp"># define VR40_VERTICAL_INTERP_ENABLE	(1 &lt;&lt; 12)</span>
<span class="cp"># define VR40_ENHANCED_PANEL_FITTING	(1 &lt;&lt; 11)</span>
<span class="cp"># define VR40_HORIZONTAL_INTERP_ENABLE	(1 &lt;&lt; 10)</span>
<span class="cp"># define VR40_AUTO_RATIO_ENABLE		(1 &lt;&lt; 9)</span>
<span class="cp"># define VR40_CLOCK_GATING_ENABLE	(1 &lt;&lt; 8)</span>

<span class="cm">/*</span>
<span class="cm"> * Panel Fitting Vertical Ratio</span>
<span class="cm"> * (((image_height - 1) &lt;&lt; 16) / ((panel_height - 1))) &gt;&gt; 2</span>
<span class="cm"> */</span>
<span class="cp">#define VR41		0x41</span>

<span class="cm">/*</span>
<span class="cm"> * Panel Fitting Horizontal Ratio</span>
<span class="cm"> * (((image_width - 1) &lt;&lt; 16) / ((panel_width - 1))) &gt;&gt; 2</span>
<span class="cm"> */</span>
<span class="cp">#define VR42		0x42</span>

<span class="cm">/*</span>
<span class="cm"> * Horizontal Image Size</span>
<span class="cm"> */</span>
<span class="cp">#define VR43		0x43</span>

<span class="cm">/* VR80 GPIO 0</span>
<span class="cm"> */</span>
<span class="cp">#define VR80	    0x80</span>
<span class="cp">#define VR81	    0x81</span>
<span class="cp">#define VR82	    0x82</span>
<span class="cp">#define VR83	    0x83</span>
<span class="cp">#define VR84	    0x84</span>
<span class="cp">#define VR85	    0x85</span>
<span class="cp">#define VR86	    0x86</span>
<span class="cp">#define VR87	    0x87</span>

<span class="cm">/* VR88 GPIO 8</span>
<span class="cm"> */</span>
<span class="cp">#define VR88	    0x88</span>

<span class="cm">/* Graphics BIOS scratch 0</span>
<span class="cm"> */</span>
<span class="cp">#define VR8E	    0x8E</span>
<span class="cp"># define VR8E_PANEL_TYPE_MASK		(0xf &lt;&lt; 0)</span>
<span class="cp"># define VR8E_PANEL_INTERFACE_CMOS	(0 &lt;&lt; 4)</span>
<span class="cp"># define VR8E_PANEL_INTERFACE_LVDS	(1 &lt;&lt; 4)</span>
<span class="cp"># define VR8E_FORCE_DEFAULT_PANEL	(1 &lt;&lt; 5)</span>

<span class="cm">/* Graphics BIOS scratch 1</span>
<span class="cm"> */</span>
<span class="cp">#define VR8F	    0x8F</span>
<span class="cp"># define VR8F_VCH_PRESENT		(1 &lt;&lt; 0)</span>
<span class="cp"># define VR8F_DISPLAY_CONN		(1 &lt;&lt; 1)</span>
<span class="cp"># define VR8F_POWER_MASK		(0x3c)</span>
<span class="cp"># define VR8F_POWER_POS			(2)</span>


<span class="k">struct</span> <span class="n">ivch_priv</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="n">quiet</span><span class="p">;</span>

	<span class="kt">uint16_t</span> <span class="n">width</span><span class="p">,</span> <span class="n">height</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">ivch_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * Reads a register on the ivch.</span>
<span class="cm"> *</span>
<span class="cm"> * Each of the 256 registers are 16 bits long.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">ivch_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ivch_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">out_buf</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">in_buf</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msgs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_NOSTART</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">out_buf</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span> <span class="o">|</span> <span class="n">I2C_M_NOSTART</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">in_buf</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">};</span>

	<span class="n">out_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_transfer</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">msgs</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">in_buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">in_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">quiet</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Unable to read register 0x%02x from &quot;</span>
				<span class="s">&quot;%s:%02x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">addr</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/** Writes a 16-bit register on the ivch */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">ivch_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ivch_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">out_buf</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">out_buf</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="n">out_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">out_buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">out_buf</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_transfer</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">quiet</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Unable to write register 0x%02x to %s:%d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">addr</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/** Probes the given bus and slave address for an ivch */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">ivch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ivch_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ivch_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">dvo</span><span class="o">-&gt;</span><span class="n">i2c_bus</span> <span class="o">=</span> <span class="n">adapter</span><span class="p">;</span>
	<span class="n">dvo</span><span class="o">-&gt;</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">quiet</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR00</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">quiet</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Since the identification bits are probably zeroes, which doesn&#39;t seem</span>
<span class="cm">	 * very unique, check that the value in the base address field matches</span>
<span class="cm">	 * the address it&#39;s responding on.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">VR00_BASE_ADDRESS_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;ivch detect failed due to address mismatch &quot;</span>
			  <span class="s">&quot;(%d vs %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">VR00_BASE_ADDRESS_MASK</span><span class="p">),</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">slave_addr</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR20</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR21</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">drm_connector_status</span> <span class="nf">ivch_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">connector_status_connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">drm_mode_status</span> <span class="nf">ivch_mode_valid</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">&gt;</span> <span class="mi">112000</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">MODE_CLOCK_HIGH</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">MODE_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/** Sets the power state of the panel connected to the ivch */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ivch_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">vr01</span><span class="p">,</span> <span class="n">vr30</span><span class="p">,</span> <span class="n">backlight</span><span class="p">;</span>

	<span class="cm">/* Set the new power state of the panel. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR01</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vr01</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">)</span>
		<span class="n">backlight</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">backlight</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR80</span><span class="p">,</span> <span class="n">backlight</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">)</span>
		<span class="n">vr01</span> <span class="o">|=</span> <span class="n">VR01_LCD_ENABLE</span> <span class="o">|</span> <span class="n">VR01_DVO_ENABLE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">vr01</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">VR01_LCD_ENABLE</span> <span class="o">|</span> <span class="n">VR01_DVO_ENABLE</span><span class="p">);</span>

	<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR01</span><span class="p">,</span> <span class="n">vr01</span><span class="p">);</span>

	<span class="cm">/* Wait for the panel to make its state transition */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR30</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vr30</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(((</span><span class="n">vr30</span> <span class="o">&amp;</span> <span class="n">VR30_PANEL_ON</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* wait some more; vch may fail to resync sometimes without this */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ivch_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">vr40</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">vr01</span><span class="p">;</span>

	<span class="n">vr01</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vr40</span> <span class="o">=</span> <span class="p">(</span><span class="n">VR40_STALL_ENABLE</span> <span class="o">|</span> <span class="n">VR40_VERTICAL_INTERP_ENABLE</span> <span class="o">|</span>
		<span class="n">VR40_HORIZONTAL_INTERP_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">!=</span> <span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">||</span>
	    <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">!=</span> <span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint16_t</span> <span class="n">x_ratio</span><span class="p">,</span> <span class="n">y_ratio</span><span class="p">;</span>

		<span class="n">vr01</span> <span class="o">|=</span> <span class="n">VR01_PANEL_FIT_ENABLE</span><span class="p">;</span>
		<span class="n">vr40</span> <span class="o">|=</span> <span class="n">VR40_CLOCK_GATING_ENABLE</span><span class="p">;</span>
		<span class="n">x_ratio</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">/</span>
			   <span class="p">(</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">y_ratio</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">/</span>
			   <span class="p">(</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR42</span><span class="p">,</span> <span class="n">x_ratio</span><span class="p">);</span>
		<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR41</span><span class="p">,</span> <span class="n">y_ratio</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vr01</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VR01_PANEL_FIT_ENABLE</span><span class="p">;</span>
		<span class="n">vr40</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VR40_CLOCK_GATING_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">vr40</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VR40_AUTO_RATIO_ENABLE</span><span class="p">;</span>

	<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR01</span><span class="p">,</span> <span class="n">vr01</span><span class="p">);</span>
	<span class="n">ivch_write</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR40</span><span class="p">,</span> <span class="n">vr40</span><span class="p">);</span>

	<span class="n">ivch_dump_regs</span><span class="p">(</span><span class="n">dvo</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ivch_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR00</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR00: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR01</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR01: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR30</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR30: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR40</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR40: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* GPIO registers */</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR80</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR80: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR81</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR81: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR82</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR82: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR83</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR83: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR84</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR84: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR85</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR85: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR86</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR86: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR87</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR87: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR88</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR88: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Scratch register 0 - AIM Panel type */</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR8E</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR8E: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Scratch register 1 - Status register */</span>
	<span class="n">ivch_read</span><span class="p">(</span><span class="n">dvo</span><span class="p">,</span> <span class="n">VR8F</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">DRM_LOG_KMS</span><span class="p">(</span><span class="s">&quot;VR8F: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ivch_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_dvo_device</span> <span class="o">*</span><span class="n">dvo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ivch_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dvo</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
		<span class="n">dvo</span><span class="o">-&gt;</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">intel_dvo_dev_ops</span> <span class="n">ivch_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">ivch_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">ivch_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_valid</span> <span class="o">=</span> <span class="n">ivch_mode_valid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">ivch_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detect</span> <span class="o">=</span> <span class="n">ivch_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_regs</span> <span class="o">=</span> <span class="n">ivch_dump_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">ivch_destroy</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
