$date
	Mon Aug 28 10:46:24 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! led $end
$var reg 1 " clk $end
$scope module Leds1 $end
$var wire 1 # clk $end
$var wire 1 ! led $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#50000
1"
1!
1#
#100000
0"
0!
0#
