git clone --depth 1 --no-tags https://github.com/nvbinh15/FPGA-Project-EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362872216
git clone --depth 1 --no-tags https://github.com/bigBrain1901/64-bit-Single-Cycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361271266
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-halcyon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362627434
git clone --depth 1 --no-tags https://github.com/WilliamDYW/SimplifiedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357493622
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Level-2_Branch_Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361639448
git clone --depth 1 --no-tags https://github.com/mnnuahg/OOOCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361815572
git clone --depth 1 --no-tags https://github.com/samarth1612/Netlist-Viewer-and-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358862960
git clone --depth 1 --no-tags https://github.com/yuanyiwei/ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361588450
git clone --depth 1 --no-tags https://github.com/gabriellopez23/BinaryCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353225789
git clone --depth 1 --no-tags https://github.com/Vokerlee/FPGA-MIPT-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352997059
git clone --depth 1 --no-tags https://github.com/lancelotxk/xk_pipeline_FMA_9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355365138
git clone --depth 1 --no-tags https://github.com/arianhaddadi/ARM-Processor-32-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362848125
git clone --depth 1 --no-tags https://github.com/AndreasKaratzas/graphics-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359712237
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Phase_Correlation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360512907
git clone --depth 1 --no-tags https://github.com/Flyingcat965/ADV_MCU_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360014692
git clone --depth 1 --no-tags https://github.com/jsummer10/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358706800
git clone --depth 1 --no-tags https://github.com/ray979/EECS112L-MIPS-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356413281
git clone --depth 1 --no-tags https://github.com/nima-ab/cad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363970161
git clone --depth 1 --no-tags https://github.com/Yashwant4777/9-Bit_UART_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353656304
git clone --depth 1 --no-tags https://github.com/paulorodrigues07/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352819419
git clone --depth 1 --no-tags https://github.com/jack12324/RGBSetMeFree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353848063
git clone --depth 1 --no-tags https://github.com/miyakelp/FPGA_mnist_randomforest_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354242892
git clone --depth 1 --no-tags https://github.com/nuclearliu/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363657924
git clone --depth 1 --no-tags https://github.com/varshirathi/8-Bit-Vedic-ALU-Multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357965078
git clone --depth 1 --no-tags https://github.com/Being97/computer-architecture-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361787200
git clone --depth 1 --no-tags https://github.com/hust-ccb/Avalon-Multi-Ports-SDRAM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357897705
git clone --depth 1 --no-tags https://github.com/jordan2005/sdram_controler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359460358
git clone --depth 1 --no-tags https://github.com/HaiHardware/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360769009
git clone --depth 1 --no-tags https://github.com/beafshar/MAC-gate-level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360523405
git clone --depth 1 --no-tags https://github.com/sankaonfire/FIFO_MEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362913680
git clone --depth 1 --no-tags https://github.com/Prajwaljm/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362732773
git clone --depth 1 --no-tags https://github.com/wwq825171465/myproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362075157
git clone --depth 1 --no-tags https://github.com/jaskarnmankoo/plot-four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355689550
git clone --depth 1 --no-tags https://github.com/chenp1127/Sound-Display-and-Entertainment-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355661595
git clone --depth 1 --no-tags https://github.com/Alirezanooran77/digitallab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353278305
git clone --depth 1 --no-tags https://github.com/jayhua267/Multiplier_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353286193
git clone --depth 1 --no-tags https://github.com/xstephaniex/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353516343
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356285826
git clone --depth 1 --no-tags https://github.com/ProgrammerZL/SimpleSOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357003366
git clone --depth 1 --no-tags https://github.com/HungWen-Wang/NetFPGA-SUME-SRAM-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357064223
git clone --depth 1 --no-tags https://github.com/bassiriccardo97/ES-project---AXI4Lite-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356554015
git clone --depth 1 --no-tags https://github.com/Revilo2157/ECE538Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362228547
git clone --depth 1 --no-tags https://github.com/esarmah100/UT_460M_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363243454
git clone --depth 1 --no-tags https://github.com/mabrains/digital_pll_sky130_mabrains.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361331562
git clone --depth 1 --no-tags https://github.com/cbwang-dev/CA_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361495575
git clone --depth 1 --no-tags https://github.com/cheonhoo-jeon/Nat_SCL_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361339545
git clone --depth 1 --no-tags https://github.com/ray-qwer/RISCV_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361732911
git clone --depth 1 --no-tags https://github.com/nxquangce/ld202.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355069741
git clone --depth 1 --no-tags https://github.com/MegaSoC/loongson-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354176358
git clone --depth 1 --no-tags https://github.com/zeronine117/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353818887
git clone --depth 1 --no-tags https://github.com/Acosta-JJ/DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354808241
git clone --depth 1 --no-tags https://github.com/caverar/SoCTemplateLiteX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354726484
git clone --depth 1 --no-tags https://github.com/hanjunma111/de1_soc_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354766750
git clone --depth 1 --no-tags https://github.com/GiantSweetroll/verilog-atm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354841612
git clone --depth 1 --no-tags https://github.com/smidge1k/ELEC5200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353855034
git clone --depth 1 --no-tags https://github.com/ChaseDevMac/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358078637
git clone --depth 1 --no-tags https://github.com/ranar001/CS161L_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358789697
git clone --depth 1 --no-tags https://github.com/LucasGFerraz/KingProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359271443
git clone --depth 1 --no-tags https://github.com/KirtanKapadia/32-bit-Recursive-Karatsuba-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359229948
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357397293
git clone --depth 1 --no-tags https://github.com/zipotron/usb_fpga_displ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357606786
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358447120
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Cont-hexa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358458922
git clone --depth 1 --no-tags https://github.com/pranavhegde006/CS206-DDCO_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359718921
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Talking-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359149249
git clone --depth 1 --no-tags https://github.com/wansinkuo/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361393730
git clone --depth 1 --no-tags https://github.com/Edragon/FPGA_MAX10-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355499771
git clone --depth 1 --no-tags https://github.com/samarth1612/Learning-BlueSpec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359530105
git clone --depth 1 --no-tags https://github.com/luweidangwin/FPGA-Scientific-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357042506
git clone --depth 1 --no-tags https://github.com/stefaniafrunza/IF_ID-CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356992499
git clone --depth 1 --no-tags https://github.com/ain2108/EC3331_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357726336
git clone --depth 1 --no-tags https://github.com/ThomasJagielski/MADVLSI-Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356286174
git clone --depth 1 --no-tags https://github.com/jianbow/EE354_MemoryTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356398734
git clone --depth 1 --no-tags https://github.com/zwm/can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363099943
git clone --depth 1 --no-tags https://github.com/atul2907/Task1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356801852
git clone --depth 1 --no-tags https://github.com/dmdsouza/EE162_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356438718
git clone --depth 1 --no-tags https://github.com/PeterTowers/lab2-OAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360263008
git clone --depth 1 --no-tags https://github.com/Dictria/Basic_5_Stage_Pipeline-Xilinx_Airtx7-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360239116
git clone --depth 1 --no-tags https://github.com/dastuer/HDB3_encoder-DBPSK_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362752262
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Distributed_Arithmetic-DA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363583998
git clone --depth 1 --no-tags https://github.com/FP-GAme/fpgame-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363659195
git clone --depth 1 --no-tags https://github.com/Fagonar96/ClockAlarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362697905
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/stc0_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361031492
git clone --depth 1 --no-tags https://github.com/MitchGranger/Vectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360896450
git clone --depth 1 --no-tags https://github.com/oscardhc03/000p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361934706
git clone --depth 1 --no-tags https://github.com/ZydJankiel/UC_PROJEKT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361675204
git clone --depth 1 --no-tags https://github.com/Revilo2157/ProjectAgain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362396069
git clone --depth 1 --no-tags https://github.com/JohannesKauffmann/AudioVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362471358
git clone --depth 1 --no-tags https://github.com/kharon4/compArchAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358324293
git clone --depth 1 --no-tags https://github.com/eli-zhang/ECE4740-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358345632
git clone --depth 1 --no-tags https://github.com/Skyb0rg007/FifthCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358663366
git clone --depth 1 --no-tags https://github.com/mtr329/BUAA_CO_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353317404
git clone --depth 1 --no-tags https://github.com/khyamling/YaNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353436269
git clone --depth 1 --no-tags https://github.com/yanweicheng2/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353015903
git clone --depth 1 --no-tags https://github.com/zfqxuz/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354532521
git clone --depth 1 --no-tags https://github.com/BrunoTarijon/LSC-WeirdProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354658921
git clone --depth 1 --no-tags https://github.com/benagnes/ExecUnitVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361228989
git clone --depth 1 --no-tags https://github.com/kraysang/ECE241-PROJECT-SODUKU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362488612
git clone --depth 1 --no-tags https://github.com/oezeb/Syllabus-of-Digital-Logic-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362521292
git clone --depth 1 --no-tags https://github.com/vscheyer/Irrigation_Control_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362273690
