vendor_name = ModelSim
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/7seg_display.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_1am.tdf
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/sign_div_unsign_7kh.tdf
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/alt_u_div_kse.tdf
source_file = 1, F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_42m.tdf
design_name = ALU
instance = comp, \seg[0]~output , seg[0]~output, ALU, 1
instance = comp, \seg[1]~output , seg[1]~output, ALU, 1
instance = comp, \seg[2]~output , seg[2]~output, ALU, 1
instance = comp, \seg[3]~output , seg[3]~output, ALU, 1
instance = comp, \seg[4]~output , seg[4]~output, ALU, 1
instance = comp, \seg[5]~output , seg[5]~output, ALU, 1
instance = comp, \seg[6]~output , seg[6]~output, ALU, 1
instance = comp, \led_flags[0]~output , led_flags[0]~output, ALU, 1
instance = comp, \led_flags[1]~output , led_flags[1]~output, ALU, 1
instance = comp, \led_flags[2]~output , led_flags[2]~output, ALU, 1
instance = comp, \led_flags[3]~output , led_flags[3]~output, ALU, 1
instance = comp, \op[2]~input , op[2]~input, ALU, 1
instance = comp, \op[1]~input , op[1]~input, ALU, 1
instance = comp, \op[0]~input , op[0]~input, ALU, 1
instance = comp, \op[3]~input , op[3]~input, ALU, 1
instance = comp, \alu1|Equal9~0 , alu1|Equal9~0, ALU, 1
instance = comp, \B[0]~input , B[0]~input, ALU, 1
instance = comp, \A[0]~input , A[0]~input, ALU, 1
instance = comp, \alu1|Equal8~0 , alu1|Equal8~0, ALU, 1
instance = comp, \B[3]~input , B[3]~input, ALU, 1
instance = comp, \B[1]~input , B[1]~input, ALU, 1
instance = comp, \B[2]~input , B[2]~input, ALU, 1
instance = comp, \alu1|Z~0 , alu1|Z~0, ALU, 1
instance = comp, \alu1|Y[0]~22 , alu1|Y[0]~22, ALU, 1
instance = comp, \alu1|Y[0]~23 , alu1|Y[0]~23, ALU, 1
instance = comp, \alu1|Equal3~0 , alu1|Equal3~0, ALU, 1
instance = comp, \alu1|shiftl|ShiftLeft0~1 , alu1|shiftl|ShiftLeft0~1, ALU, 1
instance = comp, \A[2]~input , A[2]~input, ALU, 1
instance = comp, \A[3]~input , A[3]~input, ALU, 1
instance = comp, \A[1]~input , A[1]~input, ALU, 1
instance = comp, \alu1|shiftr|ShiftRight0~2 , alu1|shiftr|ShiftRight0~2, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|selnose[0] , alu1|diva|Div0|auto_generated|divider|divider|selnose[0], ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|StageOut[5]~1 , alu1|diva|Div0|auto_generated|divider|divider|StageOut[5]~1, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|StageOut[0]~0 , alu1|diva|Div0|auto_generated|divider|divider|StageOut[0]~0, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|selnose[5] , alu1|diva|Div0|auto_generated|divider|divider|selnose[5], ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , alu1|diva|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|selnose[10] , alu1|diva|Div0|auto_generated|divider|divider|selnose[10], ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|StageOut[5]~2 , alu1|diva|Div0|auto_generated|divider|divider|StageOut[5]~2, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|StageOut[4]~3 , alu1|diva|Div0|auto_generated|divider|divider|StageOut[4]~3, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~22 , alu1|diva|Div0|auto_generated|divider|divider|op_4~22, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~18 , alu1|diva|Div0|auto_generated|divider|divider|op_4~18, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~14 , alu1|diva|Div0|auto_generated|divider|divider|op_4~14, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~10 , alu1|diva|Div0|auto_generated|divider|divider|op_4~10, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~6 , alu1|diva|Div0|auto_generated|divider|divider|op_4~6, ALU, 1
instance = comp, \alu1|diva|Div0|auto_generated|divider|divider|op_4~1 , alu1|diva|Div0|auto_generated|divider|divider|op_4~1, ALU, 1
instance = comp, \alu1|Y[0]~24 , alu1|Y[0]~24, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|selnose[0] , alu1|moda|Mod0|auto_generated|divider|divider|selnose[0], ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|selnose[5] , alu1|moda|Mod0|auto_generated|divider|divider|selnose[5], ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[0]~2 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[0]~2, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~9 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~9, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[5]~1 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[5]~1, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , alu1|moda|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|selnose[10] , alu1|moda|Mod0|auto_generated|divider|divider|selnose[10], ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[5]~3 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[5]~3, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[4]~5 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[4]~5, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~22 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~22, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~17 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~17, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~5 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~5, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~13 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~13, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~9 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~9, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|op_4~1 , alu1|moda|Mod0|auto_generated|divider|divider|op_4~1, ALU, 1
instance = comp, \alu1|Equal4~0 , alu1|Equal4~0, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[14]~6 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[14]~6, ALU, 1
instance = comp, \alu1|Equal1~0 , alu1|Equal1~0, ALU, 1
instance = comp, \alu1|shiftr|ShiftRight0~0 , alu1|shiftr|ShiftRight0~0, ALU, 1
instance = comp, \alu1|shiftl|ShiftLeft0~2 , alu1|shiftl|ShiftLeft0~2, ALU, 1
instance = comp, \alu1|suba|s2|xorb|y[0] , alu1|suba|s2|xorb|y[0], ALU, 1
instance = comp, \alu1|Equal0~0 , alu1|Equal0~0, ALU, 1
instance = comp, \alu1|Equal6~0 , alu1|Equal6~0, ALU, 1
instance = comp, \alu1|Equal5~0 , alu1|Equal5~0, ALU, 1
instance = comp, \alu1|Equal7~0 , alu1|Equal7~0, ALU, 1
instance = comp, \alu1|Y[2]~16 , alu1|Y[2]~16, ALU, 1
instance = comp, \alu1|suma|a0|anda|y[0] , alu1|suma|a0|anda|y[0], ALU, 1
instance = comp, \alu1|suma|a1|ora|y[0] , alu1|suma|a1|ora|y[0], ALU, 1
instance = comp, \alu1|Y[2]~17 , alu1|Y[2]~17, ALU, 1
instance = comp, \alu1|Y[2]~18 , alu1|Y[2]~18, ALU, 1
instance = comp, \alu1|Y~15 , alu1|Y~15, ALU, 1
instance = comp, \alu1|Equal2~0 , alu1|Equal2~0, ALU, 1
instance = comp, \alu1|multi|fa2|xorb|y[0] , alu1|multi|fa2|xorb|y[0], ALU, 1
instance = comp, \alu1|Y~14 , alu1|Y~14, ALU, 1
instance = comp, \alu1|Y[2]~19 , alu1|Y[2]~19, ALU, 1
instance = comp, \alu1|Y[2]~20 , alu1|Y[2]~20, ALU, 1
instance = comp, \alu1|Y~21 , alu1|Y~21, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[15]~4 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[15]~4, ALU, 1
instance = comp, \alu1|multi|fa5|xorb|y[0]~0 , alu1|multi|fa5|xorb|y[0]~0, ALU, 1
instance = comp, \alu1|multi|fa5|xorb|y[0] , alu1|multi|fa5|xorb|y[0], ALU, 1
instance = comp, \alu1|multi|fa6|xora|y[0] , alu1|multi|fa6|xora|y[0], ALU, 1
instance = comp, \alu1|shiftl|ShiftLeft0~3 , alu1|shiftl|ShiftLeft0~3, ALU, 1
instance = comp, \alu1|Y[3]~8 , alu1|Y[3]~8, ALU, 1
instance = comp, \alu1|suba|s2|or1|y[0] , alu1|suba|s2|or1|y[0], ALU, 1
instance = comp, \alu1|suba|s3|xorb|y[0] , alu1|suba|s3|xorb|y[0], ALU, 1
instance = comp, \alu1|Y[3]~10 , alu1|Y[3]~10, ALU, 1
instance = comp, \alu1|suma|a2|ora|y[0] , alu1|suma|a2|ora|y[0], ALU, 1
instance = comp, \alu1|Y~9 , alu1|Y~9, ALU, 1
instance = comp, \alu1|Y[3]~11 , alu1|Y[3]~11, ALU, 1
instance = comp, \alu1|Y~7 , alu1|Y~7, ALU, 1
instance = comp, \alu1|Y[3]~12 , alu1|Y[3]~12, ALU, 1
instance = comp, \alu1|Y[3]~13 , alu1|Y[3]~13, ALU, 1
instance = comp, \alu1|moda|Mod0|auto_generated|divider|divider|StageOut[13]~0 , alu1|moda|Mod0|auto_generated|divider|divider|StageOut[13]~0, ALU, 1
instance = comp, \alu1|Y~2 , alu1|Y~2, ALU, 1
instance = comp, \alu1|Y~1 , alu1|Y~1, ALU, 1
instance = comp, \alu1|shiftr|ShiftRight0~1 , alu1|shiftr|ShiftRight0~1, ALU, 1
instance = comp, \alu1|Y[1]~3 , alu1|Y[1]~3, ALU, 1
instance = comp, \alu1|Y[1]~4 , alu1|Y[1]~4, ALU, 1
instance = comp, \alu1|shiftl|ShiftLeft0~0 , alu1|shiftl|ShiftLeft0~0, ALU, 1
instance = comp, \alu1|multi|fa1|xora|y[0] , alu1|multi|fa1|xora|y[0], ALU, 1
instance = comp, \alu1|Y[1]~0 , alu1|Y[1]~0, ALU, 1
instance = comp, \alu1|Y[1]~5 , alu1|Y[1]~5, ALU, 1
instance = comp, \alu1|Y[1]~6 , alu1|Y[1]~6, ALU, 1
instance = comp, \comb_7|seg[0] , comb_7|seg[0], ALU, 1
instance = comp, \comb_7|seg[1]~0 , comb_7|seg[1]~0, ALU, 1
instance = comp, \comb_7|seg[2]~1 , comb_7|seg[2]~1, ALU, 1
instance = comp, \comb_7|seg[3]~2 , comb_7|seg[3]~2, ALU, 1
instance = comp, \comb_7|seg[4]~3 , comb_7|seg[4]~3, ALU, 1
instance = comp, \comb_7|seg[5]~4 , comb_7|seg[5]~4, ALU, 1
instance = comp, \comb_7|seg[6]~5 , comb_7|seg[6]~5, ALU, 1
instance = comp, \alu1|Z~2 , alu1|Z~2, ALU, 1
instance = comp, \alu1|Z~16 , alu1|Z~16, ALU, 1
instance = comp, \alu1|Z~17 , alu1|Z~17, ALU, 1
instance = comp, \alu1|Z~18 , alu1|Z~18, ALU, 1
instance = comp, \alu1|Z~14 , alu1|Z~14, ALU, 1
instance = comp, \alu1|Z~15 , alu1|Z~15, ALU, 1
instance = comp, \alu1|Z~19 , alu1|Z~19, ALU, 1
instance = comp, \alu1|Z~7 , alu1|Z~7, ALU, 1
instance = comp, \alu1|Z~8 , alu1|Z~8, ALU, 1
instance = comp, \alu1|Z~5 , alu1|Z~5, ALU, 1
instance = comp, \alu1|Z~6 , alu1|Z~6, ALU, 1
instance = comp, \alu1|Z~4 , alu1|Z~4, ALU, 1
instance = comp, \alu1|Z~9 , alu1|Z~9, ALU, 1
instance = comp, \alu1|Z~10 , alu1|Z~10, ALU, 1
instance = comp, \alu1|Z~11 , alu1|Z~11, ALU, 1
instance = comp, \alu1|Z~12 , alu1|Z~12, ALU, 1
instance = comp, \alu1|Z~13 , alu1|Z~13, ALU, 1
instance = comp, \alu1|Z~20 , alu1|Z~20, ALU, 1
instance = comp, \alu1|Z~3 , alu1|Z~3, ALU, 1
instance = comp, \alu1|Z~1 , alu1|Z~1, ALU, 1
instance = comp, \alu1|Z~21 , alu1|Z~21, ALU, 1
instance = comp, \alu1|C~0 , alu1|C~0, ALU, 1
instance = comp, \alu1|C~1 , alu1|C~1, ALU, 1
instance = comp, \alu1|C~5 , alu1|C~5, ALU, 1
instance = comp, \alu1|C~2 , alu1|C~2, ALU, 1
instance = comp, \alu1|C~3 , alu1|C~3, ALU, 1
instance = comp, \alu1|C~4 , alu1|C~4, ALU, 1
instance = comp, \alu1|V~0 , alu1|V~0, ALU, 1
instance = comp, \alu1|V~1 , alu1|V~1, ALU, 1
instance = comp, \CLK~input , CLK~input, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
