<stg><name>au_merge_Pipeline_VITIS_LOOP_176_1</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %zext_ln194_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln194

]]></Node>
<StgValue><ssdm name="zext_ln194_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i16 0, i16 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i12:0 %i = load i16 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="30" op_0_bw="16">
<![CDATA[
for.inc.i12:1 %i_3_cast1 = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_3_cast1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i12:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i12:3 %icmp_ln176 = icmp_ult  i30 %i_3_cast1, i30 %zext_ln194_read

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i12:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i12:5 %add_ln176 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i12:6 %br_ln176 = br i1 %icmp_ln176, void %if.end19.loopexit51.exitStub, void %for.inc.i12.split

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i12.split:0 %i_3_cast4 = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_3_cast4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:4 %AU0_addr = getelementptr i32 %AU0, i64 0, i64 %i_3_cast4

]]></Node>
<StgValue><ssdm name="AU0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i12.split:5 %AU0_load = load i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="AU0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:10 %AU1_addr = getelementptr i32 %AU1, i64 0, i64 %i_3_cast4

]]></Node>
<StgValue><ssdm name="AU1_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i12.split:11 %AU1_load = load i16 %AU1_addr

]]></Node>
<StgValue><ssdm name="AU1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i12.split:14 %store_ln176 = store i16 %add_ln176, i16 %i_3

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:2 %streamA38_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamA38

]]></Node>
<StgValue><ssdm name="streamA38_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i12.split:5 %AU0_load = load i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="AU0_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:8 %streamB39_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamB39

]]></Node>
<StgValue><ssdm name="streamB39_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i12.split:11 %AU1_load = load i16 %AU1_addr

]]></Node>
<StgValue><ssdm name="AU1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i12.split:3 %bitcast_ln177 = bitcast i32 %streamA38_read

]]></Node>
<StgValue><ssdm name="bitcast_ln177"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i12.split:9 %bitcast_ln178 = bitcast i32 %streamB39_read

]]></Node>
<StgValue><ssdm name="bitcast_ln178"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="44" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="46" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="50" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:6 %add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:12 %add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
if.end19.loopexit51.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i12.split:1 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.i12.split:7 %store_ln177 = store i32 %add_i9, i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.i12.split:13 %store_ln178 = store i32 %add4_i, i16 %AU1_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.split:15 %br_ln176 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="zext_ln194" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln194"/></StgValue>
</port>
<port id="83" name="streamA38" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="streamA38"/></StgValue>
</port>
<port id="84" name="AU0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AU0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="streamB39" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="streamB39"/></StgValue>
</port>
<port id="86" name="AU1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AU1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="i_3" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="streamA38" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="93" from="empty_22" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="98" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="101" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="102" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="103" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="108" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="109" from="empty_15" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="114" from="streamB39" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="115" from="empty_22" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="118" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="121" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="122" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="123" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="128" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="129" from="empty_15" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="15">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i30" to="zext_ln194_read" fromId="132" toId="16">
</dataflow>
<dataflow id="134" from="zext_ln194" to="zext_ln194_read" fromId="82" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_135" to="store_ln0" fromId="135" toId="17">
</dataflow>
<dataflow id="137" from="i_3" to="store_ln0" fromId="13" toId="17">
</dataflow>
<dataflow id="138" from="i_3" to="i" fromId="13" toId="19">
</dataflow>
<dataflow id="139" from="i" to="i_3_cast1" fromId="19" toId="20">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="145" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="21">
</dataflow>
<dataflow id="147" from="p_str" to="specpipeline_ln0" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="i_3_cast1" to="icmp_ln176" fromId="20" toId="22">
</dataflow>
<dataflow id="149" from="zext_ln194_read" to="icmp_ln176" fromId="16" toId="22">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="150" toId="23">
</dataflow>
<dataflow id="153" from="StgValue_152" to="empty" fromId="152" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_154" to="empty" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="StgValue_152" to="empty" fromId="152" toId="23">
</dataflow>
<dataflow id="157" from="i" to="add_ln176" fromId="19" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_158" to="add_ln176" fromId="158" toId="24">
</dataflow>
<dataflow id="160" from="icmp_ln176" to="br_ln176" fromId="22" toId="25">
</dataflow>
<dataflow id="161" from="i" to="i_3_cast4" fromId="19" toId="26">
</dataflow>
<dataflow id="162" from="AU0" to="AU0_addr" fromId="84" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_152" to="AU0_addr" fromId="152" toId="27">
</dataflow>
<dataflow id="164" from="i_3_cast4" to="AU0_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="AU0_addr" to="AU0_load" fromId="27" toId="28">
</dataflow>
<dataflow id="166" from="AU1" to="AU1_addr" fromId="86" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_152" to="AU1_addr" fromId="152" toId="29">
</dataflow>
<dataflow id="168" from="i_3_cast4" to="AU1_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="169" from="AU1_addr" to="AU1_load" fromId="29" toId="30">
</dataflow>
<dataflow id="170" from="add_ln176" to="store_ln176" fromId="24" toId="31">
</dataflow>
<dataflow id="171" from="i_3" to="store_ln176" fromId="13" toId="31">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="streamA38_read" fromId="172" toId="32">
</dataflow>
<dataflow id="174" from="streamA38" to="streamA38_read" fromId="83" toId="32">
</dataflow>
<dataflow id="175" from="AU0_addr" to="AU0_load" fromId="27" toId="33">
</dataflow>
<dataflow id="176" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="streamB39_read" fromId="172" toId="34">
</dataflow>
<dataflow id="177" from="streamB39" to="streamB39_read" fromId="85" toId="34">
</dataflow>
<dataflow id="178" from="AU1_addr" to="AU1_load" fromId="29" toId="35">
</dataflow>
<dataflow id="179" from="streamA38_read" to="bitcast_ln177" fromId="32" toId="36">
</dataflow>
<dataflow id="180" from="AU0_load" to="add_i9" fromId="33" toId="37">
</dataflow>
<dataflow id="181" from="bitcast_ln177" to="add_i9" fromId="36" toId="37">
</dataflow>
<dataflow id="182" from="streamB39_read" to="bitcast_ln178" fromId="34" toId="38">
</dataflow>
<dataflow id="183" from="AU1_load" to="add4_i" fromId="35" toId="39">
</dataflow>
<dataflow id="184" from="bitcast_ln178" to="add4_i" fromId="38" toId="39">
</dataflow>
<dataflow id="185" from="AU0_load" to="add_i9" fromId="33" toId="40">
</dataflow>
<dataflow id="186" from="bitcast_ln177" to="add_i9" fromId="36" toId="40">
</dataflow>
<dataflow id="187" from="AU1_load" to="add4_i" fromId="35" toId="41">
</dataflow>
<dataflow id="188" from="bitcast_ln178" to="add4_i" fromId="38" toId="41">
</dataflow>
<dataflow id="189" from="AU0_load" to="add_i9" fromId="33" toId="42">
</dataflow>
<dataflow id="190" from="bitcast_ln177" to="add_i9" fromId="36" toId="42">
</dataflow>
<dataflow id="191" from="AU1_load" to="add4_i" fromId="35" toId="43">
</dataflow>
<dataflow id="192" from="bitcast_ln178" to="add4_i" fromId="38" toId="43">
</dataflow>
<dataflow id="193" from="AU0_load" to="add_i9" fromId="33" toId="44">
</dataflow>
<dataflow id="194" from="bitcast_ln177" to="add_i9" fromId="36" toId="44">
</dataflow>
<dataflow id="195" from="AU1_load" to="add4_i" fromId="35" toId="45">
</dataflow>
<dataflow id="196" from="bitcast_ln178" to="add4_i" fromId="38" toId="45">
</dataflow>
<dataflow id="197" from="AU0_load" to="add_i9" fromId="33" toId="46">
</dataflow>
<dataflow id="198" from="bitcast_ln177" to="add_i9" fromId="36" toId="46">
</dataflow>
<dataflow id="199" from="AU1_load" to="add4_i" fromId="35" toId="47">
</dataflow>
<dataflow id="200" from="bitcast_ln178" to="add4_i" fromId="38" toId="47">
</dataflow>
<dataflow id="201" from="AU0_load" to="add_i9" fromId="33" toId="48">
</dataflow>
<dataflow id="202" from="bitcast_ln177" to="add_i9" fromId="36" toId="48">
</dataflow>
<dataflow id="203" from="AU1_load" to="add4_i" fromId="35" toId="49">
</dataflow>
<dataflow id="204" from="bitcast_ln178" to="add4_i" fromId="38" toId="49">
</dataflow>
<dataflow id="205" from="AU0_load" to="add_i9" fromId="33" toId="50">
</dataflow>
<dataflow id="206" from="bitcast_ln177" to="add_i9" fromId="36" toId="50">
</dataflow>
<dataflow id="207" from="AU1_load" to="add4_i" fromId="35" toId="51">
</dataflow>
<dataflow id="208" from="bitcast_ln178" to="add4_i" fromId="38" toId="51">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopName" to="specloopname_ln176" fromId="209" toId="52">
</dataflow>
<dataflow id="212" from="empty_24" to="specloopname_ln176" fromId="211" toId="52">
</dataflow>
<dataflow id="213" from="add_i9" to="store_ln177" fromId="50" toId="53">
</dataflow>
<dataflow id="214" from="AU0_addr" to="store_ln177" fromId="27" toId="53">
</dataflow>
<dataflow id="215" from="add4_i" to="store_ln178" fromId="51" toId="54">
</dataflow>
<dataflow id="216" from="AU1_addr" to="store_ln178" fromId="29" toId="54">
</dataflow>
<dataflow id="217" from="icmp_ln176" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="218" from="icmp_ln176" to="StgValue_10" fromId="22" toId="10">
</dataflow>
</dataflows>


</stg>
